Timing Analyzer report for Generator
Fri May 03 22:28:12 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 14. Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 15. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'C'
 18. Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 19. Slow 1200mV 85C Model Hold: 'C'
 20. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 23. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 35. Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 36. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'C'
 39. Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 40. Slow 1200mV 0C Model Hold: 'C'
 41. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 44. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 55. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 56. Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 57. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Setup: 'C'
 59. Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 60. Fast 1200mV 0C Model Hold: 'C'
 61. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 63. Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 64. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU1|ADSR:ADSR_inst|EN }                 ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU2|ADSR:ADSR_inst|EN }                 ;
; C                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.500   ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[1] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 94.63 MHz  ; 94.63 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 117.34 MHz ; 117.34 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 130.19 MHz ; 130.19 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.487 ; -3205.214     ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.877 ; -110.533      ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.327 ; -114.471      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.972 ; -254.518      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.492 ; -17.284       ;
; C                                                ; -0.276 ; -0.434        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -2.159 ; -3.807        ;
; C                                                ; -0.920 ; -0.998        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.338  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.436  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.755  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.534  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.393 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.625 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.373  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.382  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.783  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.690 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.527     ; 5.152      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.463 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 5.217      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.430 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.427     ; 5.195      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
; -8.403 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.432     ; 5.163      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.877 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.685      ; 5.685      ;
; -4.747 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.862      ; 5.531      ;
; -4.366 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.626      ; 5.725      ;
; -3.977 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.913      ; 5.812      ;
; -3.976 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.665      ; 5.540      ;
; -3.970 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.857      ; 5.583      ;
; -3.812 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.824      ; 5.686      ;
; -3.772 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.657      ; 5.833      ;
; -3.767 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.912      ; 5.763      ;
; -3.725 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.587      ; 5.750      ;
; -3.708 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.826      ; 5.586      ;
; -3.685 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.848      ; 5.573      ;
; -3.681 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.862      ; 5.820      ;
; -3.650 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.860      ; 5.747      ;
; -3.619 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.666      ; 5.711      ;
; -3.603 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.915      ; 5.594      ;
; -3.582 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.863      ; 5.724      ;
; -3.528 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.668      ; 5.622      ;
; -3.510 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.852      ; 5.613      ;
; -3.503 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.666      ; 5.581      ;
; -3.493 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.852      ; 5.575      ;
; -3.493 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.863      ; 5.634      ;
; -3.450 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.687      ; 5.550      ;
; -3.411 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.849      ; 5.517      ;
; -3.399 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.847      ; 5.483      ;
; -3.385 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.820      ; 5.470      ;
; -3.333 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.847      ; 5.575      ;
; -3.246 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.683      ; 5.525      ;
; -3.168 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.997      ; 5.656      ;
; -3.097 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.967      ; 5.553      ;
; 0.858  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.157      ; 0.723      ;
; 1.130  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.687      ; 0.723      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.327 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.030      ; 5.744      ;
; -3.906 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.030      ; 5.770      ;
; -3.858 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.028      ; 5.984      ;
; -3.783 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.787      ; 6.009      ;
; -3.723 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.840      ; 5.809      ;
; -3.708 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.976      ; 5.913      ;
; -3.675 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.139      ; 5.733      ;
; -3.667 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.851      ; 5.942      ;
; -3.665 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.790      ; 5.842      ;
; -3.656 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.853      ; 5.925      ;
; -3.633 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.842      ; 5.733      ;
; -3.614 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.850      ; 5.888      ;
; -3.605 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.850      ; 5.879      ;
; -3.603 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.109      ; 5.618      ;
; -3.596 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.848      ; 5.868      ;
; -3.595 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.016      ; 5.880      ;
; -3.586 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.850      ; 5.822      ;
; -3.560 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.865      ; 5.841      ;
; -3.549 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.865      ; 5.838      ;
; -3.533 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.005      ; 5.776      ;
; -3.504 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.978      ; 5.757      ;
; -3.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.841      ; 5.759      ;
; -3.480 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.036      ; 5.795      ;
; -3.450 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.852      ; 5.728      ;
; -3.442 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.031      ; 5.750      ;
; -3.400 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.866      ; 5.692      ;
; -3.386 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.029      ; 5.690      ;
; -3.351 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.018      ; 5.646      ;
; -3.290 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.123      ; 5.719      ;
; -3.290 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.861      ; 5.761      ;
; -3.273 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.866      ; 5.749      ;
; -3.261 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.169      ; 5.919      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.972 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.483     ; 0.930      ;
; -3.898 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.552     ; 0.787      ;
; -3.802 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.482     ; 0.761      ;
; -3.796 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.697     ; 0.540      ;
; -3.792 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.238     ; 0.995      ;
; -3.781 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.281     ; 0.941      ;
; -3.777 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.431     ; 0.787      ;
; -3.770 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.423     ; 0.788      ;
; -3.764 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.417     ; 0.788      ;
; -3.755 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.422     ; 0.774      ;
; -3.749 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.417     ; 0.773      ;
; -3.739 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.419     ; 0.761      ;
; -3.715 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.207     ; 0.949      ;
; -3.703 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.568     ; 0.576      ;
; -3.698 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.395     ; 0.744      ;
; -3.676 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.538     ; 0.579      ;
; -3.557 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.238     ; 0.760      ;
; -3.552 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.234     ; 0.759      ;
; -3.543 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.407     ; 0.577      ;
; -3.529 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.210     ; 0.760      ;
; -3.518 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.393     ; 0.566      ;
; -3.498 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.389     ; 0.550      ;
; -3.493 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.359     ; 0.575      ;
; -3.409 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.735     ; 0.115      ;
; -3.282 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.608     ; 0.115      ;
; -3.282 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.608     ; 0.115      ;
; -3.282 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.608     ; 0.115      ;
; -3.280 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.606     ; 0.115      ;
; -3.280 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.606     ; 0.115      ;
; -3.271 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.597     ; 0.115      ;
; -3.270 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.596     ; 0.115      ;
; -3.236 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.562     ; 0.115      ;
; -3.228 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.554     ; 0.115      ;
; -3.111 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.437     ; 0.115      ;
; -3.111 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.437     ; 0.115      ;
; -3.110 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.436     ; 0.115      ;
; -3.110 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.436     ; 0.115      ;
; -3.108 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.434     ; 0.115      ;
; -3.108 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.434     ; 0.115      ;
; -3.107 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.433     ; 0.115      ;
; -3.107 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.433     ; 0.115      ;
; -3.106 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.432     ; 0.115      ;
; -3.101 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.427     ; 0.115      ;
; -3.093 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.419     ; 0.115      ;
; -3.086 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.412     ; 0.115      ;
; -3.085 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.411     ; 0.115      ;
; -3.084 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.410     ; 0.115      ;
; -3.084 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.410     ; 0.115      ;
; -3.081 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.407     ; 0.115      ;
; -3.028 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.354     ; 0.115      ;
; -2.910 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.236     ; 0.115      ;
; -2.904 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.230     ; 0.115      ;
; -2.903 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.229     ; 0.115      ;
; -2.903 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.229     ; 0.115      ;
; -2.902 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.228     ; 0.115      ;
; -2.856 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.182     ; 0.115      ;
; -2.851 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.177     ; 0.115      ;
; -2.847 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.173     ; 0.115      ;
; -2.664 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.990     ; 0.115      ;
; -2.664 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.990     ; 0.115      ;
; -2.663 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.989     ; 0.115      ;
; -2.661 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.987     ; 0.115      ;
; -2.599 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.925     ; 0.115      ;
; -2.397 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.723     ; 0.115      ;
; -1.196 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.196     ; 6.001      ;
; -1.163 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.196     ; 5.968      ;
; -1.161 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.195     ; 5.967      ;
; -1.137 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.177     ; 5.961      ;
; -1.132 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.196     ; 5.937      ;
; -1.104 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.177     ; 5.928      ;
; -1.073 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.177     ; 5.897      ;
; -1.058 ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.196     ; 5.863      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.041 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.270      ; 6.312      ;
; -1.025 ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.178     ; 5.848      ;
; -1.025 ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.196     ; 5.830      ;
; -1.025 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.195     ; 5.831      ;
; -0.995 ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.820      ;
; -0.994 ; UARTPROC:uartpr|RELEASE_TIME[24]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.177     ; 5.818      ;
; -0.994 ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.196     ; 5.799      ;
; -0.992 ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.178     ; 5.815      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
; -0.982 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.289      ; 6.272      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.492 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.733      ;
; -1.476 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.712      ;
; -1.455 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.709      ;
; -1.454 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.709      ;
; -1.449 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.703      ;
; -1.445 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.700      ;
; -1.444 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.685      ;
; -1.444 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.684      ;
; -1.441 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.685      ;
; -1.438 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.685      ;
; -1.438 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.237     ; 1.689      ;
; -1.433 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.680      ;
; -1.427 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.667      ;
; -1.426 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.673      ;
; -1.422 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.677      ;
; -1.418 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.662      ;
; -1.418 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.660      ;
; -1.416 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.671      ;
; -1.415 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.661      ;
; -1.413 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.666      ;
; -1.408 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 1.647      ;
; -1.408 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.660      ;
; -1.405 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.649      ;
; -1.405 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.646      ;
; -1.404 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.650      ;
; -1.402 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.656      ;
; -1.401 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 1.640      ;
; -1.399 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.645      ;
; -1.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.644      ;
; -1.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.644      ;
; -1.397 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.639      ;
; -1.394 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.649      ;
; -1.390 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.637      ;
; -1.390 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.644      ;
; -1.381 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.636      ;
; -1.375 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.615      ;
; -1.371 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.619      ;
; -1.367 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.614      ;
; -1.367 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.613      ;
; -1.363 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.610      ;
; -1.362 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.617      ;
; -1.362 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.243     ; 1.607      ;
; -1.361 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.616      ;
; -1.361 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.616      ;
; -1.355 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.597      ;
; -1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.585      ;
; -1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.586      ;
; -1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.594      ;
; -1.336 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.583      ;
; -1.291 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.538      ;
; -1.289 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.537      ;
; -1.272 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.520      ;
; -1.164 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.405      ;
; -1.158 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.413      ;
; -1.143 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.379      ;
; -1.140 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 1.379      ;
; -1.138 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.392      ;
; -1.137 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.391      ;
; -1.136 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.391      ;
; -1.132 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.374      ;
; -1.125 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.365      ;
; -1.120 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.361      ;
; -1.116 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.358      ;
; -1.115 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.356      ;
; -1.115 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.357      ;
; -1.113 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.360      ;
; -1.112 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.353      ;
; -1.112 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.352      ;
; -1.111 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.351      ;
; -1.110 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.365      ;
; -1.110 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.352      ;
; -1.108 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.362      ;
; -1.105 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.347      ;
; -1.104 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.345      ;
; -1.103 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.349      ;
; -1.103 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.347      ;
; -1.103 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.349      ;
; -1.103 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.345      ;
; -1.102 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.348      ;
; -1.097 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.352      ;
; -1.095 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.336      ;
; -1.095 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.335      ;
; -1.092 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.336      ;
; -1.091 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 1.330      ;
; -1.088 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.335      ;
; -1.086 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.333      ;
; -1.085 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.339      ;
; -1.083 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.327      ;
; -1.083 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.338      ;
; -1.081 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.321      ;
; -1.079 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.320      ;
; -1.079 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.319      ;
; -1.078 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.325      ;
; -1.078 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.320      ;
; -1.077 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.317      ;
; -1.077 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.319      ;
; -1.075 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.330      ;
; -1.075 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.321      ;
; -1.073 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.320      ;
; -1.073 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.327      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                  ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.276 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.302      ;
; -0.145 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.171      ;
; -0.079 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.105      ;
; -0.072 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.098      ;
; -0.046 ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.072      ;
; -0.032 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.057      ;
; -0.007 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.033      ;
; 0.010  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.016      ;
; 0.033  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.993      ;
; 0.051  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.976      ;
; 0.055  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.971      ;
; 0.062  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.964      ;
; 0.074  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.953      ;
; 0.095  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.931      ;
; 0.107  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.918      ;
; 0.109  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.918      ;
; 0.110  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.917      ;
; 0.116  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.910      ;
; 0.124  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.902      ;
; 0.124  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.902      ;
; 0.129  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.905      ;
; 0.141  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.885      ;
; 0.147  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.879      ;
; 0.149  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.877      ;
; 0.151  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.875      ;
; 0.154  ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.872      ;
; 0.158  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.868      ;
; 0.158  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.876      ;
; 0.168  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.858      ;
; 0.176  ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.850      ;
; 0.178  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.849      ;
; 0.183  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.843      ;
; 0.190  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.836      ;
; 0.193  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.833      ;
; 0.195  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.831      ;
; 0.196  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.830      ;
; 0.201  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.825      ;
; 0.208  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.819      ;
; 0.220  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.806      ;
; 0.222  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.804      ;
; 0.223  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.803      ;
; 0.223  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.804      ;
; 0.224  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.801      ;
; 0.228  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.799      ;
; 0.230  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.796      ;
; 0.231  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.795      ;
; 0.236  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.790      ;
; 0.237  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.788      ;
; 0.239  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.787      ;
; 0.240  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.786      ;
; 0.241  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.785      ;
; 0.244  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.782      ;
; 0.245  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.781      ;
; 0.249  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.777      ;
; 0.253  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.774      ;
; 0.254  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.772      ;
; 0.254  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.771      ;
; 0.255  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.771      ;
; 0.259  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.767      ;
; 0.259  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.767      ;
; 0.260  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.766      ;
; 0.264  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.770      ;
; 0.270  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.756      ;
; 0.272  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.755      ;
; 0.272  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.754      ;
; 0.273  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.753      ;
; 0.273  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.088      ; 6.736      ;
; 0.274  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.088      ; 6.735      ;
; 0.276  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.750      ;
; 0.278  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.748      ;
; 0.281  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.746      ;
; 0.283  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.744      ;
; 0.285  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.738      ;
; 0.289  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.738      ;
; 0.289  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.745      ;
; 0.292  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.734      ;
; 0.293  ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.733      ;
; 0.298  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.728      ;
; 0.298  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.728      ;
; 0.300  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.726      ;
; 0.301  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.726      ;
; 0.302  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.724      ;
; 0.304  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.088      ; 6.705      ;
; 0.304  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.723      ;
; 0.305  ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.109      ; 6.725      ;
; 0.305  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.721      ;
; 0.306  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.721      ;
; 0.306  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.719      ;
; 0.310  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.716      ;
; 0.311  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.716      ;
; 0.312  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.715      ;
; 0.314  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.713      ;
; 0.316  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.710      ;
; 0.317  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.709      ;
; 0.321  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.705      ;
; 0.322  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.704      ;
; 0.324  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.702      ;
; 0.326  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.700      ;
; 0.329  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.705      ;
; 0.332  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.702      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.159 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.242      ; 0.663      ;
; -1.648 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.731      ; 0.663      ;
; 1.915  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.598      ; 5.093      ;
; 1.920  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.411      ; 4.911      ;
; 1.966  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.566      ; 5.112      ;
; 1.972  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.426      ; 4.978      ;
; 1.995  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.419      ; 4.994      ;
; 2.036  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.413      ; 5.029      ;
; 2.036  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.530      ; 5.146      ;
; 2.040  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.387      ; 5.007      ;
; 2.047  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.409      ; 5.036      ;
; 2.061  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.409      ; 5.050      ;
; 2.063  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.484      ; 5.127      ;
; 2.067  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.411      ; 5.058      ;
; 2.084  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.425      ; 5.089      ;
; 2.096  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.423      ; 5.099      ;
; 2.107  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.381      ; 5.068      ;
; 2.114  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.426      ; 5.120      ;
; 2.114  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.414      ; 5.108      ;
; 2.146  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.238      ; 4.964      ;
; 2.169  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.385      ; 5.134      ;
; 2.178  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.425      ; 5.183      ;
; 2.193  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.242      ; 5.015      ;
; 2.206  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.485      ; 5.271      ;
; 2.218  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.240      ; 5.038      ;
; 2.290  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.219      ; 5.089      ;
; 2.333  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.220      ; 5.133      ;
; 2.431  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.221      ; 5.232      ;
; 2.458  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.220      ; 5.258      ;
; 2.527  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.212      ; 5.319      ;
; 2.621  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.141      ; 5.342      ;
; 2.670  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.177      ; 5.427      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                                   ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.920 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 1.999      ;
; -0.500 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 2.419      ;
; -0.078 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 2.841      ;
; 0.204  ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.123      ;
; 0.445  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.364      ;
; 0.453  ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.746      ;
; 0.465  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.081      ; 0.758      ;
; 0.497  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.416      ;
; 0.501  ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.794      ;
; 0.508  ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.801      ;
; 0.508  ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.801      ;
; 0.508  ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.801      ;
; 0.509  ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.509  ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.510  ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510  ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510  ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510  ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510  ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.512  ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.805      ;
; 0.522  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.815      ;
; 0.523  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.081      ; 0.816      ;
; 0.525  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.818      ;
; 0.533  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.452      ;
; 0.551  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.470      ;
; 0.643  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.562      ;
; 0.661  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.580      ;
; 0.680  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.635      ; 3.607      ;
; 0.697  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.616      ;
; 0.700  ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.081      ; 0.993      ;
; 0.700  ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.081      ; 0.993      ;
; 0.701  ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.081      ; 0.994      ;
; 0.705  ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.998      ;
; 0.706  ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.999      ;
; 0.707  ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 1.000      ;
; 0.708  ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 1.001      ;
; 0.745  ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.037      ;
; 0.745  ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.037      ;
; 0.746  ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.038      ;
; 0.748  ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.040      ;
; 0.748  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.040      ;
; 0.751  ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.670      ;
; 0.753  ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.046      ;
; 0.754  ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.047      ;
; 0.754  ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.047      ;
; 0.754  ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.047      ;
; 0.755  ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.048      ;
; 0.763  ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.630      ; 3.685      ;
; 0.772  ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.064      ;
; 0.774  ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.067      ;
; 0.775  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.694      ;
; 0.778  ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.071      ;
; 0.780  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.699      ;
; 0.792  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.711      ;
; 0.807  ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.610      ; 3.709      ;
; 0.833  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.635      ; 3.760      ;
; 0.835  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.754      ;
; 0.865  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.784      ;
; 0.865  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.784      ;
; 0.882  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.801      ;
; 0.890  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.809      ;
; 0.905  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 3.823      ;
; 0.909  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.828      ;
; 0.924  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.843      ;
; 0.928  ; ButtonProc:UBut|FREQ1[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 3.846      ;
; 0.936  ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.855      ;
; 0.953  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.872      ;
; 0.963  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.882      ;
; 0.964  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.628      ; 3.884      ;
; 0.971  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.890      ;
; 0.978  ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.897      ;
; 0.986  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.905      ;
; 1.008  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.927      ;
; 1.011  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.930      ;
; 1.013  ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.631      ; 3.936      ;
; 1.020  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.939      ;
; 1.028  ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.947      ;
; 1.031  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.950      ;
; 1.058  ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.977      ;
; 1.063  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.982      ;
; 1.065  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.984      ;
; 1.081  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 4.000      ;
; 1.085  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 4.004      ;
; 1.087  ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 4.006      ;
; 1.089  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 4.008      ;
; 1.100  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.635      ; 4.027      ;
; 1.100  ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.392      ;
; 1.100  ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.392      ;
; 1.101  ; uartRX:uart|fsm.rec       ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.079      ; 1.392      ;
; 1.101  ; uartRX:uart|fsm.rec       ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.079      ; 1.392      ;
; 1.101  ; uartRX:uart|fsm.rec       ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.079      ; 1.392      ;
; 1.101  ; uartRX:uart|fsm.rec       ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.079      ; 1.392      ;
; 1.101  ; uartRX:uart|fsm.rec       ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.079      ; 1.392      ;
; 1.101  ; uartRX:uart|fsm.rec       ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.079      ; 1.392      ;
; 1.107  ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.080      ; 1.401      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.338 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.064      ;
; 0.340 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.066      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.175      ;
; 0.447 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.175      ;
; 0.451 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.463 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.464 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.472 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.200      ;
; 0.474 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.202      ;
; 0.483 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.211      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.486 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.215      ;
; 0.497 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.226      ;
; 0.499 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg3                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[4]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.436 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.618 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 1.409      ;
; 0.741 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.054      ;
; 0.742 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.054      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.058      ;
; 0.746 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.059      ;
; 0.750 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.540      ;
; 0.750 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.062      ;
; 0.751 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.063      ;
; 0.759 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.549      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.078      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.767 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.079      ;
; 0.767 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.080      ;
; 0.795 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.088      ;
; 0.890 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.680      ;
; 0.899 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.689      ;
; 0.934 ; ButtonProc:UBut|GATE1                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 1.321      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.820      ;
; 1.039 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.829      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.408      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.408      ;
; 1.095 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.408      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.408      ;
; 1.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.409      ;
; 1.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.409      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.098 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.411      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.755 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.689      ; 5.024      ;
; 1.856 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.719      ; 5.155      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.722      ; 5.189      ;
; 1.910 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.588      ; 5.078      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.572      ; 5.124      ;
; 1.980 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.601      ; 5.161      ;
; 2.026 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.600      ; 5.206      ;
; 2.036 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.600      ; 5.216      ;
; 2.070 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.606      ; 5.256      ;
; 2.089 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.778      ; 5.447      ;
; 2.095 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.600      ; 5.275      ;
; 2.143 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.546      ; 5.269      ;
; 2.177 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.429      ; 5.186      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.544      ; 5.315      ;
; 2.198 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.403      ; 5.181      ;
; 2.236 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.586      ; 5.402      ;
; 2.238 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.428      ; 5.246      ;
; 2.243 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.404      ; 5.227      ;
; 2.270 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.424      ; 5.274      ;
; 2.274 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.598      ; 5.452      ;
; 2.281 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.347      ; 5.208      ;
; 2.289 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.414      ; 5.283      ;
; 2.295 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.411      ; 5.286      ;
; 2.297 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.429      ; 5.306      ;
; 2.301 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.413      ; 5.294      ;
; 2.315 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.411      ; 5.306      ;
; 2.335 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.428      ; 5.343      ;
; 2.373 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.414      ; 5.367      ;
; 2.377 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.414      ; 5.371      ;
; 2.379 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.411      ; 5.370      ;
; 2.389 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.350      ; 5.319      ;
; 2.402 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.402      ; 5.384      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.534 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.167      ;
; 2.537 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.170      ;
; 2.545 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.178      ;
; 2.548 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.180      ;
; 2.551 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.183      ;
; 2.558 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.190      ;
; 2.561 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.194      ;
; 2.566 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.199      ;
; 2.567 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.199      ;
; 2.571 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.203      ;
; 2.573 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.206      ;
; 2.579 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.209      ;
; 2.580 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.210      ;
; 2.581 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.213      ;
; 2.585 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.215      ;
; 2.586 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.219      ;
; 2.587 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.219      ;
; 2.587 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.219      ;
; 2.588 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.219      ;
; 2.594 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.226      ;
; 2.596 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.228      ;
; 2.597 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.229      ;
; 2.597 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.229      ;
; 2.601 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.233      ;
; 2.603 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.236      ;
; 2.607 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.237      ;
; 2.607 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.239      ;
; 2.611 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.720     ; 1.245      ;
; 2.611 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.242      ;
; 2.614 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.245      ;
; 2.616 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.256      ;
; 2.617 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.249      ;
; 2.618 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.250      ;
; 2.619 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.251      ;
; 2.619 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.259      ;
; 2.620 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.251      ;
; 2.622 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.262      ;
; 2.624 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.256      ;
; 2.625 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.265      ;
; 2.625 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.257      ;
; 2.625 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.725     ; 1.254      ;
; 2.629 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.269      ;
; 2.633 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.265      ;
; 2.633 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.273      ;
; 2.636 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.276      ;
; 2.638 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.265      ;
; 2.639 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.265      ;
; 2.640 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.280      ;
; 2.641 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.273      ;
; 2.641 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.281      ;
; 2.641 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.273      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.270      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.271      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.269      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.271      ;
; 2.644 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.276      ;
; 2.644 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.275      ;
; 2.646 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.272      ;
; 2.649 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.281      ;
; 2.651 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.281      ;
; 2.652 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.730     ; 1.276      ;
; 2.656 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.283      ;
; 2.656 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.282      ;
; 2.660 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.300      ;
; 2.662 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.294      ;
; 2.662 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.292      ;
; 2.665 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.305      ;
; 2.665 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.293      ;
; 2.666 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.297      ;
; 2.667 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.298      ;
; 2.668 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.295      ;
; 2.669 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.297      ;
; 2.672 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.302      ;
; 2.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.300      ;
; 2.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.299      ;
; 2.674 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.314      ;
; 2.674 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.302      ;
; 2.676 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.304      ;
; 2.676 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.304      ;
; 2.677 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.303      ;
; 2.678 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.310      ;
; 2.678 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.305      ;
; 2.683 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.309      ;
; 2.685 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.312      ;
; 2.697 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.337      ;
; 2.697 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.337      ;
; 2.698 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.326      ;
; 2.700 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.730     ; 1.324      ;
; 2.700 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.340      ;
; 2.702 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.732     ; 1.324      ;
; 2.721 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.361      ;
; 2.722 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.349      ;
; 2.793 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.426      ;
; 2.796 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.428      ;
; 2.823 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.456      ;
; 2.841 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.722     ; 1.473      ;
; 2.863 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.496      ;
; 2.865 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.505      ;
; 2.868 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.508      ;
; 2.868 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.508      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.393 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.917      ;
; 1.393 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.917      ;
; 1.393 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.917      ;
; 1.393 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.917      ;
; 1.393 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.917      ;
; 1.393 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.692     ; 2.915      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.692     ; 2.915      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.916      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.916      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.692     ; 2.915      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.691     ; 2.916      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.692     ; 2.915      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.689     ; 2.918      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.689     ; 2.918      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.689     ; 2.918      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.917      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.689     ; 2.918      ;
; 1.394 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.689     ; 2.918      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.685     ; 2.921      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.685     ; 2.921      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.685     ; 2.921      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.688     ; 2.918      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.948      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.688     ; 2.918      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.688     ; 2.918      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.948      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.948      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.948      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.948      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.688     ; 2.918      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.660     ; 2.946      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.685     ; 2.921      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.690     ; 2.916      ;
; 1.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.686     ; 2.919      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.686     ; 2.919      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.686     ; 2.919      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.667     ; 2.938      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.669     ; 2.936      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.669     ; 2.936      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.685     ; 2.920      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.685     ; 2.920      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.659     ; 2.946      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.657     ; 2.948      ;
; 1.396 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.658     ; 2.947      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.266      ;
; 1.800 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.727      ;
; 1.825 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.673      ; 2.730      ;
; 1.825 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.673      ; 2.730      ;
; 1.861 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.637      ; 2.730      ;
; 1.867 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.634      ; 2.733      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.590      ;
; 2.266 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 2.723      ;
; 2.266 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 2.723      ;
; 2.276 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.735      ;
; 2.300 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 2.747      ;
; 2.303 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.748      ;
; 2.303 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.748      ;
; 2.303 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.748      ;
; 2.303 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 2.753      ;
; 2.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 2.747      ;
; 2.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.723      ;
; 2.309 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.728      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.735      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.739      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.735      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.734      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.734      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.735      ;
; 2.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.731      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
; 2.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.734      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 102.41 MHz ; 102.41 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 122.56 MHz ; 122.56 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 139.37 MHz ; 139.37 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -7.569 ; -2675.747     ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.988 ; -113.806      ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.455 ; -118.512      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.425 ; -200.838      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.121 ; -12.871       ;
; C                                                ; -0.128 ; -0.137        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -1.753 ; -3.022        ;
; C                                                ; -0.711 ; -0.711        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.230  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.385  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.737  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.218  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.733 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.478 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.239  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.274  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.774  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.666 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.043     ; 4.735      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.803      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.961     ; 4.770      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
; -7.491 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.955     ; 4.745      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.988 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.278      ; 5.469      ;
; -4.868 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.439      ; 5.336      ;
; -4.396 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.223      ; 5.431      ;
; -4.103 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.259      ; 5.327      ;
; -4.095 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.434      ; 5.361      ;
; -4.051 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.481      ; 5.538      ;
; -3.909 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.406      ; 5.437      ;
; -3.842 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.480      ; 5.518      ;
; -3.839 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.251      ; 5.576      ;
; -3.837 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.408      ; 5.373      ;
; -3.808 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.427      ; 5.338      ;
; -3.791 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.439      ; 5.596      ;
; -3.775 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.437      ; 5.543      ;
; -3.736 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.195      ; 5.444      ;
; -3.719 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.261      ; 5.482      ;
; -3.718 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.479      ; 5.384      ;
; -3.697 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.441      ; 5.505      ;
; -3.639 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.262      ; 5.402      ;
; -3.636 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 5.412      ;
; -3.618 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.441      ; 5.426      ;
; -3.610 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.432      ; 5.369      ;
; -3.599 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.261      ; 5.350      ;
; -3.554 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.280      ; 5.324      ;
; -3.521 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.403      ; 5.279      ;
; -3.518 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.429      ; 5.298      ;
; -3.514 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.427      ; 5.272      ;
; -3.484 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.426      ; 5.354      ;
; -3.366 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.276      ; 5.297      ;
; -3.313 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.555      ; 5.426      ;
; -3.262 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.532      ; 5.351      ;
; 0.623  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.778      ; 0.655      ;
; 0.847  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.280      ; 0.655      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.455 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.595      ; 5.525      ;
; -4.014 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.595      ; 5.519      ;
; -3.996 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.593      ; 5.756      ;
; -3.944 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.372      ; 5.830      ;
; -3.870 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.418      ; 5.590      ;
; -3.833 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.687      ; 5.524      ;
; -3.816 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.547      ; 5.689      ;
; -3.808 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.658      ; 5.467      ;
; -3.776 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 5.707      ;
; -3.769 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.420      ; 5.497      ;
; -3.750 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.373      ; 5.591      ;
; -3.738 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 5.664      ;
; -3.713 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.427      ; 5.640      ;
; -3.711 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.585      ; 5.657      ;
; -3.699 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.429      ; 5.627      ;
; -3.698 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.429      ; 5.593      ;
; -3.697 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.440      ; 5.632      ;
; -3.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.440      ; 5.627      ;
; -3.685 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.429      ; 5.613      ;
; -3.652 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.575      ; 5.559      ;
; -3.623 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.547      ; 5.533      ;
; -3.617 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.419      ; 5.531      ;
; -3.600 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.602      ; 5.570      ;
; -3.571 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 5.503      ;
; -3.558 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.598      ; 5.522      ;
; -3.549 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.441      ; 5.492      ;
; -3.535 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.593      ; 5.490      ;
; -3.498 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.673      ; 5.531      ;
; -3.471 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.585      ; 5.422      ;
; -3.409 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.437      ; 5.513      ;
; -3.404 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.441      ; 5.511      ;
; -3.366 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.715      ; 5.638      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.425 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.986     ; 0.881      ;
; -3.337 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.055     ; 0.724      ;
; -3.274 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.767     ; 0.949      ;
; -3.243 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.985     ; 0.700      ;
; -3.242 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.178     ; 0.506      ;
; -3.239 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.790     ; 0.891      ;
; -3.223 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.943     ; 0.722      ;
; -3.219 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.936     ; 0.725      ;
; -3.213 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.932     ; 0.723      ;
; -3.203 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.936     ; 0.709      ;
; -3.200 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.931     ; 0.711      ;
; -3.193 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.934     ; 0.701      ;
; -3.189 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.737     ; 0.894      ;
; -3.167 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.072     ; 0.537      ;
; -3.141 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.911     ; 0.672      ;
; -3.131 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.033     ; 0.540      ;
; -3.023 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.767     ; 0.698      ;
; -3.019 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.763     ; 0.698      ;
; -3.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.921     ; 0.538      ;
; -2.998 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.910     ; 0.530      ;
; -2.997 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.739     ; 0.700      ;
; -2.978 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.906     ; 0.514      ;
; -2.969 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.874     ; 0.537      ;
; -2.869 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.210     ; 0.101      ;
; -2.764 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.105     ; 0.101      ;
; -2.764 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.105     ; 0.101      ;
; -2.764 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.105     ; 0.101      ;
; -2.762 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.103     ; 0.101      ;
; -2.755 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.096     ; 0.101      ;
; -2.754 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.095     ; 0.101      ;
; -2.754 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.095     ; 0.101      ;
; -2.719 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.060     ; 0.101      ;
; -2.716 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.057     ; 0.101      ;
; -2.605 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.946     ; 0.101      ;
; -2.605 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.946     ; 0.101      ;
; -2.605 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.946     ; 0.101      ;
; -2.605 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.946     ; 0.101      ;
; -2.604 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.945     ; 0.101      ;
; -2.604 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.945     ; 0.101      ;
; -2.604 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.945     ; 0.101      ;
; -2.604 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.945     ; 0.101      ;
; -2.600 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.941     ; 0.101      ;
; -2.598 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.939     ; 0.101      ;
; -2.593 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.934     ; 0.101      ;
; -2.583 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.924     ; 0.101      ;
; -2.582 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.923     ; 0.101      ;
; -2.582 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.923     ; 0.101      ;
; -2.580 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.921     ; 0.101      ;
; -2.580 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.921     ; 0.101      ;
; -2.516 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.857     ; 0.101      ;
; -2.424 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.765     ; 0.101      ;
; -2.419 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.760     ; 0.101      ;
; -2.418 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.759     ; 0.101      ;
; -2.417 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.758     ; 0.101      ;
; -2.416 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.757     ; 0.101      ;
; -2.367 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.708     ; 0.101      ;
; -2.365 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.706     ; 0.101      ;
; -2.363 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.704     ; 0.101      ;
; -2.190 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.531     ; 0.101      ;
; -2.189 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.530     ; 0.101      ;
; -2.188 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.529     ; 0.101      ;
; -2.186 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.527     ; 0.101      ;
; -2.130 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.471     ; 0.101      ;
; -1.952 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.293     ; 0.101      ;
; -0.909 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.172     ; 5.739      ;
; -0.885 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.172     ; 5.715      ;
; -0.855 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.160     ; 5.697      ;
; -0.848 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.171     ; 5.679      ;
; -0.831 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.160     ; 5.673      ;
; -0.825 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.172     ; 5.655      ;
; -0.780 ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.172     ; 5.610      ;
; -0.771 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.160     ; 5.613      ;
; -0.765 ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 5.609      ;
; -0.756 ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.172     ; 5.586      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.755 ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.266      ; 6.023      ;
; -0.741 ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.158     ; 5.585      ;
; -0.721 ; UARTPROC:uartpr|RELEASE_TIME[24]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.160     ; 5.563      ;
; -0.721 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.171     ; 5.552      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
; -0.701 ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.278      ; 5.981      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.121 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.654      ;
; -1.106 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.952     ; 1.633      ;
; -1.087 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.629      ;
; -1.085 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.627      ;
; -1.085 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.628      ;
; -1.079 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.616      ;
; -1.076 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.619      ;
; -1.074 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.607      ;
; -1.074 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.606      ;
; -1.073 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.607      ;
; -1.069 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.605      ;
; -1.068 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.603      ;
; -1.062 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.597      ;
; -1.059 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.593      ;
; -1.055 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.598      ;
; -1.055 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.587      ;
; -1.053 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.596      ;
; -1.051 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.586      ;
; -1.047 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.586      ;
; -1.047 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.580      ;
; -1.042 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.580      ;
; -1.039 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.951     ; 1.567      ;
; -1.039 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.574      ;
; -1.038 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.571      ;
; -1.037 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.572      ;
; -1.037 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.579      ;
; -1.036 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.570      ;
; -1.032 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.951     ; 1.560      ;
; -1.031 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.566      ;
; -1.031 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.564      ;
; -1.030 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.565      ;
; -1.028 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.563      ;
; -1.028 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.571      ;
; -1.023 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.565      ;
; -1.020 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.557      ;
; -1.014 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.557      ;
; -1.007 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.539      ;
; -1.004 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.539      ;
; -1.001 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.536      ;
; -1.000 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.535      ;
; -0.999 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.533      ;
; -0.997 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.540      ;
; -0.995 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.538      ;
; -0.993 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.536      ;
; -0.990 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.523      ;
; -0.977 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.520      ;
; -0.974 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.509      ;
; -0.973 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.508      ;
; -0.972 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.507      ;
; -0.938 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.474      ;
; -0.934 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.471      ;
; -0.916 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.453      ;
; -0.797 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.340      ;
; -0.793 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.326      ;
; -0.776 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.952     ; 1.303      ;
; -0.775 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.317      ;
; -0.774 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.951     ; 1.302      ;
; -0.772 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.305      ;
; -0.770 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.312      ;
; -0.769 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.312      ;
; -0.755 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.288      ;
; -0.752 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.284      ;
; -0.749 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.282      ;
; -0.749 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.281      ;
; -0.748 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.283      ;
; -0.748 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.291      ;
; -0.747 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.281      ;
; -0.746 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.279      ;
; -0.745 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.278      ;
; -0.745 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.277      ;
; -0.745 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.278      ;
; -0.743 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.276      ;
; -0.742 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.284      ;
; -0.742 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.275      ;
; -0.741 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.276      ;
; -0.741 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.273      ;
; -0.739 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.273      ;
; -0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.273      ;
; -0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.271      ;
; -0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.272      ;
; -0.731 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.266      ;
; -0.731 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.274      ;
; -0.730 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.264      ;
; -0.723 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.258      ;
; -0.723 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.256      ;
; -0.723 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.255      ;
; -0.721 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.951     ; 1.249      ;
; -0.721 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.254      ;
; -0.719 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.254      ;
; -0.718 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.251      ;
; -0.718 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.250      ;
; -0.717 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.253      ;
; -0.715 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.250      ;
; -0.714 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.256      ;
; -0.714 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.247      ;
; -0.713 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.248      ;
; -0.713 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.245      ;
; -0.712 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.255      ;
; -0.712 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.248      ;
; -0.711 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.246      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                   ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.128 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.872      ;
; -0.051 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.795      ;
; -0.009 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.753      ;
; 0.022  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.722      ;
; 0.047  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.699      ;
; 0.101  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.643      ;
; 0.114  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.630      ;
; 0.118  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.625      ;
; 0.130  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.614      ;
; 0.148  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.596      ;
; 0.149  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.594      ;
; 0.161  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.583      ;
; 0.162  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.582      ;
; 0.162  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.582      ;
; 0.169  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.578      ;
; 0.174  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.577      ;
; 0.178  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.566      ;
; 0.181  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.566      ;
; 0.192  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.551      ;
; 0.222  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.521      ;
; 0.222  ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.522      ;
; 0.225  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.519      ;
; 0.233  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.511      ;
; 0.239  ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.504      ;
; 0.247  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.496      ;
; 0.261  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.482      ;
; 0.263  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.484      ;
; 0.264  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.480      ;
; 0.269  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.478      ;
; 0.276  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.467      ;
; 0.276  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.470      ;
; 0.278  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.468      ;
; 0.278  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.465      ;
; 0.292  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.451      ;
; 0.303  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.448      ;
; 0.304  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.440      ;
; 0.308  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.435      ;
; 0.308  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.436      ;
; 0.311  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.433      ;
; 0.317  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.434      ;
; 0.319  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.424      ;
; 0.320  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.426      ;
; 0.322  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.422      ;
; 0.323  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.420      ;
; 0.323  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.423      ;
; 0.324  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.419      ;
; 0.324  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.419      ;
; 0.326  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.418      ;
; 0.332  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.411      ;
; 0.333  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.411      ;
; 0.336  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.409      ;
; 0.336  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.408      ;
; 0.337  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.409      ;
; 0.339  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.404      ;
; 0.341  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.392      ;
; 0.343  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.401      ;
; 0.346  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.398      ;
; 0.351  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.812      ; 6.383      ;
; 0.353  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.380      ;
; 0.355  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.388      ;
; 0.357  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.387      ;
; 0.363  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.380      ;
; 0.364  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.380      ;
; 0.371  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.376      ;
; 0.372  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.372      ;
; 0.375  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.369      ;
; 0.380  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.363      ;
; 0.380  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.367      ;
; 0.380  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.364      ;
; 0.380  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.371      ;
; 0.388  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.356      ;
; 0.388  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.356      ;
; 0.388  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.363      ;
; 0.390  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.354      ;
; 0.390  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.354      ;
; 0.391  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.355      ;
; 0.392  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.353      ;
; 0.398  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.349      ;
; 0.404  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.340      ;
; 0.405  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.339      ;
; 0.411  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.335      ;
; 0.415  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.330      ;
; 0.417  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.327      ;
; 0.418  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.325      ;
; 0.419  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.325      ;
; 0.421  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.326      ;
; 0.422  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.322      ;
; 0.422  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.323      ;
; 0.422  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.322      ;
; 0.423  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.323      ;
; 0.428  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.317      ;
; 0.429  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.322      ;
; 0.432  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.312      ;
; 0.433  ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.313      ;
; 0.434  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.309      ;
; 0.435  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.298      ;
; 0.437  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.307      ;
; 0.441  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.292      ;
; 0.441  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.303      ;
; 0.444  ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.299      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.753 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.770      ; 0.597      ;
; -1.269 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.286      ; 0.597      ;
; 1.913  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.924      ; 4.417      ;
; 1.921  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.085      ; 4.586      ;
; 1.938  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.063      ; 4.581      ;
; 1.949  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.936      ; 4.465      ;
; 1.989  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.929      ; 4.498      ;
; 2.006  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.928      ; 4.514      ;
; 2.014  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.902      ; 4.496      ;
; 2.015  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.024      ; 4.619      ;
; 2.024  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.921      ; 4.525      ;
; 2.025  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.922      ; 4.527      ;
; 2.044  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.924      ; 4.548      ;
; 2.052  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.987      ; 4.619      ;
; 2.053  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.935      ; 4.568      ;
; 2.068  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.933      ; 4.581      ;
; 2.072  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.897      ; 4.549      ;
; 2.093  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.928      ; 4.601      ;
; 2.094  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.936      ; 4.610      ;
; 2.113  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.766      ; 4.459      ;
; 2.139  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.901      ; 4.620      ;
; 2.143  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.935      ; 4.658      ;
; 2.146  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.770      ; 4.496      ;
; 2.174  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.768      ; 4.522      ;
; 2.190  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.988      ; 4.758      ;
; 2.242  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.749      ; 4.571      ;
; 2.289  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.751      ; 4.620      ;
; 2.366  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.752      ; 4.698      ;
; 2.398  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.750      ; 4.728      ;
; 2.478  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.741      ; 4.799      ;
; 2.579  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.684      ; 4.843      ;
; 2.628  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.709      ; 4.917      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                                    ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.711 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 1.846      ;
; -0.347 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 2.210      ;
; 0.004  ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 2.561      ;
; 0.269  ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 2.826      ;
; 0.402  ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.417  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.684      ;
; 0.448  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.005      ;
; 0.470  ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.737      ;
; 0.471  ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.738      ;
; 0.476  ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.743      ;
; 0.476  ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.743      ;
; 0.477  ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.744      ;
; 0.477  ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.744      ;
; 0.478  ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478  ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478  ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.479  ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.746      ;
; 0.479  ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.746      ;
; 0.480  ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.747      ;
; 0.481  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.748      ;
; 0.483  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.072      ; 0.750      ;
; 0.484  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.751      ;
; 0.533  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.090      ;
; 0.544  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.101      ;
; 0.553  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.110      ;
; 0.623  ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.072      ; 0.890      ;
; 0.639  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.196      ;
; 0.646  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.203      ;
; 0.648  ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.072      ; 0.915      ;
; 0.648  ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.072      ; 0.915      ;
; 0.652  ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.919      ;
; 0.653  ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.920      ;
; 0.655  ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.922      ;
; 0.656  ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.923      ;
; 0.662  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.226      ;
; 0.687  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.244      ;
; 0.692  ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.959      ;
; 0.693  ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.961      ;
; 0.696  ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.963      ;
; 0.698  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.965      ;
; 0.701  ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.968      ;
; 0.702  ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.969      ;
; 0.702  ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.969      ;
; 0.703  ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.970      ;
; 0.704  ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.971      ;
; 0.718  ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.985      ;
; 0.720  ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.277      ;
; 0.721  ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.988      ;
; 0.722  ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.989      ;
; 0.728  ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.995      ;
; 0.737  ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.287      ; 3.299      ;
; 0.764  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.321      ;
; 0.766  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.323      ;
; 0.778  ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.271      ; 3.324      ;
; 0.787  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.344      ;
; 0.812  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.369      ;
; 0.823  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.387      ;
; 0.829  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.386      ;
; 0.844  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.401      ;
; 0.855  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.412      ;
; 0.870  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 3.428      ;
; 0.872  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.429      ;
; 0.897  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.454      ;
; 0.903  ; ButtonProc:UBut|FREQ1[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 3.461      ;
; 0.905  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.284      ; 3.464      ;
; 0.906  ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.284      ; 3.465      ;
; 0.917  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.474      ;
; 0.923  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.480      ;
; 0.950  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.286      ; 3.511      ;
; 0.952  ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.509      ;
; 0.959  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.516      ;
; 0.963  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.520      ;
; 0.967  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.524      ;
; 0.979  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.284      ; 3.538      ;
; 0.979  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.536      ;
; 0.980  ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.290      ; 3.545      ;
; 0.985  ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.542      ;
; 0.989  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.546      ;
; 1.003  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.560      ;
; 1.010  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.567      ;
; 1.014  ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.281      ;
; 1.015  ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.282      ;
; 1.016  ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.283      ;
; 1.017  ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.574      ;
; 1.017  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.284      ;
; 1.020  ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.287      ;
; 1.022  ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.289      ;
; 1.023  ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.290      ;
; 1.024  ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.291      ;
; 1.026  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.590      ;
; 1.026  ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.293      ;
; 1.027  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.584      ;
; 1.028  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 3.585      ;
; 1.028  ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.295      ;
; 1.032  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.299      ;
; 1.032  ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.072      ; 1.299      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.230 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.017      ;
; 0.231 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.018      ;
; 0.400 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.424 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.073      ;
; 0.425 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.074      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.095      ;
; 0.449 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.451 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.100      ;
; 0.455 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.104      ;
; 0.459 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.108      ;
; 0.466 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.252      ;
; 0.468 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg3                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.118      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.385 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.545      ; 1.298      ;
; 0.654 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.393      ;
; 0.681 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.420      ;
; 0.686 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.972      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.977      ;
; 0.691 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.977      ;
; 0.692 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.978      ;
; 0.692 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.978      ;
; 0.692 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.979      ;
; 0.693 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.979      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.982      ;
; 0.697 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.983      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.995      ;
; 0.710 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.712 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.999      ;
; 0.715 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.001      ;
; 0.715 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.001      ;
; 0.740 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.007      ;
; 0.776 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.515      ;
; 0.803 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.542      ;
; 0.822 ; ButtonProc:UBut|GATE1                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 1.175      ;
; 0.898 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.637      ;
; 0.925 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.664      ;
; 1.006 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.293      ;
; 1.007 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.294      ;
; 1.007 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.293      ;
; 1.007 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.293      ;
; 1.007 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.293      ;
; 1.007 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.293      ;
; 1.007 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.294      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.009 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.295      ;
; 1.010 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.296      ;
; 1.010 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.297      ;
; 1.010 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.296      ;
; 1.010 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.296      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.737 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.170      ; 4.487      ;
; 1.847 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.199      ; 4.626      ;
; 1.873 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.199      ; 4.652      ;
; 1.902 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.087      ; 4.569      ;
; 1.941 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.075      ; 4.596      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.099      ; 4.650      ;
; 1.978 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.097      ; 4.655      ;
; 2.011 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.097      ; 4.688      ;
; 2.020 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.103      ; 4.703      ;
; 2.067 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.097      ; 4.744      ;
; 2.082 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.048      ; 4.710      ;
; 2.101 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.252      ; 4.933      ;
; 2.131 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.938      ; 4.649      ;
; 2.142 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.046      ; 4.768      ;
; 2.164 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.915      ; 4.659      ;
; 2.172 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.087      ; 4.839      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.937      ; 4.706      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.916      ; 4.687      ;
; 2.217 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.095      ; 4.892      ;
; 2.219 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.933      ; 4.732      ;
; 2.226 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.926      ; 4.732      ;
; 2.227 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.865      ; 4.672      ;
; 2.243 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.924      ; 4.747      ;
; 2.246 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.922      ; 4.748      ;
; 2.253 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.938      ; 4.771      ;
; 2.264 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.924      ; 4.768      ;
; 2.279 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.937      ; 4.796      ;
; 2.333 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.925      ; 4.838      ;
; 2.338 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.926      ; 4.844      ;
; 2.342 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.924      ; 4.846      ;
; 2.352 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.865      ; 4.797      ;
; 2.358 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.913      ; 4.851      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.218 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.061      ;
; 2.221 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.064      ;
; 2.227 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.070      ;
; 2.237 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.079      ;
; 2.241 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.083      ;
; 2.243 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.086      ;
; 2.245 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.087      ;
; 2.249 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.092      ;
; 2.251 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.093      ;
; 2.257 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.100      ;
; 2.258 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.100      ;
; 2.259 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.101      ;
; 2.263 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.105      ;
; 2.266 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.108      ;
; 2.266 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.109      ;
; 2.267 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.109      ;
; 2.269 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.111      ;
; 2.272 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.114      ;
; 2.275 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.116      ;
; 2.282 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.124      ;
; 2.283 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.125      ;
; 2.287 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.130      ;
; 2.288 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.130      ;
; 2.289 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.131      ;
; 2.289 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.131      ;
; 2.292 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.134      ;
; 2.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.135      ;
; 2.296 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.137      ;
; 2.297 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.141      ;
; 2.297 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.138      ;
; 2.299 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.141      ;
; 2.301 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.142      ;
; 2.302 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.144      ;
; 2.303 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.144      ;
; 2.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.155      ;
; 2.306 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.148      ;
; 2.307 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.149      ;
; 2.307 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.147      ;
; 2.311 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.161      ;
; 2.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.155      ;
; 2.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.163      ;
; 2.314 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.164      ;
; 2.318 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.168      ;
; 2.320 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.159      ;
; 2.321 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.162      ;
; 2.322 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.164      ;
; 2.322 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.172      ;
; 2.322 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.164      ;
; 2.322 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.160      ;
; 2.323 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.173      ;
; 2.324 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.166      ;
; 2.325 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.167      ;
; 2.326 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.166      ;
; 2.326 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.165      ;
; 2.327 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.166      ;
; 2.327 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.165      ;
; 2.328 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.166      ;
; 2.331 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.181      ;
; 2.332 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.182      ;
; 2.332 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.174      ;
; 2.335 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.177      ;
; 2.340 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.174      ;
; 2.341 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.180      ;
; 2.341 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.179      ;
; 2.343 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.185      ;
; 2.345 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.195      ;
; 2.346 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.187      ;
; 2.346 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.185      ;
; 2.347 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.188      ;
; 2.347 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.186      ;
; 2.347 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.186      ;
; 2.350 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.192      ;
; 2.352 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.202      ;
; 2.353 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.191      ;
; 2.353 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.192      ;
; 2.354 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.193      ;
; 2.354 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.192      ;
; 2.355 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.197      ;
; 2.355 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.205      ;
; 2.355 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.194      ;
; 2.357 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.196      ;
; 2.358 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.197      ;
; 2.362 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.201      ;
; 2.366 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.204      ;
; 2.371 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.210      ;
; 2.378 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.228      ;
; 2.378 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.228      ;
; 2.379 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.229      ;
; 2.384 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.218      ;
; 2.385 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.219      ;
; 2.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.247      ;
; 2.400 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.239      ;
; 2.451 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.294      ;
; 2.454 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.296      ;
; 2.480 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.323      ;
; 2.494 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.336      ;
; 2.513 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.356      ;
; 2.518 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.368      ;
; 2.520 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.362      ;
; 2.520 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.370      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.638     ; 2.631      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.638     ; 2.631      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.638     ; 2.631      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.629      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.629      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.642     ; 2.627      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.642     ; 2.627      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.629      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.629      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.641     ; 2.628      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.641     ; 2.628      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.629      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.642     ; 2.627      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.641     ; 2.628      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.641     ; 2.628      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[1]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[0]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.612     ; 2.657      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.656      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.629      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.637     ; 2.632      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.639     ; 2.629      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.639     ; 2.629      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.639     ; 2.629      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.639     ; 2.629      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.639     ; 2.629      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.639     ; 2.629      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.638     ; 2.630      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.608     ; 2.660      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.638     ; 2.630      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.613     ; 2.655      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.640     ; 2.628      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.638     ; 2.630      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.611     ; 2.657      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.659      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.049      ;
; 1.607 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.646      ; 2.468      ;
; 1.635 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.622      ; 2.472      ;
; 1.635 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.622      ; 2.472      ;
; 1.672 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.471      ;
; 1.679 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.475      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.342      ;
; 2.048 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.465      ;
; 2.048 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.465      ;
; 2.063 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 2.476      ;
; 2.081 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.488      ;
; 2.086 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.467      ;
; 2.087 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.486      ;
; 2.087 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.487      ;
; 2.087 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.487      ;
; 2.087 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.487      ;
; 2.087 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.493      ;
; 2.093 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.481      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.481      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.482      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.481      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.470      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.470      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.474      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.474      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.472      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.474      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.474      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.472      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.472      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.472      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.470      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.470      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.474      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.478      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.472      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.473      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.474      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.478      ;
; 2.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3.761 ; -775.963      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -1.947 ; -41.705       ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -1.722 ; -93.032       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -1.684 ; -41.716       ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.479  ; 0.000         ;
; C                                                ; 2.744  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -0.973 ; -1.737        ;
; C                                                ; -0.675 ; -1.082        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.155  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.179  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.760  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.148  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.359 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.696 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.363  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.370  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.234  ; 0.000         ;
; C                                                ; 9.434  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.769 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.761 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.810     ; 2.263      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.763     ; 2.286      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.281      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
; -3.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.759     ; 2.267      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.947 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.372      ; 2.961      ;
; -1.916 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.476      ; 2.685      ;
; -1.811 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.402      ; 2.606      ;
; -1.594 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.500      ; 2.853      ;
; -1.530 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.358      ; 2.873      ;
; -1.518 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.471      ; 2.679      ;
; -1.517 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.393      ; 2.658      ;
; -1.463 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.390      ; 2.825      ;
; -1.455 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.457      ; 2.729      ;
; -1.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.499      ; 2.745      ;
; -1.389 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.470      ; 2.681      ;
; -1.362 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.458      ; 2.635      ;
; -1.361 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.394      ; 2.734      ;
; -1.359 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.395      ; 2.733      ;
; -1.347 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.476      ; 2.741      ;
; -1.344 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.477      ; 2.739      ;
; -1.335 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.504      ; 2.671      ;
; -1.334 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.470      ; 2.703      ;
; -1.329 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.474      ; 2.701      ;
; -1.315 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.394      ; 2.682      ;
; -1.292 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.453      ; 2.657      ;
; -1.282 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.467      ; 2.647      ;
; -1.276 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.469      ; 2.649      ;
; -1.249 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.404      ; 2.625      ;
; -1.228 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.477      ; 2.623      ;
; -1.211 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.470      ; 2.593      ;
; -1.168 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.469      ; 2.622      ;
; -1.132 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.538      ; 2.691      ;
; -1.131 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.400      ; 2.598      ;
; -1.098 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.521      ; 2.639      ;
; 0.865  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.186      ; 0.300      ;
; 0.977  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.404      ; 0.300      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.722 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.772     ; 0.377      ;
; -1.714 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.823     ; 0.318      ;
; -1.700 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.895     ; 0.232      ;
; -1.687 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.729     ; 0.385      ;
; -1.654 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.830     ; 0.251      ;
; -1.650 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.772     ; 0.305      ;
; -1.648 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.667     ; 0.408      ;
; -1.636 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.747     ; 0.316      ;
; -1.635 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.743     ; 0.319      ;
; -1.631 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.741     ; 0.317      ;
; -1.629 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.801     ; 0.255      ;
; -1.627 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.743     ; 0.311      ;
; -1.627 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.742     ; 0.312      ;
; -1.623 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.743     ; 0.307      ;
; -1.622 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.731     ; 0.318      ;
; -1.606 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.652     ; 0.381      ;
; -1.594 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.768     ; 0.253      ;
; -1.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.744     ; 0.252      ;
; -1.550 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.730     ; 0.247      ;
; -1.546 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.667     ; 0.306      ;
; -1.540 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.663     ; 0.304      ;
; -1.537 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.725     ; 0.239      ;
; -1.536 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.913     ; 0.050      ;
; -1.534 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.655     ; 0.306      ;
; -1.474 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.851     ; 0.050      ;
; -1.474 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.851     ; 0.050      ;
; -1.474 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.851     ; 0.050      ;
; -1.473 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.850     ; 0.050      ;
; -1.467 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.844     ; 0.050      ;
; -1.467 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.844     ; 0.050      ;
; -1.451 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.828     ; 0.050      ;
; -1.448 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.825     ; 0.050      ;
; -1.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.804     ; 0.050      ;
; -1.407 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.784     ; 0.050      ;
; -1.407 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.784     ; 0.050      ;
; -1.406 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.783     ; 0.050      ;
; -1.406 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.783     ; 0.050      ;
; -1.402 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.779     ; 0.050      ;
; -1.394 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.771     ; 0.050      ;
; -1.394 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.771     ; 0.050      ;
; -1.393 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.770     ; 0.050      ;
; -1.392 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.769     ; 0.050      ;
; -1.391 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.768     ; 0.050      ;
; -1.383 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.760     ; 0.050      ;
; -1.374 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.751     ; 0.050      ;
; -1.374 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.751     ; 0.050      ;
; -1.372 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.749     ; 0.050      ;
; -1.372 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.749     ; 0.050      ;
; -1.367 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.744     ; 0.050      ;
; -1.366 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.743     ; 0.050      ;
; -1.303 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.680     ; 0.050      ;
; -1.299 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.676     ; 0.050      ;
; -1.288 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.665     ; 0.050      ;
; -1.288 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.665     ; 0.050      ;
; -1.287 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.664     ; 0.050      ;
; -1.287 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.664     ; 0.050      ;
; -1.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.662     ; 0.050      ;
; -1.257 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.634     ; 0.050      ;
; -1.226 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.603     ; 0.050      ;
; -1.225 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.602     ; 0.050      ;
; -1.224 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.601     ; 0.050      ;
; -1.222 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.599     ; 0.050      ;
; -1.193 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.570     ; 0.050      ;
; -1.076 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.453     ; 0.050      ;
; 2.313  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.581      ;
; 2.315  ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.579      ;
; 2.315  ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.585      ;
; 2.325  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.569      ;
; 2.327  ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.573      ;
; 2.351  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.543      ;
; 2.353  ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.547      ;
; 2.364  ; UARTPROC:uartpr|ATTACK_TIME[10]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.535      ;
; 2.366  ; UARTPROC:uartpr|ATTACK_TIME[27]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.528      ;
; 2.367  ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.535      ;
; 2.375  ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 2.528      ;
; 2.379  ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.523      ;
; 2.391  ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.503      ;
; 2.392  ; UARTPROC:uartpr|RELEASE_TIME[24]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.508      ;
; 2.393  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.501      ;
; 2.403  ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.491      ;
; 2.404  ; UARTPROC:uartpr|RELEASE_TIME[24]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.496      ;
; 2.405  ; UARTPROC:uartpr|RELEASE_TIME[28]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.497      ;
; 2.412  ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 2.479      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.428  ; UARTPROC:uartpr|RELEASE_TIME[26]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.096      ; 2.655      ;
; 2.429  ; UARTPROC:uartpr|RELEASE_TIME[27]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.093     ; 2.465      ;
; 2.430  ; UARTPROC:uartpr|RELEASE_TIME[24]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.470      ;
; 2.430  ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.102      ; 2.659      ;
; 2.430  ; UARTPROC:uartpr|RELEASE_TIME[25]             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.102      ; 2.659      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.684 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.573      ; 2.794      ;
; -1.482 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.573      ; 2.780      ;
; -1.451 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.571      ; 2.861      ;
; -1.441 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.494      ; 2.835      ;
; -1.395 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.501      ; 2.874      ;
; -1.375 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.503      ; 2.856      ;
; -1.363 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.471      ; 2.795      ;
; -1.359 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.546      ; 2.803      ;
; -1.348 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.503      ; 2.830      ;
; -1.337 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.566      ; 2.821      ;
; -1.320 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.496      ; 2.716      ;
; -1.315 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.632      ; 2.708      ;
; -1.303 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.502      ; 2.783      ;
; -1.301 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.508      ; 2.788      ;
; -1.291 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.548      ; 2.757      ;
; -1.281 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.501      ; 2.742      ;
; -1.272 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.641      ; 2.933      ;
; -1.271 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.504      ; 2.754      ;
; -1.264 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.500      ; 2.743      ;
; -1.263 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.509      ; 2.752      ;
; -1.260 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.509      ; 2.842      ;
; -1.254 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.574      ; 2.745      ;
; -1.250 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.614      ; 2.617      ;
; -1.239 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.573      ; 2.730      ;
; -1.231 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.578      ; 2.728      ;
; -1.230 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.508      ; 2.716      ;
; -1.229 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.468      ; 2.682      ;
; -1.199 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.496      ; 2.673      ;
; -1.198 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.560      ; 2.657      ;
; -1.180 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.567      ; 2.665      ;
; -1.169 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.505      ; 2.747      ;
; -1.161 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.616      ; 2.714      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.479 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.822      ;
; 0.480 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.821      ;
; 0.489 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.818      ;
; 0.490 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.817      ;
; 0.494 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.813      ;
; 0.503 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.804      ;
; 0.504 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.803      ;
; 0.504 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.797      ;
; 0.504 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.796      ;
; 0.508 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.799      ;
; 0.508 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.792      ;
; 0.509 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.795      ;
; 0.510 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.791      ;
; 0.512 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.792      ;
; 0.512 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.792      ;
; 0.517 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.784      ;
; 0.517 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.788      ;
; 0.518 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.783      ;
; 0.518 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.784      ;
; 0.519 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.788      ;
; 0.519 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.788      ;
; 0.520 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.784      ;
; 0.524 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.143     ; 0.782      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.779      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.779      ;
; 0.525 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.778      ;
; 0.526 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.777      ;
; 0.527 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.780      ;
; 0.527 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.775      ;
; 0.528 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.776      ;
; 0.529 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.775      ;
; 0.531 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.772      ;
; 0.531 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.769      ;
; 0.532 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.772      ;
; 0.534 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.770      ;
; 0.537 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.770      ;
; 0.544 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.763      ;
; 0.544 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.759      ;
; 0.545 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.759      ;
; 0.547 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.755      ;
; 0.552 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.750      ;
; 0.553 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.754      ;
; 0.559 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.745      ;
; 0.563 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.741      ;
; 0.565 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.742      ;
; 0.567 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.740      ;
; 0.567 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.738      ;
; 0.570 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.737      ;
; 0.588 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.717      ;
; 0.593 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.711      ;
; 0.604 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.701      ;
; 0.608 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.696      ;
; 0.632 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.669      ;
; 0.637 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.670      ;
; 0.642 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.665      ;
; 0.643 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.664      ;
; 0.644 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.663      ;
; 0.646 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.655      ;
; 0.649 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.652      ;
; 0.652 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.648      ;
; 0.653 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.648      ;
; 0.654 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.648      ;
; 0.655 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.652      ;
; 0.656 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.651      ;
; 0.656 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.645      ;
; 0.659 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.642      ;
; 0.659 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.641      ;
; 0.659 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.641      ;
; 0.661 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.641      ;
; 0.662 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.640      ;
; 0.663 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.644      ;
; 0.663 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.639      ;
; 0.664 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.637      ;
; 0.664 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.636      ;
; 0.666 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.636      ;
; 0.667 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.640      ;
; 0.668 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.636      ;
; 0.668 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.639      ;
; 0.668 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.634      ;
; 0.670 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.634      ;
; 0.670 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.631      ;
; 0.672 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.631      ;
; 0.672 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.631      ;
; 0.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.628      ;
; 0.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.627      ;
; 0.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.627      ;
; 0.675 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.632      ;
; 0.675 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.629      ;
; 0.675 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.632      ;
; 0.676 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.631      ;
; 0.676 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.624      ;
; 0.677 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.625      ;
; 0.678 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.623      ;
; 0.679 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.622      ;
; 0.679 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 0.623      ;
; 0.680 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.624      ;
; 0.681 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.626      ;
; 0.682 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.622      ;
; 0.683 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.624      ;
; 0.683 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.624      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 2.744 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.225      ;
; 2.753 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.216      ;
; 2.760 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.212      ;
; 2.779 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.190      ;
; 2.791 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.178      ;
; 2.802 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.168      ;
; 2.804 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.168      ;
; 2.805 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.167      ;
; 2.805 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.165      ;
; 2.825 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.145      ;
; 2.832 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.138      ;
; 2.836 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.133      ;
; 2.842 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.130      ;
; 2.847 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.122      ;
; 2.848 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.122      ;
; 2.849 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.124      ;
; 2.856 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.114      ;
; 2.856 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.114      ;
; 2.861 ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.112      ;
; 2.865 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.105      ;
; 2.868 ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.103      ;
; 2.872 ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.101      ;
; 2.873 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.097      ;
; 2.875 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.094      ;
; 2.876 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.097      ;
; 2.876 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.094      ;
; 2.877 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.094      ;
; 2.878 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.091      ;
; 2.880 ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.093      ;
; 2.880 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.092      ;
; 2.881 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.088      ;
; 2.884 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.086      ;
; 2.884 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.086      ;
; 2.886 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.085      ;
; 2.887 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.083      ;
; 2.887 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.083      ;
; 2.888 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.081      ;
; 2.888 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.082      ;
; 2.891 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.079      ;
; 2.891 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.079      ;
; 2.891 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.081      ;
; 2.892 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.080      ;
; 2.893 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.078      ;
; 2.894 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.076      ;
; 2.899 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.073      ;
; 2.900 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.069      ;
; 2.900 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.070      ;
; 2.901 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.068      ;
; 2.903 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.066      ;
; 2.904 ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.066      ;
; 2.906 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.066      ;
; 2.909 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.060      ;
; 2.911 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.058      ;
; 2.912 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.059      ;
; 2.914 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.056      ;
; 2.915 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.057      ;
; 2.915 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.055      ;
; 2.917 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.052      ;
; 2.919 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.050      ;
; 2.920 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.049      ;
; 2.920 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.051      ;
; 2.921 ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.052      ;
; 2.921 ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.049      ;
; 2.922 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.047      ;
; 2.923 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.049      ;
; 2.923 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.047      ;
; 2.924 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.047      ;
; 2.924 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.046      ;
; 2.926 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.052      ;
; 2.928 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.041      ;
; 2.931 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.037      ;
; 2.931 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.038      ;
; 2.932 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.038      ;
; 2.932 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.037      ;
; 2.932 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.037      ;
; 2.932 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.041      ;
; 2.934 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.036      ;
; 2.935 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.035      ;
; 2.935 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.035      ;
; 2.936 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.034      ;
; 2.938 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.067      ; 3.036      ;
; 2.938 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.032      ;
; 2.938 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.032      ;
; 2.939 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.030      ;
; 2.939 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.030      ;
; 2.940 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.030      ;
; 2.940 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.032      ;
; 2.942 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.028      ;
; 2.942 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.027      ;
; 2.942 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.028      ;
; 2.943 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.027      ;
; 2.943 ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.027      ;
; 2.944 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.025      ;
; 2.945 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.025      ;
; 2.945 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.025      ;
; 2.945 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.025      ;
; 2.946 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.023      ;
; 2.946 ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.024      ;
; 2.948 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.021      ;
; 2.948 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.021      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.973 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.669      ; 0.276      ;
; -0.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.460      ; 0.276      ;
; 0.837  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.806      ; 2.223      ;
; 0.879  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.737      ; 2.196      ;
; 0.883  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.823      ; 2.286      ;
; 0.887  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.796      ; 2.263      ;
; 0.913  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.736      ; 2.229      ;
; 0.916  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.738      ; 2.234      ;
; 0.926  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.746      ; 2.252      ;
; 0.927  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.744      ; 2.251      ;
; 0.928  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.738      ; 2.246      ;
; 0.935  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.720      ; 2.235      ;
; 0.943  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.738      ; 2.261      ;
; 0.947  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.738      ; 2.265      ;
; 0.947  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.726      ; 2.253      ;
; 0.955  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.665      ; 2.200      ;
; 0.969  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.739      ; 2.288      ;
; 0.971  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.772      ; 2.323      ;
; 0.980  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.669      ; 2.229      ;
; 0.981  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.667      ; 2.228      ;
; 0.982  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.742      ; 2.304      ;
; 0.986  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.746      ; 2.312      ;
; 1.003  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.744      ; 2.327      ;
; 1.004  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.657      ; 2.241      ;
; 1.010  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.725      ; 2.315      ;
; 1.027  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.659      ; 2.266      ;
; 1.052  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.772      ; 2.404      ;
; 1.059  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.659      ; 2.298      ;
; 1.061  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.660      ; 2.301      ;
; 1.162  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.655      ; 2.397      ;
; 1.211  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.622      ; 2.413      ;
; 1.249  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.636      ; 2.465      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                                    ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.675 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 0.802      ;
; -0.477 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.000      ;
; -0.281 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.196      ;
; -0.143 ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.334      ;
; -0.056 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.421      ;
; -0.040 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.437      ;
; -0.017 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.460      ;
; -0.013 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.464      ;
; 0.046  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.523      ;
; 0.048  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.525      ;
; 0.069  ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 1.545      ;
; 0.072  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.549      ;
; 0.078  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.316      ; 1.558      ;
; 0.084  ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.561      ;
; 0.092  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.569      ;
; 0.094  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.572      ;
; 0.097  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.574      ;
; 0.098  ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.307      ; 1.569      ;
; 0.100  ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.316      ; 1.580      ;
; 0.112  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.315      ; 1.591      ;
; 0.116  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.593      ;
; 0.124  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.316      ; 1.604      ;
; 0.131  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.608      ;
; 0.136  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.613      ;
; 0.139  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.616      ;
; 0.142  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.619      ;
; 0.147  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.624      ;
; 0.148  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.625      ;
; 0.152  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.629      ;
; 0.159  ; ButtonProc:UBut|FREQ1[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.637      ;
; 0.160  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.637      ;
; 0.161  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.638      ;
; 0.163  ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.315      ; 1.642      ;
; 0.169  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.646      ;
; 0.175  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.652      ;
; 0.178  ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.655      ;
; 0.181  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.316      ; 1.661      ;
; 0.181  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.658      ;
; 0.185  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.662      ;
; 0.187  ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.320      ; 1.679      ;
; 0.195  ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 1.671      ;
; 0.197  ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.317      ;
; 0.198  ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.318      ;
; 0.199  ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.319      ;
; 0.199  ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.319      ;
; 0.200  ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 1.676      ;
; 0.200  ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.320      ;
; 0.204  ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.325      ;
; 0.207  ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.684      ;
; 0.212  ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.689      ;
; 0.214  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.691      ;
; 0.214  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.334      ;
; 0.215  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.692      ;
; 0.216  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.036      ; 0.336      ;
; 0.218  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.338      ;
; 0.224  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.315      ; 1.703      ;
; 0.232  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.709      ;
; 0.233  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.710      ;
; 0.244  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.721      ;
; 0.246  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.723      ;
; 0.250  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.728      ;
; 0.254  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.731      ;
; 0.265  ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.036      ; 0.385      ;
; 0.269  ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.036      ; 0.389      ;
; 0.269  ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.036      ; 0.389      ;
; 0.270  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.747      ;
; 0.270  ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.390      ;
; 0.271  ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.391      ;
; 0.273  ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.036      ; 0.393      ;
; 0.274  ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.036      ; 0.394      ;
; 0.276  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.316      ; 1.756      ;
; 0.279  ; ButtonProc:UBut|FREQ1[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.756      ;
; 0.283  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.760      ;
; 0.285  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.762      ;
; 0.286  ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.763      ;
; 0.288  ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.765      ;
; 0.290  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.767      ;
; 0.293  ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.771      ;
; 0.295  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 1.772      ;
; 0.297  ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.036      ; 0.420      ;
; 0.302  ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.423      ;
; 0.302  ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.423      ;
; 0.303  ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.310  ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.431      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.155 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.418      ;
; 0.157 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.420      ;
; 0.160 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.163 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.174 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.178 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~portb_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.509      ;
; 0.179 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.508      ;
; 0.180 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg3                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[4]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.179 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.252 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.574      ;
; 0.295 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.436      ;
; 0.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.438      ;
; 0.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.637      ;
; 0.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.640      ;
; 0.341 ; ButtonProc:UBut|GATE1                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.519      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.703      ;
; 0.385 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.706      ;
; 0.425 ; ButtonProc:UBut|GATE2                                  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.603      ;
; 0.444 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.769      ;
; 0.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.760 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.891      ; 2.231      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.907      ; 2.290      ;
; 0.806 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.909      ; 2.295      ;
; 0.839 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.846      ; 2.265      ;
; 0.856 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.840      ; 2.276      ;
; 0.868 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.832      ; 2.280      ;
; 0.881 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.851      ; 2.312      ;
; 0.903 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.820      ; 2.303      ;
; 0.916 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.847      ; 2.343      ;
; 0.927 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.846      ; 2.353      ;
; 0.927 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.846      ; 2.353      ;
; 0.934 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.766      ; 2.280      ;
; 0.940 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.766      ; 2.286      ;
; 0.948 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.774      ; 2.302      ;
; 0.955 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.839      ; 2.374      ;
; 0.956 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.775      ; 2.311      ;
; 0.956 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.779      ; 2.315      ;
; 0.965 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.780      ; 2.325      ;
; 0.967 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.931      ; 2.478      ;
; 0.979 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.818      ; 2.377      ;
; 0.983 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.770      ; 2.333      ;
; 0.987 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.737      ; 2.304      ;
; 0.990 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.770      ; 2.340      ;
; 0.997 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.845      ; 2.422      ;
; 1.004 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.779      ; 2.363      ;
; 1.009 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.772      ; 2.361      ;
; 1.016 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.780      ; 2.376      ;
; 1.044 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.764      ; 2.388      ;
; 1.048 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.740      ; 2.368      ;
; 1.058 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.773      ; 2.411      ;
; 1.059 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.772      ; 2.411      ;
; 1.070 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.770      ; 2.420      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.148 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.466      ;
; 1.151 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.469      ;
; 1.151 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.469      ;
; 1.162 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.480      ;
; 1.164 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.482      ;
; 1.164 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.481      ;
; 1.165 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.482      ;
; 1.166 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.484      ;
; 1.169 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.487      ;
; 1.170 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.487      ;
; 1.170 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.487      ;
; 1.171 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.488      ;
; 1.172 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.489      ;
; 1.172 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.489      ;
; 1.175 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.492      ;
; 1.175 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.491      ;
; 1.177 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.494      ;
; 1.178 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.495      ;
; 1.180 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.497      ;
; 1.180 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.497      ;
; 1.180 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.497      ;
; 1.182 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.500      ;
; 1.183 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.500      ;
; 1.184 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.501      ;
; 1.185 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.502      ;
; 1.186 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.503      ;
; 1.187 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.503      ;
; 1.187 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.503      ;
; 1.188 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.505      ;
; 1.189 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.506      ;
; 1.189 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.505      ;
; 1.191 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.510      ;
; 1.191 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.508      ;
; 1.191 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.508      ;
; 1.192 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.508      ;
; 1.193 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.510      ;
; 1.194 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.511      ;
; 1.195 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.512      ;
; 1.196 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.516      ;
; 1.197 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.514      ;
; 1.197 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.513      ;
; 1.198 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.518      ;
; 1.198 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.515      ;
; 1.199 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.516      ;
; 1.200 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.517      ;
; 1.201 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.516      ;
; 1.202 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.522      ;
; 1.203 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.523      ;
; 1.204 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.521      ;
; 1.205 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.522      ;
; 1.205 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.525      ;
; 1.206 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.526      ;
; 1.206 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.522      ;
; 1.207 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.521      ;
; 1.207 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.520      ;
; 1.208 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.522      ;
; 1.208 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.525      ;
; 1.208 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.522      ;
; 1.208 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.524      ;
; 1.209 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.529      ;
; 1.209 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.524      ;
; 1.210 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.523      ;
; 1.211 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.528      ;
; 1.212 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.525      ;
; 1.212 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.527      ;
; 1.213 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.533      ;
; 1.213 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.528      ;
; 1.214 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.534      ;
; 1.214 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.528      ;
; 1.215 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.530      ;
; 1.216 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.533      ;
; 1.218 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.538      ;
; 1.218 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.532      ;
; 1.218 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.531      ;
; 1.219 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.534      ;
; 1.219 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.534      ;
; 1.220 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.540      ;
; 1.220 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.534      ;
; 1.220 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.533      ;
; 1.220 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.533      ;
; 1.221 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.541      ;
; 1.222 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.536      ;
; 1.222 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.537      ;
; 1.224 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.538      ;
; 1.228 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.541      ;
; 1.230 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.544      ;
; 1.232 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.546      ;
; 1.233 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.553      ;
; 1.233 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.553      ;
; 1.234 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.554      ;
; 1.235 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.555      ;
; 1.240 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.554      ;
; 1.275 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.592      ;
; 1.276 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.594      ;
; 1.285 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.602      ;
; 1.287 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.605      ;
; 1.303 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.623      ;
; 1.303 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.623      ;
; 1.308 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.625      ;
; 1.308 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.628      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.351      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.351      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.351      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.351      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.351      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.352      ;
; 3.359 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.286     ; 1.341      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.288     ; 1.339      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.288     ; 1.339      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.297     ; 1.330      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.286     ; 1.341      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.297     ; 1.330      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.297     ; 1.330      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.286     ; 1.341      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.286     ; 1.341      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.285     ; 1.342      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.285     ; 1.342      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.287     ; 1.340      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.286     ; 1.341      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.286     ; 1.341      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.297     ; 1.330      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.297     ; 1.330      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.297     ; 1.330      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.296     ; 1.331      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.279     ; 1.348      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.279     ; 1.348      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.292     ; 1.335      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.292     ; 1.335      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.279     ; 1.348      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.274     ; 1.353      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.292     ; 1.335      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.273     ; 1.354      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.276     ; 1.351      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.273     ; 1.354      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.279     ; 1.348      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.277     ; 1.350      ;
; 3.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.275     ; 1.352      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.696 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.988      ;
; 0.830 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.216      ;
; 0.834 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.220      ;
; 0.834 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.220      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.843 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.143      ;
; 0.847 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.221      ;
; 0.849 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.223      ;
; 1.018 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.222      ;
; 1.022 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.216      ;
; 1.022 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.216      ;
; 1.029 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.229      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.227      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.228      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.228      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.228      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.235      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.221      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.223      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.229      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[10]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.223      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.225      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.218      ;
; 1.032 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.226      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 116
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.347 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.487    ; -2.159 ; 1.393    ; 0.696   ; -1.701              ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.455    ; 0.760  ; N/A      ; N/A     ; 0.239               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.988    ; -2.159 ; N/A      ; N/A     ; 0.274               ;
;  C                                                ; -0.276    ; -0.920 ; N/A      ; N/A     ; 9.434               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.487    ; 0.155  ; 1.393    ; 0.696   ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.492    ; 1.148  ; N/A      ; N/A     ; -1.701              ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.972    ; 0.179  ; N/A      ; N/A     ; 49.666              ;
; Design-wide TNS                                   ; -3702.454 ; -4.805 ; 0.0      ; 0.0     ; -20.412             ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -118.512  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -113.806  ; -3.807 ; N/A      ; N/A     ; 0.000               ;
;  C                                                ; -0.434    ; -1.082 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3205.214 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -17.284   ; 0.000  ; N/A      ; N/A     ; -20.412             ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -254.518  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; C                                                ; 1727     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1014     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 291236   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 229315   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7166     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8717     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; C                                                ; 1727     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1014     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 291236   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 229315   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7166     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8717     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 1448  ; 1448 ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUT_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUT_2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUT_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUT_2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 03 22:28:05 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[1]} {UPLL|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[2]} {UPLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Block1:BlockU1|ADSR:ADSR_inst|EN Block1:BlockU1|ADSR:ADSR_inst|EN
    Info (332105): create_clock -period 1.000 -name Block1:BlockU2|ADSR:ADSR_inst|EN Block1:BlockU2|ADSR:ADSR_inst|EN
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.487           -3205.214 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.877            -110.533 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -4.327            -114.471 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -3.972            -254.518 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.492             -17.284 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.276              -0.434 C 
Info (332146): Worst-case hold slack is -2.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.159              -3.807 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -0.920              -0.998 C 
    Info (332119):     0.338               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.436               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.755               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     2.534               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.393               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.625               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.373               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.382               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 C 
    Info (332119):    49.690               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.569           -2675.747 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.988            -113.806 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -4.455            -118.512 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -3.425            -200.838 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.121             -12.871 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.128              -0.137 C 
Info (332146): Worst-case hold slack is -1.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.753              -3.022 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -0.711              -0.711 C 
    Info (332119):     0.230               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.737               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     2.218               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.733               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.478               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.239               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.274               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.774               0.000 C 
    Info (332119):    49.666               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.761            -775.963 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.947             -41.705 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -1.722             -93.032 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.684             -41.716 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.479               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.744               0.000 C 
Info (332146): Worst-case hold slack is -0.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.973              -1.737 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -0.675              -1.082 C 
    Info (332119):     0.155               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.760               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     1.148               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 3.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.359               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.696               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.363               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.370               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.500               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.234               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.434               0.000 C 
    Info (332119):    49.769               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 116
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.347 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 677 megabytes
    Info: Processing ended: Fri May 03 22:28:12 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


