{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 08:56:39 2015 " "Info: Processing started: Wed Nov 18 08:56:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rng_rf -c rng_rf --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rng_rf -c rng_rf --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name4 " "Info: Assuming node \"pin_name4\" is an undefined clock" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name4 memory memory rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg0 rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[0\] 260.01 MHz Internal " "Info: Clock \"pin_name4\" Internal fmax is restricted to 260.01 MHz between source memory \"rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.894 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y35 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 24; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.894 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name4 destination 2.728 ns + Shortest memory " "Info: + Shortest clock path from clock \"pin_name4\" to destination memory is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name4 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'pin_name4'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns pin_name4~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'pin_name4~clkctrl'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { pin_name4 pin_name4~clkctrl } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.635 ns) 2.728 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[0\] 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(0.976 ns) + CELL(0.635 ns) = 2.728 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.611 ns" { pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.90 % ) " "Info: Total cell delay = 1.634 ns ( 59.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 40.10 % ) " "Info: Total interconnect delay = 1.094 ns ( 40.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name4 source 2.754 ns - Longest memory " "Info: - Longest clock path from clock \"pin_name4\" to source memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name4 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'pin_name4'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns pin_name4~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'pin_name4~clkctrl'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { pin_name4 pin_name4~clkctrl } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y35 24 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 24; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.637 ns" { pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.894 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[0] } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg2 color_add\[2\] pin_name4 3.869 ns memory " "Info: tsu for memory \"rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"color_add\[2\]\", clock pin = \"pin_name4\") is 3.869 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.588 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns color_add\[2\] 1 PIN PIN_G10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G10; Fanout = 1; PIN Node = 'color_add\[2\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[2] } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1768 -256 -88 -1752 "color_add\[2..0\]" "" } { -1776 -21 52 -1752 "color_add\[2..0\]" "" } { -1624 -23 50 -1600 "color_add\[2..0\]" "" } { -1472 -28 45 -1448 "color_add\[2..0\]" "" } { -1784 -94 -21 -1760 "color_add\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.616 ns) + CELL(0.142 ns) 6.588 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X26_Y35 24 " "Info: 2: + IC(5.616 ns) + CELL(0.142 ns) = 6.588 ns; Loc. = M4K_X26_Y35; Fanout = 24; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.758 ns" { color_add[2] rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 14.75 % ) " "Info: Total cell delay = 0.972 ns ( 14.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.616 ns ( 85.25 % ) " "Info: Total interconnect delay = 5.616 ns ( 85.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.588 ns" { color_add[2] rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.588 ns" { color_add[2] color_add[2]~combout rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 5.616ns } { 0.000ns 0.830ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name4 destination 2.754 ns - Shortest memory " "Info: - Shortest clock path from clock \"pin_name4\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name4 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'pin_name4'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns pin_name4~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'pin_name4~clkctrl'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { pin_name4 pin_name4~clkctrl } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X26_Y35 24 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 24; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.637 ns" { pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.588 ns" { color_add[2] rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.588 ns" { color_add[2] color_add[2]~combout rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 5.616ns } { 0.000ns 0.830ns 0.142ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name4 rgb\[3\] rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[3\] 9.238 ns memory " "Info: tco from clock \"pin_name4\" to destination pin \"rgb\[3\]\" through memory \"rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[3\]\" is 9.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name4 source 2.728 ns + Longest memory " "Info: + Longest clock path from clock \"pin_name4\" to source memory is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name4 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'pin_name4'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns pin_name4~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'pin_name4~clkctrl'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { pin_name4 pin_name4~clkctrl } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.635 ns) 2.728 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[3\] 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(0.976 ns) + CELL(0.635 ns) = 2.728 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.611 ns" { pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.90 % ) " "Info: Total cell delay = 1.634 ns ( 59.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 40.10 % ) " "Info: Total interconnect delay = 1.094 ns ( 40.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.301 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[3\] 1 MEM M4K_X26_Y35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.435 ns) + CELL(2.778 ns) 6.301 ns rgb\[3\] 2 PIN PIN_AC12 0 " "Info: 2: + IC(3.435 ns) + CELL(2.778 ns) = 6.301 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'rgb\[3\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.213 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] rgb[3] } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.866 ns ( 45.48 % ) " "Info: Total cell delay = 2.866 ns ( 45.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.435 ns ( 54.52 % ) " "Info: Total interconnect delay = 3.435 ns ( 54.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.301 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] rgb[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.301 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] rgb[3] } { 0.000ns 3.435ns } { 0.088ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.301 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] rgb[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.301 ns" { rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|q_a[3] rgb[3] } { 0.000ns 3.435ns } { 0.088ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg1 color_add\[1\] pin_name4 0.679 ns memory " "Info: th for memory \"rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"color_add\[1\]\", clock pin = \"pin_name4\") is 0.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name4 destination 2.754 ns + Longest memory " "Info: + Longest clock path from clock \"pin_name4\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name4 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'pin_name4'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns pin_name4~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'pin_name4~clkctrl'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { pin_name4 pin_name4~clkctrl } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y35 24 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 24; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.637 ns" { pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.309 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns color_add\[1\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'color_add\[1\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[1] } "NODE_NAME" } } { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1768 -256 -88 -1752 "color_add\[2..0\]" "" } { -1776 -21 52 -1752 "color_add\[2..0\]" "" } { -1624 -23 50 -1600 "color_add\[2..0\]" "" } { -1472 -28 45 -1448 "color_add\[2..0\]" "" } { -1784 -94 -21 -1760 "color_add\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.142 ns) 2.309 ns rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X26_Y35 24 " "Info: 2: + IC(1.188 ns) + CELL(0.142 ns) = 2.309 ns; Loc. = M4K_X26_Y35; Fanout = 24; MEM Node = 'rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.330 ns" { color_add[1] rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_kp61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_kp61.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 48.55 % ) " "Info: Total cell delay = 1.121 ns ( 48.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.188 ns ( 51.45 % ) " "Info: Total interconnect delay = 1.188 ns ( 51.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.309 ns" { color_add[1] rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.309 ns" { color_add[1] color_add[1]~combout rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 1.188ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { pin_name4 pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { pin_name4 pin_name4~combout pin_name4~clkctrl rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.309 ns" { color_add[1] rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "2.309 ns" { color_add[1] color_add[1]~combout rf_blue:inst|altsyncram:altsyncram_component|altsyncram_kp61:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 1.188ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Allocated 208 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 08:56:47 2015 " "Info: Processing ended: Wed Nov 18 08:56:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
