rc file Version 1.0

[Design]
COMPILE_PATH=/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=timeunit half_adder_test 
OPTION=-ssz -ssv -ssy -ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy -ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
