Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun May 31 19:03:23 2020
| Host         : ux305 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file double_dds_wrapper_timing_summary_routed.rpt -pb double_dds_wrapper_timing_summary_routed.pb -rpx double_dds_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : double_dds_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.255        0.000                      0                10942        0.058        0.000                      0                10942        1.845        0.000                       0                  5346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.255        0.000                      0                 2994        0.069        0.000                      0                 2994        2.000        0.000                       0                  2070  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.596        0.000                      0                   73        0.113        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.426        0.000                      0                 7046        0.058        0.000                      0                 7046        3.020        0.000                       0                  3192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  1.428        0.000                      0                   29        0.727        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               2.451        0.000                      0                  800        0.582        0.000                      0                  800  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.478ns (7.055%)  route 6.297ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.297    11.691    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[4]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.478ns (7.055%)  route 6.297ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.297    11.691    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.478ns (7.055%)  route 6.297ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.297    11.691    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[6]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.478ns (7.055%)  route 6.297ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.297    11.691    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[7]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 1.482ns (19.638%)  route 6.065ns (80.362%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.065    11.459    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/ref_rst_i
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.301    11.760 r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s[8]_i_3/O
                         net (fo=1, routed)           0.000    11.760    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s[8]_i_3_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.140 r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.140    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[8]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.463 r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.463    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]_i_1_n_6
    SLICE_X16Y35         FDRE                                         r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.495    12.407    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/ref_clk_i
    SLICE_X16Y35         FDRE                                         r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[13]/C
                         clock pessimism              0.263    12.671    
                         clock uncertainty           -0.035    12.635    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.109    12.744    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.378ns (18.515%)  route 6.065ns (81.485%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.065    11.459    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/ref_rst_i
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.301    11.760 r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s[8]_i_3/O
                         net (fo=1, routed)           0.000    11.760    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s[8]_i_3_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.140 r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.140    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[8]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.359 r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.359    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]_i_1_n_7
    SLICE_X16Y35         FDRE                                         r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.495    12.407    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/ref_clk_i
    SLICE_X16Y35         FDRE                                         r  double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]/C
                         clock pessimism              0.263    12.671    
                         clock uncertainty           -0.035    12.635    
    SLICE_X16Y35         FDRE (Setup_fdre_C_D)        0.109    12.744    double_dds_i/pwm_axi_1/U0/pwm_log_inst/pwm_cpt_inst/cpt_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.478ns (7.197%)  route 6.164ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.164    11.558    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[0]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y3          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.478ns (7.197%)  route 6.164ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.164    11.558    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y3          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.478ns (7.197%)  route 6.164ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.164    11.558    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y3          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.478ns (7.197%)  route 6.164ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         6.164    11.558    double_dds_i/dds3_offset/U0/add_constRealLogic/data_rst_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.507    12.419    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]/C
                         clock pessimism              0.263    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y3          FDRE (Setup_fdre_C_R)       -0.701    11.946    double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.091%)  route 0.278ns (62.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     1.785 r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[3]/Q
                         net (fo=2, routed)           0.278     2.063    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_i[3]
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_clk_i
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.995    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.593%)  route 0.168ns (54.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.563     1.618    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/data1_clk_i
    SLICE_X27Y5          FDRE                                         r  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141     1.759 r  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[6]/Q
                         net (fo=6, routed)           0.168     1.927    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/ADDRARDADDR[5]
    RAMB36_X1Y1          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.872     2.018    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB36_X1Y1          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.676    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.859    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.858%)  route 0.281ns (63.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y4          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.785 r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[5]/Q
                         net (fo=2, routed)           0.281     2.066    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_i[5]
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_clk_i
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.995    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.606%)  route 0.284ns (63.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y5          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.785 r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[8]/Q
                         net (fo=2, routed)           0.284     2.069    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_i[8]
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_clk_i
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.995    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.572%)  route 0.284ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     1.785 r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[2]/Q
                         net (fo=2, routed)           0.284     2.070    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_i[2]
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_clk_i
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.995    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.182%)  route 0.178ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/data1_clk_i
    SLICE_X7Y4           FDRE                                         r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.762 r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/Q
                         net (fo=4, routed)           0.178     1.940    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/Q[10]
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_clk_i
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
                         clock pessimism             -0.343     1.680    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.863    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.182%)  route 0.178ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/data1_clk_i
    SLICE_X7Y4           FDRE                                         r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.762 r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/Q
                         net (fo=4, routed)           0.178     1.940    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/Q[10]
    RAMB18_X0Y1          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB18_X0Y1          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKARDCLK
                         clock pessimism             -0.343     1.680    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.863    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.920%)  route 0.293ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.566     1.621    double_dds_i/dds3_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X10Y3          FDRE                                         r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     1.785 r  double_dds_i/dds3_offset/U0/add_constRealLogic/data_s_reg[1]/Q
                         net (fo=2, routed)           0.293     2.078    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_i[1]
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.876     2.022    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/data1_clk_i
    RAMB18_X0Y0          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.995    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.719%)  route 0.318ns (69.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.587     1.642    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X39Y12         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[12]/Q
                         net (fo=2, routed)           0.318     2.101    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[12]
    RAMB36_X2Y1          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.873     2.019    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X2Y1          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.696    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.992    double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.562     1.617    double_dds_i/dds_ampl1/U0/conf_sync/ref_clk_i
    SLICE_X13Y14         FDRE                                         r  double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.814    double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect[0]_0[4]
    SLICE_X13Y14         FDRE                                         r  double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.829     1.975    double_dds_i/dds_ampl1/U0/conf_sync/ref_clk_i
    SLICE_X13Y14         FDRE                                         r  double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[1][4]/C
                         clock pessimism             -0.358     1.617    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.076     1.693    double_dds_i/dds_ampl1/U0/conf_sync/flipflops_vect_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phys_interface_0_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         8.000       3.725      DSP48_X0Y4      double_dds_i/mixer_sin_4/U0/data_s/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         8.000       3.725      DSP48_X0Y8      double_dds_i/mixer_sin_3/U0/data_s/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y1     double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y2     double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y3     double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7     double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7     double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y0     double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y35    double_dds_i/mixer_sin_2/U0/redim_inst/data_en_out_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y35    double_dds_i/mixer_sin_2/U0/redim_inst/data_out_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y7     double_dds_i/mixer_sin_4/U0/redim_inst/data_out_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y15    double_dds_i/pwm_axi_0/U0/sync_enable/flipflops_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y15    double_dds_i/pwm_axi_0/U0/sync_enable/flipflops_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y15    double_dds_i/pwm_axi_0/U0/sync_enable/flipflops_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y13    double_dds_i/pwm_axi_0/U0/sync_period/flipflops_vect_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y14    double_dds_i/pwm_axi_0/U0/sync_period/flipflops_vect_reg[0][10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_3/U0/data2_in_en_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_4/U0/data2_in_s_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_4/U0/data2_in_s_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_4/U0/data2_in_s_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_4/U0/data2_in_s_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_4/U0/data2_in_s_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y6     double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     double_dds_i/mixer_sin_4/U0/data2_in_s_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.456ns (18.660%)  route 1.988ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.988     7.348    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y80         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.826%)  route 1.966ns (81.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.966     7.326    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y86         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.456ns (18.813%)  route 1.968ns (81.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.968     7.328    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y92         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.830%)  route 1.966ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.966     7.326    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y91         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.065%)  route 1.936ns (80.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.936     7.296    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y81         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.935     7.295    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y82         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.067%)  route 1.936ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.936     7.296    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y64         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.121%)  route 1.929ns (80.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.929     7.289    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y69         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.456ns (19.193%)  route 1.920ns (80.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.920     7.280    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y66         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.456ns (19.196%)  route 1.919ns (80.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.919     7.280    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y85         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.814%)  route 0.477ns (77.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          0.477     2.263    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y57         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.226ns (35.281%)  route 0.415ns (64.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X35Y42         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     1.745 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[8]/Q
                         net (fo=1, routed)           0.415     2.160    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[8]
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.098     2.258 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.258    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[8]
    SLICE_X38Y54         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y54         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[8]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.121     2.035    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.226ns (33.748%)  route 0.444ns (66.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X31Y42         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     1.745 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.444     2.189    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[9]
    SLICE_X36Y52         LUT1 (Prop_lut1_I0_O)        0.098     2.287 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.287    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[9]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y52         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.092     2.007    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.601%)  route 0.660ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          0.660     2.446    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y70         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.659%)  route 0.539ns (74.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X35Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.539     2.298    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[11]
    SLICE_X38Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.343 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.343    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[11]
    SLICE_X38Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[11]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.121     2.034    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X31Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[10]/Q
                         net (fo=1, routed)           0.567     2.327    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[10]
    SLICE_X38Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.372 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.372    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[10]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.120     2.033    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X31Y42         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/Q
                         net (fo=1, routed)           0.545     2.304    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[11]
    SLICE_X36Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.349 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.349    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y52         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.091     2.006    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.226ns (29.534%)  route 0.539ns (70.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X35Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.746 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.539     2.285    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[7]
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.098     2.383 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.383    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[7]
    SLICE_X38Y54         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y54         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.121     2.035    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.268%)  route 0.550ns (74.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X31Y42         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/Q
                         net (fo=1, routed)           0.550     2.308    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[5]
    SLICE_X36Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.353 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.353    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y62         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
                         clock pessimism             -0.090     1.910    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.092     2.002    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.227ns (29.274%)  route 0.548ns (70.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X35Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.746 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.548     2.295    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[6]
    SLICE_X38Y57         LUT1 (Prop_lut1_I0_O)        0.099     2.394 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.394    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[6]
    SLICE_X38Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.121     2.034    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y54    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y54    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y57    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y70    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y54    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 2.080ns (29.595%)  route 4.948ns (70.405%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 f  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.681     8.756    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.880 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_l_s[31]_i_1/O
                         net (fo=32, routed)          1.221    10.101    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/E[0]
    SLICE_X32Y7          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.499    10.691    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X32Y7          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]/C
                         clock pessimism              0.130    10.821    
                         clock uncertainty           -0.125    10.696    
    SLICE_X32Y7          FDCE (Setup_fdce_C_CE)      -0.169    10.527    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 2.080ns (29.595%)  route 4.948ns (70.405%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 f  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.681     8.756    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.880 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_l_s[31]_i_1/O
                         net (fo=32, routed)          1.221    10.101    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/E[0]
    SLICE_X32Y7          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.499    10.691    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X32Y7          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[3]/C
                         clock pessimism              0.130    10.821    
                         clock uncertainty           -0.125    10.696    
    SLICE_X32Y7          FDCE (Setup_fdce_C_CE)      -0.169    10.527    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 2.080ns (29.800%)  route 4.900ns (70.200%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 f  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.681     8.756    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.880 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_l_s[31]_i_1/O
                         net (fo=32, routed)          1.172    10.053    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/E[0]
    SLICE_X32Y11         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.497    10.689    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X32Y11         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X32Y11         FDCE (Setup_fdce_C_CE)      -0.169    10.525    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.080ns (29.770%)  route 4.907ns (70.230%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.428     8.503    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_s[63]_i_1/O
                         net (fo=64, routed)          1.433    10.060    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]_0[0]
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.571    10.763    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]/C
                         clock pessimism              0.130    10.893    
                         clock uncertainty           -0.125    10.768    
    SLICE_X37Y12         FDCE (Setup_fdce_C_CE)      -0.205    10.563    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.080ns (29.770%)  route 4.907ns (70.230%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.428     8.503    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_s[63]_i_1/O
                         net (fo=64, routed)          1.433    10.060    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]_0[0]
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.571    10.763    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]/C
                         clock pessimism              0.130    10.893    
                         clock uncertainty           -0.125    10.768    
    SLICE_X37Y12         FDCE (Setup_fdce_C_CE)      -0.205    10.563    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[44]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.080ns (29.770%)  route 4.907ns (70.230%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.428     8.503    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_s[63]_i_1/O
                         net (fo=64, routed)          1.433    10.060    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]_0[0]
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.571    10.763    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[44]/C
                         clock pessimism              0.130    10.893    
                         clock uncertainty           -0.125    10.768    
    SLICE_X37Y12         FDCE (Setup_fdce_C_CE)      -0.205    10.563    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[44]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.080ns (29.770%)  route 4.907ns (70.230%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.428     8.503    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_s[63]_i_1/O
                         net (fo=64, routed)          1.433    10.060    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]_0[0]
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.571    10.763    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[45]/C
                         clock pessimism              0.130    10.893    
                         clock uncertainty           -0.125    10.768    
    SLICE_X37Y12         FDCE (Setup_fdce_C_CE)      -0.205    10.563    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[45]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.080ns (29.770%)  route 4.907ns (70.230%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.764 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=18, routed)          1.976     6.383    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.124     6.507 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=8, routed)           0.624     7.131    double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_wvalid
    SLICE_X16Y15         LUT4 (Prop_lut4_I2_O)        0.150     7.281 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_2/O
                         net (fo=2, routed)           0.446     7.727    double_dds_i/adc1_offset/U0/add_constRealHandComm/write_en_s
    SLICE_X16Y14         LUT5 (Prop_lut5_I1_O)        0.348     8.075 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg[1]_i_1/O
                         net (fo=35, routed)          0.428     8.503    double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_s[1]
    SLICE_X16Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  double_dds_i/adc1_offset/U0/add_constRealHandComm/offset_s[63]_i_1/O
                         net (fo=64, routed)          1.433    10.060    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[63]_0[0]
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.571    10.763    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X37Y12         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]/C
                         clock pessimism              0.130    10.893    
                         clock uncertainty           -0.125    10.768    
    SLICE_X37Y12         FDCE (Setup_fdce_C_CE)      -0.205    10.563    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_s_reg[8]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.450ns (20.469%)  route 5.634ns (79.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=36, routed)          5.634    10.157    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_wdata[2]
    SLICE_X32Y24         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.483    10.675    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[34]/C
                         clock pessimism              0.130    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)       -0.016    10.664    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[34]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/wb_atd_inst/data_b_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 1.450ns (20.387%)  route 5.662ns (79.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.765     3.073    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.523 r  double_dds_i/ps7/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=28, routed)          5.662    10.185    double_dds_i/dds_ampl/U0/wb_atd_inst/s00_axi_wdata[18]
    SLICE_X17Y29         FDRE                                         r  double_dds_i/dds_ampl/U0/wb_atd_inst/data_b_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.489    10.681    double_dds_i/dds_ampl/U0/wb_atd_inst/s00_axi_aclk
    SLICE_X17Y29         FDRE                                         r  double_dds_i/dds_ampl/U0/wb_atd_inst/data_b_s_reg[18]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)       -0.093    10.694    double_dds_i/dds_ampl/U0/wb_atd_inst/data_b_s_reg[18]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.836%)  route 0.202ns (55.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.550     0.891    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y22         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s_reg[15]/Q
                         net (fo=1, routed)           0.202     1.256    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s[15]
    SLICE_X23Y22         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.815     1.185    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[15]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.047     1.198    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.502%)  route 0.231ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.548     0.889    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y26         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[28]/Q
                         net (fo=2, routed)           0.231     1.284    double_dds_i/nco_counter_2/U0/cpt_step_syn/Q[28]
    SLICE_X24Y26         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.813     1.183    double_dds_i/nco_counter_2/U0/cpt_step_syn/s00_axi_aclk
    SLICE_X24Y26         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[28]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.063     1.212    double_dds_i/nco_counter_2/U0/cpt_step_syn/sync_vect_stage0_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.576%)  route 0.221ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.548     0.889    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y23         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s_reg[2]/Q
                         net (fo=1, routed)           0.221     1.274    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_low_s[2]
    SLICE_X23Y22         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.815     1.185    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[2]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.047     1.198    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_step_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.964%)  route 0.180ns (56.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.566     0.907    double_dds_i/data_pwm/inst/data32_top_inst/s00_axi_aclk
    SLICE_X7Y6           FDRE                                         r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[3]/Q
                         net (fo=8, routed)           0.180     1.227    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0[3]
    RAMB18_X0Y2          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.876     1.246    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/s00_axi_aclk
    RAMB18_X0Y2          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.148    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.964%)  route 0.180ns (56.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.566     0.907    double_dds_i/data_pwm/inst/data32_top_inst/s00_axi_aclk
    SLICE_X7Y6           FDRE                                         r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[3]/Q
                         net (fo=8, routed)           0.180     1.227    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1[3]
    RAMB18_X0Y3          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.876     1.246    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/s00_axi_aclk
    RAMB18_X0Y3          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.148    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.879%)  route 0.180ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.566     0.907    double_dds_i/data_pwm/inst/data32_top_inst/s00_axi_aclk
    SLICE_X7Y6           FDRE                                         r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[5]/Q
                         net (fo=6, routed)           0.180     1.228    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0[5]
    RAMB18_X0Y2          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.876     1.246    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/s00_axi_aclk
    RAMB18_X0Y2          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.148    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.879%)  route 0.180ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.566     0.907    double_dds_i/data_pwm/inst/data32_top_inst/s00_axi_aclk
    SLICE_X7Y6           FDRE                                         r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  double_dds_i/data_pwm/inst/data32_top_inst/ram_addr_s_reg[5]/Q
                         net (fo=6, routed)           0.180     1.228    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1[5]
    RAMB18_X0Y3          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.876     1.246    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/s00_axi_aclk
    RAMB18_X0Y3          RAMB18E1                                     r  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.148    double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.463%)  route 0.223ns (63.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.223     1.276    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X4Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.854     1.224    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)        -0.002     1.193    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.883%)  route 0.246ns (52.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.550     0.891    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y27         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s_reg[30]/Q
                         net (fo=1, routed)           0.246     1.264    double_dds_i/nco_counter_2/U0/wb_nco_inst/cpt_off_s[30]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.098     1.362 r  double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s[30]_i_1/O
                         net (fo=1, routed)           0.000     1.362    double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s[30]
    SLICE_X20Y27         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.817     1.187    double_dds_i/nco_counter_2/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y27         FDRE                                         r  double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[30]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.120     1.273    double_dds_i/nco_counter_2/U0/wb_nco_inst/readdata_s_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.120    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X0Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.165 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.165    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0_n_0
    SLICE_X0Y48          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.852     1.222    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.121     1.059    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y1  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y2  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y3  double_dds_i/data_pwm/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y0  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y1  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2  double_dds_i/dataReal_to_ram_1/inst/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y34  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y34  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y36  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y33  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y43  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 0.478ns (8.720%)  route 5.004ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         5.004    10.398    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y49         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.557    12.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y49         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y49         FDCE (Recov_fdce_C_CLR)     -0.972    11.825    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.478ns (9.073%)  route 4.790ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         4.790    10.184    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y43         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y43         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y43         FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.478ns (9.318%)  route 4.652ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         4.652    10.046    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y42         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y42         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y42         FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.478ns (9.615%)  route 4.493ns (90.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         4.493     9.888    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y41         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y41         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y41         FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.478ns (9.910%)  route 4.345ns (90.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         4.345     9.739    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y40         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.554    12.466    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y40         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.364    12.830    
                         clock uncertainty           -0.035    12.794    
    ILOGIC_X0Y40         FDCE (Recov_fdce_C_CLR)     -0.972    11.822    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.478ns (10.225%)  route 4.197ns (89.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         4.197     9.591    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y39         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.554    12.466    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y39         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.364    12.830    
                         clock uncertainty           -0.035    12.794    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -0.972    11.822    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.478ns (10.904%)  route 3.906ns (89.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         3.906     9.300    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y36         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.551    12.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y36         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y36         FDCE (Recov_fdce_C_CLR)     -0.972    11.819    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.478ns (11.286%)  route 3.757ns (88.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         3.757     9.151    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y35         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.551    12.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y35         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y35         FDCE (Recov_fdce_C_CLR)     -0.972    11.819    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.478ns (11.696%)  route 3.609ns (88.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         3.609     9.003    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y34         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.550    12.462    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y34         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.364    12.826    
                         clock uncertainty           -0.035    12.790    
    ILOGIC_X0Y34         FDCE (Recov_fdce_C_CLR)     -0.972    11.818    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.478ns (12.136%)  route 3.461ns (87.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.755     4.916    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478     5.394 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         3.461     8.855    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y33         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        1.550    12.462    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y33         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.364    12.826    
                         clock uncertainty           -0.035    12.790    
    ILOGIC_X0Y33         FDCE (Recov_fdce_C_CLR)     -0.972    11.818    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  2.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.840%)  route 0.348ns (70.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.348     2.144    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y1          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.856     2.002    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y1          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/C
                         clock pessimism             -0.324     1.678    
    ILOGIC_X0Y1          FDCE (Remov_fdce_C_CLR)     -0.261     1.417    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.148ns (29.143%)  route 0.360ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.360     2.156    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y3          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.855     2.001    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y3          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/C
                         clock pessimism             -0.324     1.677    
    ILOGIC_X0Y3          FDCE (Remov_fdce_C_CLR)     -0.261     1.416    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.148ns (26.966%)  route 0.401ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.401     2.197    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y0          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.856     2.002    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y0          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/C
                         clock pessimism             -0.324     1.678    
    ILOGIC_X0Y0          FDCE (Remov_fdce_C_CLR)     -0.261     1.417    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.148ns (26.301%)  route 0.415ns (73.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.415     2.211    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y4          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.855     2.001    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y4          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/C
                         clock pessimism             -0.324     1.677    
    ILOGIC_X0Y4          FDCE (Remov_fdce_C_CLR)     -0.261     1.416    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.148ns (26.121%)  route 0.419ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.419     2.215    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y5          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y5          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y5          FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.148ns (23.494%)  route 0.482ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.482     2.278    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y6          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y6          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y6          FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.148ns (19.307%)  route 0.619ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.619     2.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y9          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y9          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y9          FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.148ns (18.066%)  route 0.671ns (81.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.671     2.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y14         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y14         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y14         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.148ns (16.941%)  route 0.726ns (83.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.726     2.522    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y13         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y13         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y13         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.148ns (16.771%)  route 0.734ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.593     1.648    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X42Y2          FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148     1.796 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=395, routed)         0.734     2.531    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y15         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=2071, routed)        0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y15         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y15         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  1.117    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.456ns (9.418%)  route 4.386ns (90.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        4.386     7.827    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X25Y31         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.485    10.677    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X25Y31         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[30]/C
                         clock pessimism              0.130    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    10.277    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[30]
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.456ns (9.418%)  route 4.386ns (90.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        4.386     7.827    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X24Y31         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.485    10.677    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X24Y31         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[2]/C
                         clock pessimism              0.130    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X24Y31         FDCE (Recov_fdce_C_CLR)     -0.319    10.363    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.456ns (10.671%)  route 3.817ns (89.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.817     7.258    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y34         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.493    10.685    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y34         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X26Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.285    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.456ns (10.682%)  route 3.813ns (89.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.813     7.254    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X27Y34         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.493    10.685    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X27Y34         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.285    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.456ns (10.782%)  route 3.773ns (89.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.773     7.214    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X32Y11         FDCE                                         f  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.497    10.689    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X32Y11         FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.319    10.375    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/offset_l_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.456ns (11.103%)  route 3.651ns (88.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.651     7.092    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X29Y7          FDCE                                         f  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.498    10.690    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X29Y7          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[16]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X29Y7          FDCE (Recov_fdce_C_CLR)     -0.405    10.290    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[16]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.456ns (11.103%)  route 3.651ns (88.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.651     7.092    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X29Y7          FDCE                                         f  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.498    10.690    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X29Y7          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[23]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X29Y7          FDCE (Recov_fdce_C_CLR)     -0.405    10.290    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.456ns (11.132%)  route 3.640ns (88.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.640     7.081    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X31Y8          FDCE                                         f  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.498    10.690    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X31Y8          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.405    10.290    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.456ns (11.132%)  route 3.640ns (88.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.640     7.081    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X31Y8          FDCE                                         f  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.498    10.690    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X31Y8          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.405    10.290    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.456ns (11.132%)  route 3.640ns (88.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.677     2.985    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.441 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        3.640     7.081    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X31Y8          FDCE                                         f  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        1.498    10.690    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X31Y8          FDCE                                         r  double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.405    10.290    double_dds_i/adc1_offset/U0/wb_add_constReal_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.173%)  route 0.378ns (72.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.378     1.422    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_reset
    SLICE_X13Y31         FDCE                                         f  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.825     1.195    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_aclk
    SLICE_X13Y31         FDCE                                         r  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[13]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.173%)  route 0.378ns (72.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.378     1.422    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_reset
    SLICE_X13Y31         FDCE                                         f  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.825     1.195    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_aclk
    SLICE_X13Y31         FDCE                                         r  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[5]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.173%)  route 0.378ns (72.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.378     1.422    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_reset
    SLICE_X13Y31         FDCE                                         f  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.825     1.195    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_aclk
    SLICE_X13Y31         FDCE                                         r  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.200%)  route 0.442ns (75.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.442     1.486    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_reset
    SLICE_X13Y30         FDCE                                         f  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.824     1.194    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_aclk
    SLICE_X13Y30         FDCE                                         r  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[3]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X13Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.200%)  route 0.442ns (75.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.442     1.486    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_reset
    SLICE_X13Y30         FDCE                                         f  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.824     1.194    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/s00_axi_aclk
    SLICE_X13Y30         FDCE                                         r  double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[4]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X13Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    double_dds_i/pwm_axi_1/U0/pwm_comm_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.441%)  route 0.717ns (83.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.717     1.761    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y19         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.821     1.191    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y19         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[18]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X26Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.441%)  route 0.717ns (83.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.717     1.761    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y19         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.821     1.191    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y19         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[22]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X26Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[47]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.441%)  route 0.717ns (83.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.717     1.761    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y19         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.821     1.191    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y19         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[47]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X26Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[50]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.441%)  route 0.717ns (83.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.717     1.761    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y19         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.821     1.191    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y19         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[50]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X26Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.441%)  route 0.717ns (83.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.563     0.904    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X9Y37          FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1987, routed)        0.717     1.761    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X26Y19         FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3192, routed)        0.821     1.191    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X26Y19         FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X26Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.696    





