#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021ed07a52d0 .scope module, "SS_CPU" "SS_CPU" 2 17;
 .timescale -9 -12;
L_0000021ed07a4a10 .functor AND 1, L_0000021ed0803640, v0000021ed07960b0_0, C4<1>, C4<1>;
v0000021ed0802a30_0 .net "ALUOut", 31 0, L_0000021ed08045e0;  1 drivers
v0000021ed0801d10_0 .net "ALUSrc", 0 0, L_0000021ed0804180;  1 drivers
v0000021ed08013b0_0 .net "Aluop", 1 0, L_0000021ed08031e0;  1 drivers
v0000021ed0802d50_0 .net "Branch", 0 0, L_0000021ed0803640;  1 drivers
v0000021ed0802e90_0 .net "Control", 3 0, v0000021ed07f7b40_0;  1 drivers
v0000021ed0801db0_0 .net "DataOutput", 31 0, v0000021ed07f6c40_0;  1 drivers
v0000021ed0801770_0 .net "MemRead", 0 0, L_0000021ed0803500;  1 drivers
v0000021ed0801e50_0 .net "MemWrite", 0 0, L_0000021ed08044a0;  1 drivers
v0000021ed0802350_0 .net "MemtoReg", 0 0, L_0000021ed0804220;  1 drivers
o0000021ed07a6fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021ed08018b0_0 .net "Mux10output", 31 0, o0000021ed07a6fc8;  0 drivers
v0000021ed0801090_0 .net "Mux1output", 63 0, L_0000021ed0804360;  1 drivers
v0000021ed0801590_0 .net "PC", 31 0, v0000021ed0801f90_0;  1 drivers
v0000021ed08023f0_0 .net "PCPlus4", 31 0, L_0000021ed08036e0;  1 drivers
RS_0000021ed07a6068 .resolv tri, L_0000021ed0803dc0, L_0000021ed07a47e0;
v0000021ed08025d0_0 .net8 "RD", 31 0, RS_0000021ed07a6068;  2 drivers
v0000021ed0801630_0 .net "RD1", 63 0, L_0000021ed08030a0;  1 drivers
v0000021ed0802490_0 .net "RD2", 63 0, L_0000021ed0803fa0;  1 drivers
v0000021ed0802670_0 .net "RegWrite", 0 0, L_0000021ed0803e60;  1 drivers
v0000021ed08019f0_0 .net "Writedata", 31 0, L_0000021ed0869a90;  1 drivers
v0000021ed0801a90_0 .net "Zero", 0 0, v0000021ed07960b0_0;  1 drivers
v0000021ed0802530_0 .net *"_ivl_17", 0 0, L_0000021ed0804400;  1 drivers
v0000021ed0804b80_0 .net *"_ivl_18", 31 0, L_0000021ed0803320;  1 drivers
v0000021ed0804040_0 .net *"_ivl_29", 0 0, L_0000021ed0869310;  1 drivers
v0000021ed0804900_0 .net *"_ivl_30", 31 0, L_0000021ed0869450;  1 drivers
L_0000021ed08103a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ed08040e0_0 .net/2u *"_ivl_36", 0 0, L_0000021ed08103a0;  1 drivers
v0000021ed08049a0_0 .net "andoutput", 0 0, L_0000021ed07a4a10;  1 drivers
v0000021ed0804c20_0 .net "branchaddress", 31 0, L_0000021ed08684b0;  1 drivers
v0000021ed0804d60_0 .net "clk", 0 0, v0000021ed0802990_0;  1 drivers
v0000021ed0803c80_0 .net "d", 63 0, L_0000021ed08033c0;  1 drivers
v0000021ed0804860_0 .net "e", 63 0, L_0000021ed0869950;  1 drivers
v0000021ed0803b40_0 .net "immediateout", 63 0, v0000021ed0802210_0;  1 drivers
v0000021ed0804cc0_0 .var "pc_enable", 0 0;
v0000021ed0804e00_0 .net "pc_input", 31 0, L_0000021ed0869770;  1 drivers
v0000021ed0804a40_0 .var "pc_input1", 31 0;
v0000021ed0804ae0_0 .net "shiftoutput", 63 0, L_0000021ed0869bd0;  1 drivers
L_0000021ed08038c0 .part RS_0000021ed07a6068, 0, 7;
L_0000021ed0803280 .part RS_0000021ed07a6068, 15, 5;
L_0000021ed0804f40 .part RS_0000021ed07a6068, 20, 5;
L_0000021ed08030a0 .part/pv L_0000021ed07a40e0, 0, 32, 64;
L_0000021ed0803fa0 .part/pv L_0000021ed07a4ee0, 0, 32, 64;
L_0000021ed0803780 .part RS_0000021ed07a6068, 7, 5;
L_0000021ed0803960 .part RS_0000021ed07a6068, 30, 1;
L_0000021ed0803140 .part RS_0000021ed07a6068, 12, 3;
L_0000021ed0804400 .part o0000021ed07a6fc8, 31, 1;
LS_0000021ed0803320_0_0 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_4 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_8 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_12 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_16 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_20 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_24 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_0_28 .concat [ 1 1 1 1], L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400, L_0000021ed0804400;
LS_0000021ed0803320_1_0 .concat [ 4 4 4 4], LS_0000021ed0803320_0_0, LS_0000021ed0803320_0_4, LS_0000021ed0803320_0_8, LS_0000021ed0803320_0_12;
LS_0000021ed0803320_1_4 .concat [ 4 4 4 4], LS_0000021ed0803320_0_16, LS_0000021ed0803320_0_20, LS_0000021ed0803320_0_24, LS_0000021ed0803320_0_28;
L_0000021ed0803320 .concat [ 16 16 0 0], LS_0000021ed0803320_1_0, LS_0000021ed0803320_1_4;
L_0000021ed08033c0 .concat [ 32 32 0 0], o0000021ed07a6fc8, L_0000021ed0803320;
L_0000021ed0804720 .part L_0000021ed08033c0, 0, 32;
L_0000021ed08047c0 .part L_0000021ed0804360, 0, 32;
L_0000021ed0869270 .part L_0000021ed0803fa0, 0, 32;
L_0000021ed0869310 .part L_0000021ed08036e0, 31, 1;
LS_0000021ed0869450_0_0 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_4 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_8 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_12 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_16 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_20 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_24 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_0_28 .concat [ 1 1 1 1], L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310, L_0000021ed0869310;
LS_0000021ed0869450_1_0 .concat [ 4 4 4 4], LS_0000021ed0869450_0_0, LS_0000021ed0869450_0_4, LS_0000021ed0869450_0_8, LS_0000021ed0869450_0_12;
LS_0000021ed0869450_1_4 .concat [ 4 4 4 4], LS_0000021ed0869450_0_16, LS_0000021ed0869450_0_20, LS_0000021ed0869450_0_24, LS_0000021ed0869450_0_28;
L_0000021ed0869450 .concat [ 16 16 0 0], LS_0000021ed0869450_1_0, LS_0000021ed0869450_1_4;
L_0000021ed0869950 .concat [ 32 32 0 0], L_0000021ed08036e0, L_0000021ed0869450;
L_0000021ed0868c30 .part L_0000021ed0869950, 0, 32;
L_0000021ed08689b0 .concat [ 1 1 0 0], L_0000021ed0804220, L_0000021ed08103a0;
L_0000021ed0868550 .part L_0000021ed0869bd0, 0, 32;
S_0000021ed07782e0 .scope module, "A1" "addFour" 2 29, 3 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /OUTPUT 32 "sum";
P_0000021ed0791dc0 .param/l "Width" 0 3 2, +C4<00000000000000000000000000100000>;
L_0000021ed0810088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021ed0794df0_0 .net/2u *"_ivl_0", 31 0, L_0000021ed0810088;  1 drivers
v0000021ed0794e90_0 .net "input0", 31 0, v0000021ed0801f90_0;  alias, 1 drivers
v0000021ed07965b0_0 .net "sum", 31 0, L_0000021ed08036e0;  alias, 1 drivers
L_0000021ed08036e0 .arith/sum 32, v0000021ed0801f90_0, L_0000021ed0810088;
S_0000021ed0778470 .scope module, "A2" "ALU" 2 37, 4 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 4 "select";
    .port_info 3 /OUTPUT 32 "output0";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021ed0791f00 .param/l "width" 0 4 2, +C4<00000000000000000000000000100000>;
L_0000021ed0810238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ed0795b10_0 .net *"_ivl_11", 31 0, L_0000021ed0810238;  1 drivers
L_0000021ed0810280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ed0796830_0 .net/2u *"_ivl_12", 0 0, L_0000021ed0810280;  1 drivers
v0000021ed0796ab0_0 .net *"_ivl_14", 32 0, L_0000021ed0803460;  1 drivers
v0000021ed0795bb0_0 .net *"_ivl_16", 64 0, L_0000021ed0803aa0;  1 drivers
L_0000021ed08102c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ed0796970_0 .net *"_ivl_19", 31 0, L_0000021ed08102c8;  1 drivers
L_0000021ed08101f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ed0795c50_0 .net/2u *"_ivl_4", 0 0, L_0000021ed08101f0;  1 drivers
v0000021ed0796bf0_0 .net *"_ivl_6", 32 0, L_0000021ed0804680;  1 drivers
v0000021ed0795cf0_0 .net *"_ivl_8", 64 0, L_0000021ed0803a00;  1 drivers
v0000021ed0794f30_0 .net "carry", 0 0, L_0000021ed0803f00;  1 drivers
v0000021ed0796010_0 .net "input0", 31 0, L_0000021ed0804720;  1 drivers
v0000021ed0794fd0_0 .net "input1", 31 0, L_0000021ed08047c0;  1 drivers
v0000021ed0795390_0 .net "output0", 31 0, L_0000021ed08045e0;  alias, 1 drivers
v0000021ed07954d0_0 .var "result", 63 0;
v0000021ed0795430_0 .net "select", 3 0, v0000021ed07f7b40_0;  alias, 1 drivers
v0000021ed0795ed0_0 .net "temp", 64 0, L_0000021ed0803d20;  1 drivers
v0000021ed07960b0_0 .var "temp2", 0 0;
v0000021ed07f6ec0_0 .net "zero", 0 0, v0000021ed07960b0_0;  alias, 1 drivers
E_0000021ed0792180 .event anyedge, v0000021ed0795430_0, v0000021ed0796010_0, v0000021ed0794fd0_0, v0000021ed07954d0_0;
L_0000021ed08045e0 .part v0000021ed07954d0_0, 0, 32;
L_0000021ed0804680 .concat [ 32 1 0 0], L_0000021ed0804720, L_0000021ed08101f0;
L_0000021ed0803a00 .concat [ 33 32 0 0], L_0000021ed0804680, L_0000021ed0810238;
L_0000021ed0803460 .concat [ 32 1 0 0], L_0000021ed08047c0, L_0000021ed0810280;
L_0000021ed0803aa0 .concat [ 33 32 0 0], L_0000021ed0803460, L_0000021ed08102c8;
L_0000021ed0803d20 .arith/sum 65, L_0000021ed0803a00, L_0000021ed0803aa0;
L_0000021ed0803f00 .part L_0000021ed0803d20, 64, 1;
S_0000021ed0770300 .scope module, "A23" "adder" 2 43, 5 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /OUTPUT 32 "sum";
P_0000021ed0791e40 .param/l "Width" 0 5 2, +C4<00000000000000000000000000100000>;
v0000021ed07f76e0_0 .net "input0", 31 0, v0000021ed0801f90_0;  alias, 1 drivers
v0000021ed07f64c0_0 .net "input1", 31 0, L_0000021ed0868550;  1 drivers
v0000021ed07f6240_0 .net "sum", 31 0, L_0000021ed08684b0;  alias, 1 drivers
L_0000021ed08684b0 .arith/sum 32, v0000021ed0801f90_0, L_0000021ed0868550;
S_0000021ed0770490 .scope module, "A3" "ALUControl" 2 35, 6 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "ALUControl";
v0000021ed07f7b40_0 .var "ALUControl", 3 0;
v0000021ed07f7f00_0 .net "ALUOp", 1 0, L_0000021ed08031e0;  alias, 1 drivers
v0000021ed07f71e0_0 .net "funct3", 2 0, L_0000021ed0803140;  1 drivers
v0000021ed07f6560_0 .net "funct7", 0 0, L_0000021ed0803960;  1 drivers
E_0000021ed0792040 .event anyedge, v0000021ed07f7f00_0, v0000021ed07f6560_0, v0000021ed07f71e0_0;
S_0000021ed0770620 .scope module, "D1" "dataMemory" 2 38, 7 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "write_data";
    .port_info 2 /INPUT 1 "memwrite";
    .port_info 3 /INPUT 1 "memread";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000021ed0792080 .param/l "Width" 0 7 2, +C4<00000000000000000000000000100000>;
v0000021ed07f67e0_0 .net "address", 31 0, L_0000021ed08045e0;  alias, 1 drivers
v0000021ed07f73c0_0 .net "clk", 0 0, v0000021ed0802990_0;  alias, 1 drivers
v0000021ed07f6a60_0 .var/i "i", 31 0;
v0000021ed07f6060 .array "mem", 255 0, 31 0;
v0000021ed07f62e0_0 .net "memread", 0 0, L_0000021ed0803500;  alias, 1 drivers
v0000021ed07f7460_0 .net "memwrite", 0 0, L_0000021ed08044a0;  alias, 1 drivers
v0000021ed07f6c40_0 .var "read_data", 31 0;
v0000021ed07f78c0_0 .net "write_data", 31 0, L_0000021ed0869270;  1 drivers
E_0000021ed0792380 .event posedge, v0000021ed07f73c0_0;
S_0000021ed076dd70 .scope module, "I1" "insMem" 2 30, 8 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "adress";
    .port_info 1 /OUTPUT 32 "readData";
P_0000021ed0792740 .param/l "Width" 0 8 2, +C4<00000000000000000000000000100000>;
L_0000021ed07a47e0 .functor BUFZ 32, L_0000021ed0803820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ed08100d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ed07f7960_0 .net *"_ivl_3", 30 0, L_0000021ed08100d0;  1 drivers
v0000021ed07f6ce0_0 .net *"_ivl_4", 31 0, L_0000021ed0803820;  1 drivers
v0000021ed07f6100_0 .net "adress", 31 0, v0000021ed0801f90_0;  alias, 1 drivers
v0000021ed07f7d20 .array "mem", 0 256, 31 0;
v0000021ed07f7c80_0 .net8 "readData", 31 0, RS_0000021ed07a6068;  alias, 2 drivers
v0000021ed07f6d80_0 .var "temp", 0 0;
L_0000021ed0803dc0 .concat [ 1 31 0 0], v0000021ed07f6d80_0, L_0000021ed08100d0;
L_0000021ed0803820 .array/port v0000021ed07f7d20, v0000021ed0801f90_0;
S_0000021ed076df00 .scope module, "M1" "control" 2 31, 9 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "Aluop";
v0000021ed07f7500_0 .net "ALUSrc", 0 0, L_0000021ed0804180;  alias, 1 drivers
v0000021ed07f75a0_0 .net "Aluop", 1 0, L_0000021ed08031e0;  alias, 1 drivers
v0000021ed07f7be0_0 .net "Branch", 0 0, L_0000021ed0803640;  alias, 1 drivers
v0000021ed07f61a0_0 .net "MemRead", 0 0, L_0000021ed0803500;  alias, 1 drivers
v0000021ed07f6600_0 .net "MemWrite", 0 0, L_0000021ed08044a0;  alias, 1 drivers
v0000021ed07f66a0_0 .net "MemtoReg", 0 0, L_0000021ed0804220;  alias, 1 drivers
v0000021ed07f7780_0 .net "RegWrite", 0 0, L_0000021ed0803e60;  alias, 1 drivers
v0000021ed07f7140_0 .net *"_ivl_9", 7 0, L_0000021ed0804540;  1 drivers
v0000021ed07f6740_0 .var "control", 8 0;
v0000021ed07f6380_0 .net "opcode", 6 0, L_0000021ed08038c0;  1 drivers
E_0000021ed07920c0 .event anyedge, v0000021ed07f6380_0;
L_0000021ed0804180 .part L_0000021ed0804540, 7, 1;
L_0000021ed0804220 .part L_0000021ed0804540, 6, 1;
L_0000021ed0803e60 .part L_0000021ed0804540, 5, 1;
L_0000021ed0803500 .part L_0000021ed0804540, 4, 1;
L_0000021ed08044a0 .part L_0000021ed0804540, 3, 1;
L_0000021ed0803640 .part L_0000021ed0804540, 2, 1;
L_0000021ed08031e0 .part L_0000021ed0804540, 0, 2;
L_0000021ed0804540 .part v0000021ed07f6740_0, 0, 8;
S_0000021ed076e090 .scope module, "M2" "multiplexer2" 2 40, 10 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
P_0000021ed0792100 .param/l "Width" 0 10 1, +C4<00000000000000000000000000100000>;
L_0000021ed0810310 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021ed07f7dc0_0 .net/2u *"_ivl_0", 1 0, L_0000021ed0810310;  1 drivers
v0000021ed07f7820_0 .net *"_ivl_2", 0 0, L_0000021ed0868b90;  1 drivers
L_0000021ed0810358 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021ed07f7a00_0 .net/2u *"_ivl_4", 1 0, L_0000021ed0810358;  1 drivers
v0000021ed07f7e60_0 .net *"_ivl_6", 0 0, L_0000021ed0869e50;  1 drivers
v0000021ed07f7640_0 .net *"_ivl_8", 31 0, L_0000021ed08699f0;  1 drivers
v0000021ed07f6420_0 .net "input0", 31 0, L_0000021ed08045e0;  alias, 1 drivers
v0000021ed07f6880_0 .net "input1", 31 0, v0000021ed07f6c40_0;  alias, 1 drivers
v0000021ed07f6e20_0 .net "input2", 31 0, L_0000021ed0868c30;  1 drivers
v0000021ed07f7320_0 .net "out", 31 0, L_0000021ed0869a90;  alias, 1 drivers
v0000021ed07f7aa0_0 .net "s", 1 0, L_0000021ed08689b0;  1 drivers
L_0000021ed0868b90 .cmp/eq 2, L_0000021ed08689b0, L_0000021ed0810310;
L_0000021ed0869e50 .cmp/eq 2, L_0000021ed08689b0, L_0000021ed0810358;
L_0000021ed08699f0 .functor MUXZ 32, L_0000021ed08045e0, v0000021ed07f6c40_0, L_0000021ed0869e50, C4<>;
L_0000021ed0869a90 .functor MUXZ 32, L_0000021ed08699f0, L_0000021ed0868c30, L_0000021ed0868b90, C4<>;
S_0000021ed076bbe0 .scope module, "M3" "multiplexer" 2 44, 11 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000021ed0792340 .param/l "Width" 0 11 1, +C4<00000000000000000000000000100000>;
L_0000021ed0810430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021ed07a4d90 .functor XNOR 1, L_0000021ed07a4a10, L_0000021ed0810430, C4<0>, C4<0>;
v0000021ed07f6920_0 .net/2u *"_ivl_0", 0 0, L_0000021ed0810430;  1 drivers
v0000021ed07f6f60_0 .net *"_ivl_2", 0 0, L_0000021ed07a4d90;  1 drivers
v0000021ed07f69c0_0 .net "input0", 31 0, L_0000021ed08036e0;  alias, 1 drivers
v0000021ed07f6b00_0 .net "input1", 31 0, L_0000021ed08684b0;  alias, 1 drivers
v0000021ed07f6ba0_0 .net "s", 0 0, L_0000021ed07a4a10;  alias, 1 drivers
v0000021ed07f70a0_0 .net "y", 31 0, L_0000021ed0869770;  alias, 1 drivers
L_0000021ed0869770 .functor MUXZ 32, L_0000021ed08684b0, L_0000021ed08036e0, L_0000021ed07a4d90, C4<>;
S_0000021ed076bd70 .scope module, "M4" "multiplexer" 2 34, 11 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "input0";
    .port_info 1 /INPUT 64 "input1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 64 "y";
P_0000021ed0792240 .param/l "Width" 0 11 1, +C4<00000000000000000000000001000000>;
L_0000021ed08101a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021ed07a4930 .functor XNOR 1, L_0000021ed0804180, L_0000021ed08101a8, C4<0>, C4<0>;
v0000021ed07f7000_0 .net/2u *"_ivl_0", 0 0, L_0000021ed08101a8;  1 drivers
v0000021ed07f7280_0 .net *"_ivl_2", 0 0, L_0000021ed07a4930;  1 drivers
v0000021ed0801bd0_0 .net "input0", 63 0, L_0000021ed0803fa0;  alias, 1 drivers
v0000021ed0801ef0_0 .net "input1", 63 0, v0000021ed0802210_0;  alias, 1 drivers
v0000021ed08027b0_0 .net "s", 0 0, L_0000021ed0804180;  alias, 1 drivers
v0000021ed0801270_0 .net "y", 63 0, L_0000021ed0804360;  alias, 1 drivers
L_0000021ed0804360 .functor MUXZ 64, v0000021ed0802210_0, L_0000021ed0803fa0, L_0000021ed07a4930, C4<>;
S_0000021ed076bf00 .scope module, "P1" "programCounter" 2 28, 12 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 32 "adr";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "pc";
P_0000021ed0792280 .param/l "width" 0 12 4, +C4<00000000000000000000000000100000>;
v0000021ed08020d0_0 .net "adr", 31 0, v0000021ed0804a40_0;  1 drivers
v0000021ed08028f0_0 .net "clk", 0 0, v0000021ed0802990_0;  alias, 1 drivers
v0000021ed0801130_0 .net "enable", 0 0, v0000021ed0804cc0_0;  1 drivers
v0000021ed0801f90_0 .var "pc", 31 0;
S_0000021ed076a290 .scope module, "R1" "registerFile" 2 32, 13 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /INPUT 1 "writeCntrl";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "read1";
    .port_info 6 /OUTPUT 32 "read2";
    .port_info 7 /INPUT 5 "writeAd";
P_0000021ed0792840 .param/l "width" 0 13 1, +C4<00000000000000000000000000100000>;
L_0000021ed07a40e0 .functor BUFZ 32, L_0000021ed08035a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ed07a4ee0 .functor BUFZ 32, L_0000021ed0803be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ed0801c70_0 .net *"_ivl_0", 31 0, L_0000021ed08035a0;  1 drivers
v0000021ed0801810_0 .net *"_ivl_10", 6 0, L_0000021ed08042c0;  1 drivers
L_0000021ed0810160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021ed0802710_0 .net *"_ivl_13", 1 0, L_0000021ed0810160;  1 drivers
v0000021ed08014f0_0 .net *"_ivl_2", 6 0, L_0000021ed0804ea0;  1 drivers
L_0000021ed0810118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021ed0802b70_0 .net *"_ivl_5", 1 0, L_0000021ed0810118;  1 drivers
v0000021ed08016d0_0 .net *"_ivl_8", 31 0, L_0000021ed0803be0;  1 drivers
v0000021ed08011d0_0 .net "clk", 0 0, v0000021ed0802990_0;  alias, 1 drivers
v0000021ed0802ad0_0 .net "data", 31 0, L_0000021ed0869a90;  alias, 1 drivers
v0000021ed0801450_0 .net "read1", 31 0, L_0000021ed07a40e0;  1 drivers
v0000021ed0802df0_0 .net "read2", 31 0, L_0000021ed07a4ee0;  1 drivers
v0000021ed0802f30_0 .net "readReg1", 4 0, L_0000021ed0803280;  1 drivers
v0000021ed0801950_0 .net "readReg2", 4 0, L_0000021ed0804f40;  1 drivers
v0000021ed0802030_0 .net "writeAd", 4 0, L_0000021ed0803780;  1 drivers
v0000021ed0801310_0 .net "writeCntrl", 0 0, L_0000021ed0803e60;  alias, 1 drivers
v0000021ed0801b30 .array "writeReg", 0 31, 31 0;
E_0000021ed07922c0 .event negedge, v0000021ed07f73c0_0;
L_0000021ed08035a0 .array/port v0000021ed0801b30, L_0000021ed0804ea0;
L_0000021ed0804ea0 .concat [ 5 2 0 0], L_0000021ed0803280, L_0000021ed0810118;
L_0000021ed0803be0 .array/port v0000021ed0801b30, L_0000021ed08042c0;
L_0000021ed08042c0 .concat [ 5 2 0 0], L_0000021ed0804f40, L_0000021ed0810160;
S_0000021ed076a420 .scope module, "S1" "immediateGenerator" 2 33, 14 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instructor";
    .port_info 1 /OUTPUT 64 "outputData";
v0000021ed0802170_0 .net8 "instructor", 31 0, RS_0000021ed07a6068;  alias, 2 drivers
v0000021ed0802210_0 .var "outputData", 63 0;
E_0000021ed0792940 .event anyedge, v0000021ed07f7c80_0;
S_0000021ed076a5b0 .scope module, "S12" "shiftLeft" 2 42, 15 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "dataIn";
    .port_info 1 /OUTPUT 64 "dataOut";
P_0000021ed0792300 .param/l "Width" 0 15 1, +C4<00000000000000000000000001000000>;
v0000021ed0802c10_0 .net *"_ivl_2", 62 0, L_0000021ed0869ef0;  1 drivers
L_0000021ed08103e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ed0802cb0_0 .net *"_ivl_4", 0 0, L_0000021ed08103e8;  1 drivers
v0000021ed0802850_0 .net "dataIn", 63 0, v0000021ed0802210_0;  alias, 1 drivers
v0000021ed08022b0_0 .net "dataOut", 63 0, L_0000021ed0869bd0;  alias, 1 drivers
L_0000021ed0869ef0 .part v0000021ed0802210_0, 0, 63;
L_0000021ed0869bd0 .concat [ 1 63 0 0], L_0000021ed08103e8, L_0000021ed0869ef0;
S_0000021ed0766de0 .scope module, "c" "clock" 2 27, 16 1 0, S_0000021ed07a52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0000021ed0802990_0 .var "clk", 0 0;
    .scope S_0000021ed0766de0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ed0802990_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000021ed076bf00;
T_1 ;
    %wait E_0000021ed0792380;
    %load/vec4 v0000021ed0801130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021ed08020d0_0;
    %assign/vec4 v0000021ed0801f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021ed0801f90_0;
    %assign/vec4 v0000021ed0801f90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021ed076dd70;
T_2 ;
    %pushi/vec4 43523, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed07f7d20, 4, 0;
    %pushi/vec4 20974259, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed07f7d20, 4, 0;
    %pushi/vec4 273851187, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed07f7d20, 4, 0;
    %pushi/vec4 21308451, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed07f7d20, 4, 0;
    %pushi/vec4 513088611, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed07f7d20, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000021ed076df00;
T_3 ;
    %wait E_0000021ed07920c0;
    %load/vec4 v0000021ed07f6380_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 255, 255, 9;
    %assign/vec4 v0000021ed07f6740_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 34, 0, 9;
    %assign/vec4 v0000021ed07f6740_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 240, 0, 9;
    %assign/vec4 v0000021ed07f6740_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 200, 64, 9;
    %assign/vec4 v0000021ed07f6740_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 69, 64, 9;
    %assign/vec4 v0000021ed07f6740_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021ed076a290;
T_4 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ed0801b30, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000021ed076a290;
T_5 ;
    %wait E_0000021ed07922c0;
    %load/vec4 v0000021ed0801310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021ed0802ad0_0;
    %load/vec4 v0000021ed0802030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ed0801b30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021ed076a420;
T_6 ;
    %wait E_0000021ed0792940;
    %load/vec4 v0000021ed0802170_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000021ed0802210_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000021ed0802170_0;
    %parti/s 12, 20, 6;
    %pad/u 64;
    %assign/vec4 v0000021ed0802210_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000021ed0802170_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000021ed0802170_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v0000021ed0802210_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000021ed0802170_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000021ed0802170_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v0000021ed0802210_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021ed0770490;
T_7 ;
    %wait E_0000021ed0792040;
    %load/vec4 v0000021ed07f7f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000021ed07f6560_0;
    %load/vec4 v0000021ed07f71e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021ed07f7b40_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021ed0778470;
T_8 ;
    %wait E_0000021ed0792180;
    %load/vec4 v0000021ed0795430_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0000021ed0796010_0;
    %pad/u 64;
    %load/vec4 v0000021ed0794fd0_0;
    %pad/u 64;
    %add;
    %store/vec4 v0000021ed07954d0_0, 0, 64;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0000021ed0796010_0;
    %pad/u 64;
    %load/vec4 v0000021ed0794fd0_0;
    %pad/u 64;
    %add;
    %store/vec4 v0000021ed07954d0_0, 0, 64;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000021ed0796010_0;
    %pad/u 64;
    %load/vec4 v0000021ed0794fd0_0;
    %pad/u 64;
    %sub;
    %store/vec4 v0000021ed07954d0_0, 0, 64;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000021ed0796010_0;
    %pad/u 64;
    %load/vec4 v0000021ed0794fd0_0;
    %pad/u 64;
    %and;
    %store/vec4 v0000021ed07954d0_0, 0, 64;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000021ed0796010_0;
    %pad/u 64;
    %load/vec4 v0000021ed0794fd0_0;
    %pad/u 64;
    %or;
    %store/vec4 v0000021ed07954d0_0, 0, 64;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0000021ed07954d0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %pad/s 1;
    %store/vec4 v0000021ed07960b0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021ed0770620;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021ed07f6c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ed07f6a60_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021ed07f6a60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0000021ed07f6a60_0;
    %ix/getv/s 4, v0000021ed07f6a60_0;
    %store/vec4a v0000021ed07f6060, 4, 0;
    %load/vec4 v0000021ed07f6a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ed07f6a60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021ed0770620;
T_10 ;
    %wait E_0000021ed0792380;
    %load/vec4 v0000021ed07f7460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000021ed07f78c0_0;
    %ix/getv 3, v0000021ed07f67e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ed07f6060, 0, 4;
T_10.0 ;
    %load/vec4 v0000021ed07f62e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %ix/getv 4, v0000021ed07f67e0_0;
    %load/vec4a v0000021ed07f6060, 4;
    %assign/vec4 v0000021ed07f6c40_0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021ed07a52d0;
T_11 ;
    %vpi_call 2 47 "$dumpfile", "SS_CPU.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021ed07a52d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ed0804cc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ed0804a40_0, 0, 32;
    %delay 10000, 0;
    %end;
    .thread T_11;
    .scope S_0000021ed07a52d0;
T_12 ;
    %vpi_call 2 56 "$display", "test completed" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "SS_CPU.v";
    "./addFour.v";
    "./ALU.v";
    "./adder.v";
    "./ALUControl.v";
    "./dataMemory.v";
    "./insMem.v";
    "./control.v";
    "./multiplexer2.v";
    "./multiplexer.v";
    "./programCounter.v";
    "./registerFile.v";
    "./immediateGenerator.v";
    "./shiftLeft.v";
    "./clock.v";
