
---------- Begin Simulation Statistics ----------
final_tick                               412732616500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304816                       # Number of bytes of host memory used
host_op_rate                                    91466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8405.95                       # Real time elapsed on the host
host_tick_rate                               49100082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680854004                       # Number of instructions simulated
sim_ops                                     768859095                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.412733                       # Number of seconds simulated
sim_ticks                                412732616500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 244397190                       # number of cc regfile reads
system.cpu.cc_regfile_writes                254637021                       # number of cc regfile writes
system.cpu.committedInsts                   680854004                       # Number of Instructions Simulated
system.cpu.committedOps                     768859095                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.212397                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.212397                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          136586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             12031642                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                163119474                       # Number of branches executed
system.cpu.iew.exec_nop                       5509971                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.053544                       # Inst execution rate
system.cpu.iew.exec_refs                    325063236                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  127438359                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11473643                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             208538264                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                528                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            139930424                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           935659029                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             197624877                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          24129371                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             869663550                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7074                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                207284                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               11430881                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                236323                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6006                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5178976                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        6852666                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 748139742                       # num instructions consuming a value
system.cpu.iew.wb_count                     849187013                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570207                       # average fanout of values written-back
system.cpu.iew.wb_producers                 426594615                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.028737                       # insts written-back per cycle
system.cpu.iew.wb_sent                      852528408                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1002718055                       # number of integer regfile reads
system.cpu.int_regfile_writes               562615917                       # number of integer regfile writes
system.cpu.ipc                               0.824812                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.824812                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             538872969     60.29%     60.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3502341      0.39%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               3789224      0.42%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  60      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  9      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc         1735343      0.19%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                303      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22134      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              3470860      0.39%     61.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              1302301      0.15%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7584      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            138      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     61.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            208244890     23.30%     85.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           132844687     14.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              893792921                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   168962628                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189040                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                65152213     38.56%     38.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  47618      0.03%     38.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 2105537      1.25%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    13      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1189      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               57370699     33.95%     73.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              44285356     26.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              998315981                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2663123853                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    802721558                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1010824864                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  930148530                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 893792921                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 528                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       161289962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2659460                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            194                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    157308017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     825328648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.082954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.178185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           378765655     45.89%     45.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           139827925     16.94%     62.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           188395197     22.83%     85.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            96204070     11.66%     97.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            22116613      2.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19188      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       825328648                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.082775                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               64439558                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          121412725                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     46465455                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          80617909                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4156802                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1989522                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            208538264                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           139930424                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              3248877968                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1732807                       # number of misc regfile writes
system.cpu.numCycles                        825465234                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 5226636                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                1331334                       # number of predicate regfile writes
system.cpu.timesIdled                            2032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 28161200                       # number of vector regfile reads
system.cpu.vec_regfile_writes                27977607                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1848420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4311218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37039959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       345712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74081988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         345712                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               214829012                       # Number of BP lookups
system.cpu.branchPred.condPredicted         155251163                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          11427016                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            116040942                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               116015634                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.978190                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 9275174                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            3122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1638                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1484                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          468                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       141774600                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             334                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          11424709                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    802835905                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.962142                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.846951                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       524659215     65.35%     65.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       106633638     13.28%     78.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        67431039      8.40%     87.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        31182019      3.88%     90.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        20457160      2.55%     93.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        14943285      1.86%     95.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         6395404      0.80%     96.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         6590536      0.82%     96.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        24543609      3.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    802835905                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            684436795                       # Number of instructions committed
system.cpu.commit.opsCommitted              772441886                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   284012785                       # Number of memory references committed
system.cpu.commit.loads                     168751725                       # Number of loads committed
system.cpu.commit.amos                            232                       # Number of atomic instructions committed
system.cpu.commit.membars                         250                       # Number of memory barriers committed
system.cpu.commit.branches                  146835832                       # Number of branches committed
system.cpu.commit.vector                     43013463                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   672771863                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               7561548                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    474911501     61.48%     61.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      3499184      0.45%     61.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      3498509      0.45%     62.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     62.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     62.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     62.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     62.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc      1732142      0.22%     62.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     62.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          264      0.00%     62.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     62.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        22133      0.00%     62.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      3460673      0.45%     63.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      1297010      0.17%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         7448      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     63.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    168751725     21.85%     85.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    115261060     14.92%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    772441886                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      24543609                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    291526036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        291526036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    291526735                       # number of overall hits
system.cpu.dcache.overall_hits::total       291526735                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     12478196                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12478196                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     12478204                       # number of overall misses
system.cpu.dcache.overall_misses::total      12478204                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 172219384991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172219384991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 172219384991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172219384991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    304004232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304004232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    304004939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304004939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13801.625250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13801.625250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13801.616402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13801.616402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1907825                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       259700                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            570517                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55200                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.344028                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.704710                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches          25882087                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks     37034262                       # number of writebacks
system.cpu.dcache.writebacks::total          37034262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      4122773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4122773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      4122773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4122773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8355423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8355423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8355431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher     28679892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37035323                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  99841865053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99841865053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  99842079553                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 265211589421                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 365053668974                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11949.348950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11949.348950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11949.363181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9247.300841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9856.905230                       # average overall mshr miss latency
system.cpu.dcache.replacements               37034262                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    177098883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       177098883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11504266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11504266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 154678076000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 154678076000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    188603149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    188603149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13445.279864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13445.279864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      3750778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3750778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      7753488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7753488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  91544273500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91544273500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11806.850478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11806.850478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    114426666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      114426666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       426588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       426588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9441367670                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9441367670                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    114853254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114853254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22132.286117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22132.286117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       371233                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       371233                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1308705732                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1308705732                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23642.050980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23642.050980                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          699                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           699                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       214500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       214500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26812.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26812.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher     28679892                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total     28679892                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 265211589421                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 265211589421                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9247.300841                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9247.300841                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          487                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          487                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       547342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       547342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   8099941321                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   8099941321                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       547829                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       547829                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999111                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999111                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 14798.684042                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 14798.684042                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data          762                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total          762                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       546580                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       546580                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   6988885821                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   6988885821                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.997720                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.997720                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 12786.574373                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 12786.574373                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          225                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             225                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            7                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             7                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       137000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       137000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          232                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          232                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.030172                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.030172                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 19571.428571                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 19571.428571                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            7                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            7                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       123000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       123000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.030172                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.030172                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 17571.428571                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 17571.428571                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       821111203                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified   1150197098                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit    231805159                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull       321054                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      65820906                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.862317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           328562452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          37035286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.871606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   344.788663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   679.073654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.336708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.663158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999866                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          604                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.589844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         645045702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        645045702                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 59500075                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             346743895                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 356989729                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              50664068                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               11430881                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            102686277                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2442                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             1003549744                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              41864225                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            12                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9488730                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      998361626                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   214829012                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          125292446                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     804403395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                22866376                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  691                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             2                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2642                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 321133843                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2658                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          825328648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.353336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.237423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                284723639     34.50%     34.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                217127985     26.31%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 70612194      8.56%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                252864830     30.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            825328648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.260252                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.209453                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    321127971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        321127971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    321127971                       # number of overall hits
system.cpu.icache.overall_hits::total       321127971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5859                       # number of overall misses
system.cpu.icache.overall_misses::total          5859                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191845953                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191845953                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191845953                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191845953                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    321133830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    321133830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    321133830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    321133830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32743.804916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32743.804916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32743.804916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32743.804916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        49070                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               794                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.801008                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4434                       # number of writebacks
system.cpu.icache.writebacks::total              4434                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          912                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          912                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          912                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          912                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4947                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4947                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4947                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4947                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161206462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161206462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161206462                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161206462                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32586.711542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32586.711542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32586.711542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32586.711542                       # average overall mshr miss latency
system.cpu.icache.replacements                   4434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    321127971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       321127971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5859                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191845953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191845953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    321133830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    321133830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32743.804916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32743.804916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          912                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          912                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4947                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4947                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161206462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161206462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32586.711542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32586.711542                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.777434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           321132917                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4946                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64927.803680                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.777434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         642272606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        642272606                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            12                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     5159656                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                39786539                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                43151                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                6006                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               24669364                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              3798477                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 439128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 412732616500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               11430881                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                113736475                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               127743515                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      175620925                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 349335667                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              47461185                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              956445426                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              22017323                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              15772397                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 126152                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  58550                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1464333                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1179089                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           957272884                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1595845678                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1096810608                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 37590574                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups              4357560                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             760677759                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                196595125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 5809978                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 154                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  99916587                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1692470913                       # The number of ROB reads
system.cpu.rob.writes                      1851074104                       # The number of ROB writes
system.cpu.thread_0.numInsts                680854004                       # Number of Instructions committed
system.cpu.thread_0.numOps                  768859095                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              7678986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher     28016359                       # number of demand (read+write) hits
system.l2.demand_hits::total                 35697687                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2342                       # number of overall hits
system.l2.overall_hits::.cpu.data             7678986                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher     28016359                       # number of overall hits
system.l2.overall_hits::total                35697687                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             128258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       663527                       # number of demand (read+write) misses
system.l2.demand_misses::total                 794390                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2605                       # number of overall misses
system.l2.overall_misses::.cpu.data            128258                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       663527                       # number of overall misses
system.l2.overall_misses::total                794390                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140077998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7087315158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  32944113552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40171506708                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140077998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7087315158                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  32944113552                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40171506708                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          7807244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher     28679886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36492077                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         7807244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher     28679886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36492077                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.526582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.016428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.023136                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.526582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.016428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.023136                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53772.743954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 55258.269722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 49649.996989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 50568.998487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53772.743954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 55258.269722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 49649.996989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 50568.998487                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    989740                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              912202                       # number of writebacks
system.l2.writebacks::total                    912202                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            2614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher       140663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              143277                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           2614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher       140663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             143277                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        125644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       522864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            651113                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       125644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       522864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1337625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1988738                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    124453998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6276007850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  26372096998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32772558846                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    124453998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6276007850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  26372096998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  43704563872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76477122718                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.526582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.016093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.018231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.526582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.016093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.018231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054498                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47775.047217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 49950.716708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50437.775402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50333.135486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47775.047217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 49950.716708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50437.775402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 32673.255862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38455.102039                       # average overall mshr miss latency
system.l2.replacements                        1675949                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     33516653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         33516653                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     33516653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     33516653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3521967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3521967                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3521967                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3521967                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1337625                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1337625                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  43704563872                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  43704563872                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 32673.255862                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 32673.255862                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       946000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       946000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 21022.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21022.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       676000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       676000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 15022.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15022.222222                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             39661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39833                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           14103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    841188405                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher       346499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     841534904                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         53764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher          178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.262313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.033708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.261559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 59646.061476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 57749.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59645.255085                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         1724                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1724                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        12379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    727735907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher       310499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    728046406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.230247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.033708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58787.939817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51749.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58784.530157                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140077998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140077998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.526582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.526582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53772.743954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53772.743954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    124453998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124453998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.526582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.526582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47775.047217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47775.047217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       7639325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher     28016187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          35655512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       114155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       663521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          777676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6246126753                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  32943767053                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39189893806                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      7753480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher     28679708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36433188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.023136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 54716.190732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 49649.923745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 50393.600685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          890                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       140663                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       141553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       113265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       522858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       636123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5548271943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  26371786499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31920058442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.014608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.018231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 48984.875672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50437.760346                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 50179.066693                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data        489960                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu.dcache.prefetcher            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            489965                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        58190                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           58191                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       618000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       618000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data       548150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        548156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.106157                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.106158                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data    10.620382                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    10.620199                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data        58170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        58171                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    963230905                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher        21500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    963252405                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.106121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.106121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16558.894705                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        21500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 16558.979646                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                11349596                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            13846806                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1971587                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              42584                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1668746                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31563.581804                       # Cycle average of tags in use
system.l2.tags.total_refs                    74226962                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  38037357                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.951423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   26760.113774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  4803.468031                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.816654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.146590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963244                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         26767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        25093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.816864                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.170135                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 630669109                       # Number of tag accesses
system.l2.tags.data_accesses                630669109                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         166720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8048640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     34004800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     63489024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          105709184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       166720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        166720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     58380928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        58380928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       531325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       992016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1651706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       912202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             912202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            403942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19500858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     82389418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    153826040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             256120257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       403942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           403942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141449756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141449756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141449756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           403942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19500858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     82389418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    153826040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            397570014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1639240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       912202                       # Transaction distribution
system.membus.trans_dist::CleanEvict           763720                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               46                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12465                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12465                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1639241                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         58171                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5037550                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5037550                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    164090048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               164090048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2462942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2462942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2462942                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          8989995491                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8258525000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          36438134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     34428855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3522042                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          763747                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2539151                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4947                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36433188                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       548156                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       548156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14327                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    111104973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             111119300                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       600320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   4705372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             4705972544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         4215150                       # Total snoops (count)
system.tol2bus.snoopTraffic                  58384128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41257174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008380                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40911458     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 345716      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41257174                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 412732616500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        78513051901                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7501335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       55004797496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75141                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
