                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:25 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divsint
                              7 	.optsdcc -mmcs51 --model-medium
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divsint_PARM_2
                             13 	.globl __divsint
                             14 ;--------------------------------------------------------
                             15 ; special function registers
                             16 ;--------------------------------------------------------
                             17 	.area RSEG    (ABS,DATA)
   0000                      18 	.org 0x0000
                             19 ;--------------------------------------------------------
                             20 ; special function bits
                             21 ;--------------------------------------------------------
                             22 	.area RSEG    (ABS,DATA)
   0000                      23 	.org 0x0000
                             24 ;--------------------------------------------------------
                             25 ; overlayable register banks
                             26 ;--------------------------------------------------------
                             27 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      28 	.ds 8
                             29 ;--------------------------------------------------------
                             30 ; internal ram data
                             31 ;--------------------------------------------------------
                             32 	.area DSEG    (DATA)
                             33 ;--------------------------------------------------------
                             34 ; overlayable items in internal ram 
                             35 ;--------------------------------------------------------
                             36 	.area OSEG    (OVR,DATA)
                             37 ;--------------------------------------------------------
                             38 ; indirectly addressable internal ram data
                             39 ;--------------------------------------------------------
                             40 	.area ISEG    (DATA)
                             41 ;--------------------------------------------------------
                             42 ; absolute internal ram data
                             43 ;--------------------------------------------------------
                             44 	.area IABS    (ABS,DATA)
                             45 	.area IABS    (ABS,DATA)
                             46 ;--------------------------------------------------------
                             47 ; bit data
                             48 ;--------------------------------------------------------
                             49 	.area BSEG    (BIT)
                             50 ;--------------------------------------------------------
                             51 ; paged external ram data
                             52 ;--------------------------------------------------------
                             53 	.area PSEG    (PAG,XDATA)
   0000                      54 __divsint_PARM_2:
   0000                      55 	.ds 2
                             56 ;--------------------------------------------------------
                             57 ; external ram data
                             58 ;--------------------------------------------------------
                             59 	.area XSEG    (XDATA)
                             60 ;--------------------------------------------------------
                             61 ; absolute external ram data
                             62 ;--------------------------------------------------------
                             63 	.area XABS    (ABS,XDATA)
                             64 ;--------------------------------------------------------
                             65 ; external initialized ram data
                             66 ;--------------------------------------------------------
                             67 	.area XISEG   (XDATA)
                             68 	.area HOME    (CODE)
                             69 	.area GSINIT0 (CODE)
                             70 	.area GSINIT1 (CODE)
                             71 	.area GSINIT2 (CODE)
                             72 	.area GSINIT3 (CODE)
                             73 	.area GSINIT4 (CODE)
                             74 	.area GSINIT5 (CODE)
                             75 	.area GSINIT  (CODE)
                             76 	.area GSFINAL (CODE)
                             77 	.area CSEG    (CODE)
                             78 ;--------------------------------------------------------
                             79 ; global & static initialisations
                             80 ;--------------------------------------------------------
                             81 	.area HOME    (CODE)
                             82 	.area GSINIT  (CODE)
                             83 	.area GSFINAL (CODE)
                             84 	.area GSINIT  (CODE)
                             85 ;--------------------------------------------------------
                             86 ; Home
                             87 ;--------------------------------------------------------
                             88 	.area HOME    (CODE)
                             89 	.area HOME    (CODE)
                             90 ;--------------------------------------------------------
                             91 ; code
                             92 ;--------------------------------------------------------
                             93 	.area CSEG    (CODE)
                             94 ;------------------------------------------------------------
                             95 ;Allocation info for local variables in function '_divsint'
                             96 ;------------------------------------------------------------
                             97 ;r                         Allocated to registers r2 r3 
                             98 ;------------------------------------------------------------
                             99 ;	_divsint.c:207: _divsint (int x, int y)
                            100 ;	-----------------------------------------
                            101 ;	 function _divsint
                            102 ;	-----------------------------------------
   0000                     103 __divsint:
                    0002    104 	ar2 = 0x02
                    0003    105 	ar3 = 0x03
                    0004    106 	ar4 = 0x04
                    0005    107 	ar5 = 0x05
                    0006    108 	ar6 = 0x06
                    0007    109 	ar7 = 0x07
                    0000    110 	ar0 = 0x00
                    0001    111 	ar1 = 0x01
   0000 AA 82               112 	mov	r2,dpl
                            113 ;	_divsint.c:211: r = _divuint((x < 0 ? -x : x),
   0002 E5 83               114 	mov	a,dph
   0004 FB                  115 	mov	r3,a
   0005 33                  116 	rlc	a
   0006 E4                  117 	clr	a
   0007 33                  118 	rlc	a
   0008 FC                  119 	mov	r4,a
   0009 60 09               120 	jz	00106$
   000B C3                  121 	clr	c
   000C E4                  122 	clr	a
   000D 9A                  123 	subb	a,r2
   000E FD                  124 	mov	r5,a
   000F E4                  125 	clr	a
   0010 9B                  126 	subb	a,r3
   0011 FE                  127 	mov	r6,a
   0012 80 04               128 	sjmp	00107$
   0014                     129 00106$:
   0014 8A 05               130 	mov	ar5,r2
   0016 8B 06               131 	mov	ar6,r3
   0018                     132 00107$:
   0018 8D 02               133 	mov	ar2,r5
   001A 8E 03               134 	mov	ar3,r6
                            135 ;	_divsint.c:212: (y < 0 ? -y : y));
   001C 78r01               136 	mov	r0,#(__divsint_PARM_2 + 1)
   001E E2                  137 	movx	a,@r0
   001F 33                  138 	rlc	a
   0020 E4                  139 	clr	a
   0021 33                  140 	rlc	a
   0022 FD                  141 	mov	r5,a
   0023 60 10               142 	jz	00108$
   0025 78r00               143 	mov	r0,#__divsint_PARM_2
   0027 E2                  144 	movx	a,@r0
   0028 D3                  145 	setb	c
   0029 F4                  146 	cpl	a
   002A 34 00               147 	addc	a,#0x00
   002C FE                  148 	mov	r6,a
   002D 08                  149 	inc	r0
   002E E2                  150 	movx	a,@r0
   002F F4                  151 	cpl	a
   0030 34 00               152 	addc	a,#0x00
   0032 FF                  153 	mov	r7,a
   0033 80 07               154 	sjmp	00109$
   0035                     155 00108$:
   0035 78r00               156 	mov	r0,#__divsint_PARM_2
   0037 E2                  157 	movx	a,@r0
   0038 FE                  158 	mov	r6,a
   0039 08                  159 	inc	r0
   003A E2                  160 	movx	a,@r0
   003B FF                  161 	mov	r7,a
   003C                     162 00109$:
   003C 78r00               163 	mov	r0,#__divuint_PARM_2
   003E EE                  164 	mov	a,r6
   003F F2                  165 	movx	@r0,a
   0040 08                  166 	inc	r0
   0041 EF                  167 	mov	a,r7
   0042 F2                  168 	movx	@r0,a
   0043 8A 82               169 	mov	dpl,r2
   0045 8B 83               170 	mov	dph,r3
   0047 C0 04               171 	push	ar4
   0049 C0 05               172 	push	ar5
   004B 12s00r00            173 	lcall	__divuint
   004E AA 82               174 	mov	r2,dpl
   0050 AB 83               175 	mov	r3,dph
   0052 D0 05               176 	pop	ar5
   0054 D0 04               177 	pop	ar4
                            178 ;	_divsint.c:213: if ( (x < 0) ^ (y < 0))
   0056 ED                  179 	mov	a,r5
   0057 6C                  180 	xrl	a,r4
   0058 60 0A               181 	jz	00102$
                            182 ;	_divsint.c:214: return -r;
   005A C3                  183 	clr	c
   005B E4                  184 	clr	a
   005C 9A                  185 	subb	a,r2
   005D F5 82               186 	mov	dpl,a
   005F E4                  187 	clr	a
   0060 9B                  188 	subb	a,r3
   0061 F5 83               189 	mov	dph,a
   0063 22                  190 	ret
   0064                     191 00102$:
                            192 ;	_divsint.c:216: return r;
   0064 8A 82               193 	mov	dpl,r2
   0066 8B 83               194 	mov	dph,r3
   0068 22                  195 	ret
                            196 	.area CSEG    (CODE)
                            197 	.area CONST   (CODE)
                            198 	.area XINIT   (CODE)
                            199 	.area CABS    (ABS,CODE)
