// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.1 (64-bit)
// Version: 2022.2.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rgb2hsv_cv_bgr2hsv_patch_9_128_128_1_0_0_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_91_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rgb2hsv_in_data18_dout,
        rgb2hsv_in_data18_num_data_valid,
        rgb2hsv_in_data18_fifo_cap,
        rgb2hsv_in_data18_empty_n,
        rgb2hsv_in_data18_read,
        rgb2hsv_out_data19_din,
        rgb2hsv_out_data19_num_data_valid,
        rgb2hsv_out_data19_fifo_cap,
        rgb2hsv_out_data19_full_n,
        rgb2hsv_out_data19_write,
        bound
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter7_fsm_state8 = 2'd2;
parameter    ap_ST_iter8_fsm_state9 = 2'd2;
parameter    ap_ST_iter9_fsm_state10 = 2'd2;
parameter    ap_ST_iter10_fsm_state11 = 2'd2;
parameter    ap_ST_iter11_fsm_state12 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;
parameter    ap_ST_iter7_fsm_state0 = 2'd1;
parameter    ap_ST_iter8_fsm_state0 = 2'd1;
parameter    ap_ST_iter9_fsm_state0 = 2'd1;
parameter    ap_ST_iter10_fsm_state0 = 2'd1;
parameter    ap_ST_iter11_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] rgb2hsv_in_data18_dout;
input  [1:0] rgb2hsv_in_data18_num_data_valid;
input  [1:0] rgb2hsv_in_data18_fifo_cap;
input   rgb2hsv_in_data18_empty_n;
output   rgb2hsv_in_data18_read;
output  [23:0] rgb2hsv_out_data19_din;
input  [1:0] rgb2hsv_out_data19_num_data_valid;
input  [1:0] rgb2hsv_out_data19_fifo_cap;
input   rgb2hsv_out_data19_full_n;
output   rgb2hsv_out_data19_write;
input  [63:0] bound;

reg ap_idle;
reg rgb2hsv_in_data18_read;
reg rgb2hsv_out_data19_write;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
reg   [1:0] ap_CS_iter6_fsm;
wire    ap_CS_iter6_fsm_state0;
reg   [1:0] ap_CS_iter7_fsm;
wire    ap_CS_iter7_fsm_state0;
reg   [1:0] ap_CS_iter8_fsm;
wire    ap_CS_iter8_fsm_state0;
reg   [1:0] ap_CS_iter9_fsm;
wire    ap_CS_iter9_fsm_state0;
reg   [1:0] ap_CS_iter10_fsm;
wire    ap_CS_iter10_fsm_state0;
reg   [1:0] ap_CS_iter11_fsm;
wire    ap_CS_iter11_fsm_state0;
wire   [0:0] icmp_ln87_fu_218_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_CS_iter6_fsm_state7;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_CS_iter10_fsm_state11;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_CS_iter9_fsm_state10;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_CS_iter8_fsm_state9;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_CS_iter7_fsm_state8;
reg   [0:0] icmp_ln87_reg_631;
reg   [0:0] icmp_ln87_reg_631_pp0_iter10_reg;
reg    ap_block_state12_pp0_stage0_iter11;
wire    ap_CS_iter11_fsm_state12;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] xf_cv_icvSaturate8u_cv_address0;
reg    xf_cv_icvSaturate8u_cv_ce0;
wire   [7:0] xf_cv_icvSaturate8u_cv_q0;
wire   [9:0] xf_cv_icvSaturate8u_cv_address1;
reg    xf_cv_icvSaturate8u_cv_ce1;
wire   [7:0] xf_cv_icvSaturate8u_cv_q1;
wire   [9:0] xf_cv_icvSaturate8u_cv_address2;
reg    xf_cv_icvSaturate8u_cv_ce2;
wire   [7:0] xf_cv_icvSaturate8u_cv_q2;
wire   [9:0] xf_cv_icvSaturate8u_cv_address3;
reg    xf_cv_icvSaturate8u_cv_ce3;
wire   [7:0] xf_cv_icvSaturate8u_cv_q3;
wire   [7:0] void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_address0;
reg    void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_ce0;
wire   [31:0] void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_q0;
wire   [7:0] void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_address0;
reg    void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_ce0;
wire   [31:0] void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_q0;
reg    rgb2hsv_in_data18_blk_n;
reg    rgb2hsv_out_data19_blk_n;
wire   [0:0] icmp_ln87_reg_631_pp0_iter0_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter1_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter2_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter3_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter4_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter5_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter6_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter7_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter8_reg;
reg   [0:0] icmp_ln87_reg_631_pp0_iter9_reg;
wire   [7:0] b_V_fu_230_p1;
reg   [7:0] b_V_reg_635;
reg   [7:0] b_V_reg_635_pp0_iter1_reg;
reg   [7:0] b_V_reg_635_pp0_iter2_reg;
reg   [7:0] b_V_reg_635_pp0_iter3_reg;
reg   [7:0] g_V_reg_642;
reg   [7:0] g_V_reg_642_pp0_iter1_reg;
reg   [7:0] g_V_reg_642_pp0_iter2_reg;
reg   [7:0] g_V_reg_642_pp0_iter3_reg;
reg   [7:0] g_V_reg_642_pp0_iter4_reg;
reg   [7:0] r_V_reg_648;
reg   [7:0] r_V_reg_648_pp0_iter1_reg;
reg   [7:0] r_V_reg_648_pp0_iter2_reg;
reg   [7:0] r_V_reg_648_pp0_iter3_reg;
wire   [8:0] zext_ln82_fu_259_p1;
reg   [8:0] zext_ln82_reg_654;
reg   [8:0] zext_ln82_reg_654_pp0_iter2_reg;
reg   [8:0] zext_ln82_reg_654_pp0_iter3_reg;
reg   [8:0] zext_ln82_reg_654_pp0_iter4_reg;
wire   [8:0] zext_ln1496_fu_262_p1;
reg   [8:0] zext_ln1496_reg_662;
reg   [8:0] zext_ln1496_reg_662_pp0_iter2_reg;
reg   [8:0] zext_ln1496_reg_662_pp0_iter3_reg;
reg   [8:0] zext_ln1496_reg_662_pp0_iter4_reg;
reg   [7:0] xf_cv_icvSaturate8u_cv_load_reg_674;
reg   [7:0] xf_cv_icvSaturate8u_cv_load_reg_674_pp0_iter3_reg;
wire   [8:0] v_3_fu_286_p2;
reg   [8:0] v_3_reg_679;
wire   [9:0] zext_ln82_1_fu_306_p1;
reg   [9:0] zext_ln82_1_reg_689;
wire   [9:0] zext_ln1496_1_fu_309_p1;
reg   [9:0] zext_ln1496_1_reg_694;
reg   [9:0] zext_ln1496_1_reg_694_pp0_iter4_reg;
wire   [7:0] vmin_V_fu_329_p2;
reg   [7:0] vmin_V_reg_704;
reg   [7:0] vmin_V_reg_704_pp0_iter4_reg;
wire   [9:0] v_fu_338_p2;
reg   [9:0] v_reg_710;
wire   [8:0] zext_ln186_1_fu_346_p1;
reg   [8:0] zext_ln186_1_reg_717;
wire   [7:0] add_ln186_fu_371_p2;
reg   [7:0] add_ln186_reg_728;
reg   [7:0] add_ln186_reg_728_pp0_iter5_reg;
reg   [7:0] add_ln186_reg_728_pp0_iter6_reg;
reg   [7:0] add_ln186_reg_728_pp0_iter7_reg;
reg   [7:0] add_ln186_reg_728_pp0_iter8_reg;
reg   [7:0] add_ln186_reg_728_pp0_iter9_reg;
reg   [7:0] add_ln186_reg_728_pp0_iter10_reg;
wire   [7:0] diff_V_fu_381_p2;
reg   [7:0] diff_V_reg_734;
wire   [0:0] vr_fu_386_p2;
reg   [0:0] vr_reg_742;
wire   [0:0] vg_fu_393_p2;
reg   [0:0] vg_reg_748;
wire   [8:0] ret_V_16_fu_402_p2;
reg   [8:0] ret_V_16_reg_759;
wire   [8:0] ret_V_10_fu_406_p2;
reg   [8:0] ret_V_10_reg_764;
wire   [8:0] ret_V_11_fu_410_p2;
reg   [8:0] ret_V_11_reg_769;
wire   [8:0] ret_V_9_fu_435_p2;
reg  signed [8:0] ret_V_9_reg_784;
wire   [12:0] and_ln116_2_fu_532_p2;
reg  signed [12:0] and_ln116_2_reg_789;
reg   [7:0] trunc_ln2_reg_804;
reg   [7:0] trunc_ln2_reg_804_pp0_iter10_reg;
wire   [7:0] add_ln120_fu_589_p2;
reg   [7:0] add_ln120_reg_809;
wire   [63:0] zext_ln541_1_fu_277_p1;
wire   [63:0] zext_ln541_2_fu_301_p1;
wire  signed [63:0] sext_ln541_fu_324_p1;
wire   [63:0] zext_ln541_3_fu_361_p1;
wire   [63:0] zext_ln115_fu_398_p1;
wire   [63:0] zext_ln541_fu_538_p1;
reg   [63:0] indvar_flatten_fu_112;
wire   [63:0] add_ln87_fu_224_p2;
wire    ap_loop_init;
reg   [63:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [8:0] ret_V_12_fu_265_p2;
wire   [8:0] add_ln1495_fu_271_p2;
wire   [8:0] zext_ln106_fu_282_p1;
wire   [8:0] ret_V_14_fu_291_p2;
wire   [8:0] ret_V_4_fu_295_p2;
wire   [9:0] ret_V_13_fu_312_p2;
wire   [9:0] ret_V_fu_318_p2;
wire   [9:0] zext_ln107_fu_334_p1;
wire   [8:0] zext_ln186_fu_343_p1;
wire   [8:0] ret_V_15_fu_349_p2;
wire   [8:0] ret_V_6_fu_355_p2;
wire   [7:0] add_ln186_1_fu_366_p2;
wire   [7:0] sub_ln186_fu_376_p2;
wire   [9:0] zext_ln1019_fu_390_p1;
wire   [8:0] select_ln85_fu_414_p3;
wire   [0:0] xor_ln116_fu_440_p2;
wire   [8:0] shl_ln_fu_456_p3;
wire   [10:0] zext_ln116_fu_463_p1;
wire  signed [10:0] sext_ln116_fu_453_p1;
wire   [10:0] add_ln116_fu_467_p2;
wire   [10:0] select_ln85_1_fu_421_p3;
wire   [10:0] and_ln116_fu_473_p2;
wire   [0:0] xor_ln116_1_fu_483_p2;
wire   [9:0] shl_ln116_1_fu_499_p3;
wire   [11:0] zext_ln116_1_fu_506_p1;
wire  signed [11:0] sext_ln116_2_fu_496_p1;
wire   [11:0] add_ln116_1_fu_510_p2;
wire   [11:0] select_ln1496_1_fu_488_p3;
wire   [11:0] and_ln116_1_fu_516_p2;
wire  signed [12:0] sext_ln116_3_fu_522_p1;
wire  signed [12:0] sext_ln116_1_fu_479_p1;
wire   [12:0] add_ln116_2_fu_526_p2;
wire   [12:0] select_ln1496_fu_445_p3;
wire   [16:0] trunc_ln117_fu_548_p1;
wire  signed [19:0] trunc_ln2_fu_556_p1;
wire   [19:0] grp_fu_603_p3;
wire  signed [29:0] tmp_fu_565_p1;
wire   [29:0] grp_fu_612_p4;
wire  signed [29:0] trunc_ln118_1_fu_572_p1;
wire   [0:0] tmp_fu_565_p3;
wire   [7:0] select_ln118_fu_581_p3;
wire   [7:0] trunc_ln118_1_fu_572_p4;
wire  signed [19:0] grp_fu_603_p0;
wire   [7:0] grp_fu_603_p1;
wire   [11:0] grp_fu_603_p2;
wire   [16:0] grp_fu_612_p2;
wire   [11:0] grp_fu_612_p3;
reg    grp_fu_603_ce;
reg    grp_fu_612_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg   [1:0] ap_NS_iter7_fsm;
reg   [1:0] ap_NS_iter8_fsm;
reg   [1:0] ap_NS_iter9_fsm;
reg   [1:0] ap_NS_iter10_fsm;
reg   [1:0] ap_NS_iter11_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
wire    ap_ST_iter5_fsm_state6_blk;
wire    ap_ST_iter6_fsm_state7_blk;
wire    ap_ST_iter7_fsm_state8_blk;
wire    ap_ST_iter8_fsm_state9_blk;
wire    ap_ST_iter9_fsm_state10_blk;
wire    ap_ST_iter10_fsm_state11_blk;
reg    ap_ST_iter11_fsm_state12_blk;
wire    ap_start_int;
wire   [19:0] grp_fu_603_p10;
wire   [29:0] grp_fu_612_p20;
reg    ap_condition_866;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_CS_iter6_fsm = 2'd1;
#0 ap_CS_iter7_fsm = 2'd1;
#0 ap_CS_iter8_fsm = 2'd1;
#0 ap_CS_iter9_fsm = 2'd1;
#0 ap_CS_iter10_fsm = 2'd1;
#0 ap_CS_iter11_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

rgb2hsv_cv_bgr2hsv_patch_9_128_128_1_0_0_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_91_2_xf_cv_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 769 ),
    .AddressWidth( 10 ))
xf_cv_icvSaturate8u_cv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xf_cv_icvSaturate8u_cv_address0),
    .ce0(xf_cv_icvSaturate8u_cv_ce0),
    .q0(xf_cv_icvSaturate8u_cv_q0),
    .address1(xf_cv_icvSaturate8u_cv_address1),
    .ce1(xf_cv_icvSaturate8u_cv_ce1),
    .q1(xf_cv_icvSaturate8u_cv_q1),
    .address2(xf_cv_icvSaturate8u_cv_address2),
    .ce2(xf_cv_icvSaturate8u_cv_ce2),
    .q2(xf_cv_icvSaturate8u_cv_q2),
    .address3(xf_cv_icvSaturate8u_cv_address3),
    .ce3(xf_cv_icvSaturate8u_cv_ce3),
    .q3(xf_cv_icvSaturate8u_cv_q3)
);

rgb2hsv_cv_bgr2hsv_patch_9_128_128_1_0_0_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_91_2_void_bcud #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_address0),
    .ce0(void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_ce0),
    .q0(void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_q0)
);

rgb2hsv_cv_bgr2hsv_patch_9_128_128_1_0_0_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_91_2_void_bdEe #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_address0),
    .ce0(void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_ce0),
    .q0(void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_q0)
);

rgb2hsv_cv_mac_muladd_20s_8ns_12ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
mac_muladd_20s_8ns_12ns_20_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_603_p0),
    .din1(grp_fu_603_p1),
    .din2(grp_fu_603_p2),
    .ce(grp_fu_603_ce),
    .dout(grp_fu_603_p3)
);

rgb2hsv_cv_ama_addmuladd_13s_9s_17ns_12ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 17 ),
    .din3_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(and_ln116_2_reg_789),
    .din1(ret_V_9_reg_784),
    .din2(grp_fu_612_p2),
    .din3(grp_fu_612_p3),
    .ce(grp_fu_612_ce),
    .dout(grp_fu_612_p4)
);

rgb2hsv_cv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter10_fsm <= ap_ST_iter10_fsm_state0;
    end else begin
        ap_CS_iter10_fsm <= ap_NS_iter10_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter11_fsm <= ap_ST_iter11_fsm_state0;
    end else begin
        ap_CS_iter11_fsm <= ap_NS_iter11_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
    end else begin
        ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter8_fsm <= ap_ST_iter8_fsm_state0;
    end else begin
        ap_CS_iter8_fsm <= ap_NS_iter8_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter9_fsm <= ap_ST_iter9_fsm_state0;
    end else begin
        ap_CS_iter9_fsm <= ap_NS_iter9_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_866)) begin
        if ((icmp_ln87_fu_218_p2 == 1'd0)) begin
            indvar_flatten_fu_112 <= add_ln87_fu_224_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_112 <= 64'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
        add_ln120_reg_809 <= add_ln120_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        add_ln186_reg_728 <= add_ln186_fu_371_p2;
        v_reg_710 <= v_fu_338_p2;
        zext_ln186_1_reg_717[7 : 0] <= zext_ln186_1_fu_346_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
        add_ln186_reg_728_pp0_iter10_reg <= add_ln186_reg_728_pp0_iter9_reg;
        icmp_ln87_reg_631_pp0_iter10_reg <= icmp_ln87_reg_631_pp0_iter9_reg;
        trunc_ln2_reg_804_pp0_iter10_reg <= trunc_ln2_reg_804;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        add_ln186_reg_728_pp0_iter5_reg <= add_ln186_reg_728;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        icmp_ln87_reg_631_pp0_iter5_reg <= icmp_ln87_reg_631_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        add_ln186_reg_728_pp0_iter6_reg <= add_ln186_reg_728_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln87_reg_631_pp0_iter6_reg <= icmp_ln87_reg_631_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
        add_ln186_reg_728_pp0_iter7_reg <= add_ln186_reg_728_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln87_reg_631_pp0_iter7_reg <= icmp_ln87_reg_631_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
        add_ln186_reg_728_pp0_iter8_reg <= add_ln186_reg_728_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln87_reg_631_pp0_iter8_reg <= icmp_ln87_reg_631_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
        add_ln186_reg_728_pp0_iter9_reg <= add_ln186_reg_728_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        icmp_ln87_reg_631_pp0_iter9_reg <= icmp_ln87_reg_631_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        and_ln116_2_reg_789 <= and_ln116_2_fu_532_p2;
        ret_V_9_reg_784 <= ret_V_9_fu_435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln87_reg_631 <= icmp_ln87_fu_218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        b_V_reg_635_pp0_iter1_reg <= b_V_reg_635;
        g_V_reg_642_pp0_iter1_reg <= g_V_reg_642;
        icmp_ln87_reg_631_pp0_iter1_reg <= icmp_ln87_reg_631;
        r_V_reg_648_pp0_iter1_reg <= r_V_reg_648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        b_V_reg_635_pp0_iter2_reg <= b_V_reg_635_pp0_iter1_reg;
        g_V_reg_642_pp0_iter2_reg <= g_V_reg_642_pp0_iter1_reg;
        icmp_ln87_reg_631_pp0_iter2_reg <= icmp_ln87_reg_631_pp0_iter1_reg;
        r_V_reg_648_pp0_iter2_reg <= r_V_reg_648_pp0_iter1_reg;
        zext_ln1496_reg_662_pp0_iter2_reg[7 : 0] <= zext_ln1496_reg_662[7 : 0];
        zext_ln82_reg_654_pp0_iter2_reg[7 : 0] <= zext_ln82_reg_654[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        b_V_reg_635_pp0_iter3_reg <= b_V_reg_635_pp0_iter2_reg;
        g_V_reg_642_pp0_iter3_reg <= g_V_reg_642_pp0_iter2_reg;
        icmp_ln87_reg_631_pp0_iter3_reg <= icmp_ln87_reg_631_pp0_iter2_reg;
        r_V_reg_648_pp0_iter3_reg <= r_V_reg_648_pp0_iter2_reg;
        xf_cv_icvSaturate8u_cv_load_reg_674_pp0_iter3_reg <= xf_cv_icvSaturate8u_cv_load_reg_674;
        zext_ln1496_reg_662_pp0_iter3_reg[7 : 0] <= zext_ln1496_reg_662_pp0_iter2_reg[7 : 0];
        zext_ln82_reg_654_pp0_iter3_reg[7 : 0] <= zext_ln82_reg_654_pp0_iter2_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        g_V_reg_642_pp0_iter4_reg <= g_V_reg_642_pp0_iter3_reg;
        icmp_ln87_reg_631_pp0_iter4_reg <= icmp_ln87_reg_631_pp0_iter3_reg;
        vmin_V_reg_704_pp0_iter4_reg <= vmin_V_reg_704;
        zext_ln1496_1_reg_694_pp0_iter4_reg[7 : 0] <= zext_ln1496_1_reg_694[7 : 0];
        zext_ln1496_reg_662_pp0_iter4_reg[7 : 0] <= zext_ln1496_reg_662_pp0_iter3_reg[7 : 0];
        zext_ln82_reg_654_pp0_iter4_reg[7 : 0] <= zext_ln82_reg_654_pp0_iter3_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln87_fu_218_p2 == 1'd0))) begin
        b_V_reg_635 <= b_V_fu_230_p1;
        g_V_reg_642 <= {{rgb2hsv_in_data18_dout[15:8]}};
        r_V_reg_648 <= {{rgb2hsv_in_data18_dout[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        diff_V_reg_734 <= diff_V_fu_381_p2;
        ret_V_10_reg_764 <= ret_V_10_fu_406_p2;
        ret_V_11_reg_769 <= ret_V_11_fu_410_p2;
        ret_V_16_reg_759 <= ret_V_16_fu_402_p2;
        vg_reg_748 <= vg_fu_393_p2;
        vr_reg_742 <= vr_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
        trunc_ln2_reg_804 <= {{trunc_ln2_fu_556_p1[19:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        v_3_reg_679 <= v_3_fu_286_p2;
        xf_cv_icvSaturate8u_cv_load_reg_674 <= xf_cv_icvSaturate8u_cv_q3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        vmin_V_reg_704 <= vmin_V_fu_329_p2;
        zext_ln1496_1_reg_694[7 : 0] <= zext_ln1496_1_fu_309_p1[7 : 0];
        zext_ln82_1_reg_689[8 : 0] <= zext_ln82_1_fu_306_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (icmp_ln87_reg_631_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        zext_ln1496_reg_662[7 : 0] <= zext_ln1496_fu_262_p1[7 : 0];
        zext_ln82_reg_654[7 : 0] <= zext_ln82_fu_259_p1[7 : 0];
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter10_fsm_state11_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0))) begin
        ap_ST_iter11_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_iter11_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

assign ap_ST_iter5_fsm_state6_blk = 1'b0;

assign ap_ST_iter6_fsm_state7_blk = 1'b0;

assign ap_ST_iter7_fsm_state8_blk = 1'b0;

assign ap_ST_iter8_fsm_state9_blk = 1'b0;

assign ap_ST_iter9_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln87_fu_218_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_iter8_fsm_state0) & (1'b1 == ap_CS_iter7_fsm_state0) & (1'b1 == ap_CS_iter6_fsm_state0) & (1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_CS_iter11_fsm_state0) & (1'b1 == ap_CS_iter10_fsm_state0) & (1'b1 == ap_CS_iter9_fsm_state0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 64'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_112;
    end
end

always @ (*) begin
    if (((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter9_fsm_state10)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_603_ce = 1'b1;
    end else begin
        grp_fu_603_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter9_fsm_state10)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter10_fsm_state11)))) begin
        grp_fu_612_ce = 1'b1;
    end else begin
        grp_fu_612_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln87_fu_218_p2 == 1'd0))) begin
        rgb2hsv_in_data18_blk_n = rgb2hsv_in_data18_empty_n;
    end else begin
        rgb2hsv_in_data18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln87_fu_218_p2 == 1'd0))) begin
        rgb2hsv_in_data18_read = 1'b1;
    end else begin
        rgb2hsv_in_data18_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
        rgb2hsv_out_data19_blk_n = rgb2hsv_out_data19_full_n;
    end else begin
        rgb2hsv_out_data19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
        rgb2hsv_out_data19_write = 1'b1;
    end else begin
        rgb2hsv_out_data19_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_ce0 = 1'b1;
    end else begin
        void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_ce0 = 1'b1;
    end else begin
        void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        xf_cv_icvSaturate8u_cv_ce0 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        xf_cv_icvSaturate8u_cv_ce1 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        xf_cv_icvSaturate8u_cv_ce2 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        xf_cv_icvSaturate8u_cv_ce3 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & ~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter7_fsm)
        ap_ST_iter7_fsm_state8 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end
        end
        ap_ST_iter7_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter7_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter8_fsm)
        ap_ST_iter8_fsm_state9 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state0;
            end else begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end
        end
        ap_ST_iter8_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end else begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter8_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter9_fsm)
        ap_ST_iter9_fsm_state10 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state0;
            end else begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end
        end
        ap_ST_iter9_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end else begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter9_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter10_fsm)
        ap_ST_iter10_fsm_state11 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end else if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b0 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state0;
            end else begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end
        end
        ap_ST_iter10_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end else begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter10_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter11_fsm)
        ap_ST_iter11_fsm_state12 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (1'b0 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state0;
            end else if (((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (icmp_ln87_reg_631_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0)) & (1'b1 == ap_CS_iter10_fsm_state11)))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end else begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end
        end
        ap_ST_iter11_fsm_state0 : begin
            if ((~((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end else begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter11_fsm = 'bx;
        end
    endcase
end

assign add_ln116_1_fu_510_p2 = ($signed(zext_ln116_1_fu_506_p1) + $signed(sext_ln116_2_fu_496_p1));

assign add_ln116_2_fu_526_p2 = ($signed(sext_ln116_3_fu_522_p1) + $signed(sext_ln116_1_fu_479_p1));

assign add_ln116_fu_467_p2 = ($signed(zext_ln116_fu_463_p1) + $signed(sext_ln116_fu_453_p1));

assign add_ln120_fu_589_p2 = (select_ln118_fu_581_p3 + trunc_ln118_1_fu_572_p4);

assign add_ln1495_fu_271_p2 = (ret_V_12_fu_265_p2 + zext_ln1496_fu_262_p1);

assign add_ln186_1_fu_366_p2 = (xf_cv_icvSaturate8u_cv_q1 + b_V_reg_635_pp0_iter3_reg);

assign add_ln186_fu_371_p2 = (add_ln186_1_fu_366_p2 + xf_cv_icvSaturate8u_cv_load_reg_674_pp0_iter3_reg);

assign add_ln87_fu_224_p2 = (ap_sig_allocacmp_indvar_flatten_load + 64'd1);

assign and_ln116_1_fu_516_p2 = (select_ln1496_1_fu_488_p3 & add_ln116_1_fu_510_p2);

assign and_ln116_2_fu_532_p2 = (select_ln1496_fu_445_p3 & add_ln116_2_fu_526_p2);

assign and_ln116_fu_473_p2 = (select_ln85_1_fu_421_p3 & add_ln116_fu_467_p2);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter10_fsm_state0 = ap_CS_iter10_fsm[32'd0];

assign ap_CS_iter10_fsm_state11 = ap_CS_iter10_fsm[32'd1];

assign ap_CS_iter11_fsm_state0 = ap_CS_iter11_fsm[32'd0];

assign ap_CS_iter11_fsm_state12 = ap_CS_iter11_fsm[32'd1];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state0 = ap_CS_iter6_fsm[32'd0];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

assign ap_CS_iter7_fsm_state0 = ap_CS_iter7_fsm[32'd0];

assign ap_CS_iter7_fsm_state8 = ap_CS_iter7_fsm[32'd1];

assign ap_CS_iter8_fsm_state0 = ap_CS_iter8_fsm[32'd0];

assign ap_CS_iter8_fsm_state9 = ap_CS_iter8_fsm[32'd1];

assign ap_CS_iter9_fsm_state0 = ap_CS_iter9_fsm[32'd0];

assign ap_CS_iter9_fsm_state10 = ap_CS_iter9_fsm[32'd1];

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter11 = ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_866 = (~((ap_start_int == 1'b0) | ((icmp_ln87_reg_631_pp0_iter10_reg == 1'd0) & (rgb2hsv_out_data19_full_n == 1'b0) & (1'b1 == ap_CS_iter11_fsm_state12)) | ((icmp_ln87_fu_218_p2 == 1'd0) & (rgb2hsv_in_data18_empty_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_V_fu_230_p1 = rgb2hsv_in_data18_dout[7:0];

assign diff_V_fu_381_p2 = (sub_ln186_fu_376_p2 + add_ln186_reg_728);

assign grp_fu_603_p0 = void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_q0[19:0];

assign grp_fu_603_p1 = grp_fu_603_p10;

assign grp_fu_603_p10 = diff_V_reg_734;

assign grp_fu_603_p2 = 20'd2048;

assign grp_fu_612_p2 = grp_fu_612_p20;

assign grp_fu_612_p20 = trunc_ln117_fu_548_p1;

assign grp_fu_612_p3 = 30'd2048;

assign icmp_ln87_fu_218_p2 = ((ap_sig_allocacmp_indvar_flatten_load == bound) ? 1'b1 : 1'b0);

assign icmp_ln87_reg_631_pp0_iter0_reg = icmp_ln87_reg_631;

assign ret_V_10_fu_406_p2 = (zext_ln82_reg_654_pp0_iter4_reg - zext_ln186_1_reg_717);

assign ret_V_11_fu_410_p2 = (zext_ln186_1_reg_717 - zext_ln1496_reg_662_pp0_iter4_reg);

assign ret_V_12_fu_265_p2 = ($signed(9'd256) - $signed(zext_ln82_fu_259_p1));

assign ret_V_13_fu_312_p2 = (zext_ln1496_1_fu_309_p1 - zext_ln82_1_fu_306_p1);

assign ret_V_14_fu_291_p2 = (zext_ln82_reg_654 - zext_ln1496_reg_662);

assign ret_V_15_fu_349_p2 = (zext_ln186_fu_343_p1 - zext_ln186_1_fu_346_p1);

assign ret_V_16_fu_402_p2 = (zext_ln1496_reg_662_pp0_iter4_reg - zext_ln82_reg_654_pp0_iter4_reg);

assign ret_V_4_fu_295_p2 = (ret_V_14_fu_291_p2 ^ 9'd256);

assign ret_V_6_fu_355_p2 = (ret_V_15_fu_349_p2 ^ 9'd256);

assign ret_V_9_fu_435_p2 = (select_ln85_fu_414_p3 & ret_V_16_reg_759);

assign ret_V_fu_318_p2 = (ret_V_13_fu_312_p2 + 10'd256);

assign rgb2hsv_out_data19_din = {{{add_ln186_reg_728_pp0_iter10_reg}, {trunc_ln2_reg_804_pp0_iter10_reg}}, {add_ln120_reg_809}};

assign select_ln118_fu_581_p3 = ((tmp_fu_565_p3[0:0] == 1'b1) ? 8'd180 : 8'd0);

assign select_ln1496_1_fu_488_p3 = ((xor_ln116_1_fu_483_p2[0:0] == 1'b1) ? 12'd4095 : 12'd0);

assign select_ln1496_fu_445_p3 = ((xor_ln116_fu_440_p2[0:0] == 1'b1) ? 13'd8191 : 13'd0);

assign select_ln85_1_fu_421_p3 = ((vg_reg_748[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln85_fu_414_p3 = ((vr_reg_742[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign sext_ln116_1_fu_479_p1 = $signed(and_ln116_fu_473_p2);

assign sext_ln116_2_fu_496_p1 = $signed(ret_V_11_reg_769);

assign sext_ln116_3_fu_522_p1 = $signed(and_ln116_1_fu_516_p2);

assign sext_ln116_fu_453_p1 = $signed(ret_V_10_reg_764);

assign sext_ln541_fu_324_p1 = $signed(ret_V_fu_318_p2);

assign shl_ln116_1_fu_499_p3 = {{diff_V_reg_734}, {2'd0}};

assign shl_ln_fu_456_p3 = {{diff_V_reg_734}, {1'd0}};

assign sub_ln186_fu_376_p2 = (xf_cv_icvSaturate8u_cv_q0 - vmin_V_reg_704_pp0_iter4_reg);

assign tmp_fu_565_p1 = grp_fu_612_p4;

assign tmp_fu_565_p3 = tmp_fu_565_p1[32'd29];

assign trunc_ln117_fu_548_p1 = void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_q0[16:0];

assign trunc_ln118_1_fu_572_p1 = grp_fu_612_p4;

assign trunc_ln118_1_fu_572_p4 = {{trunc_ln118_1_fu_572_p1[19:12]}};

assign trunc_ln2_fu_556_p1 = grp_fu_603_p3;

assign v_3_fu_286_p2 = (zext_ln106_fu_282_p1 + zext_ln82_reg_654);

assign v_fu_338_p2 = (zext_ln82_1_reg_689 + zext_ln107_fu_334_p1);

assign vg_fu_393_p2 = ((v_reg_710 == zext_ln1019_fu_390_p1) ? 1'b1 : 1'b0);

assign vmin_V_fu_329_p2 = (b_V_reg_635_pp0_iter2_reg - xf_cv_icvSaturate8u_cv_q2);

assign void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_hdiv_address0 = zext_ln541_fu_538_p1;

assign void_bgr2hsv_patch_Mat_9_128_128_1_0_Mat_9_128_128_1_0_sdiv_address0 = zext_ln115_fu_398_p1;

assign vr_fu_386_p2 = ((v_reg_710 == zext_ln1496_1_reg_694_pp0_iter4_reg) ? 1'b1 : 1'b0);

assign xf_cv_icvSaturate8u_cv_address0 = zext_ln541_3_fu_361_p1;

assign xf_cv_icvSaturate8u_cv_address1 = sext_ln541_fu_324_p1;

assign xf_cv_icvSaturate8u_cv_address2 = zext_ln541_2_fu_301_p1;

assign xf_cv_icvSaturate8u_cv_address3 = zext_ln541_1_fu_277_p1;

assign xor_ln116_1_fu_483_p2 = (vg_reg_748 ^ 1'd1);

assign xor_ln116_fu_440_p2 = (vr_reg_742 ^ 1'd1);

assign zext_ln1019_fu_390_p1 = g_V_reg_642_pp0_iter4_reg;

assign zext_ln106_fu_282_p1 = xf_cv_icvSaturate8u_cv_q3;

assign zext_ln107_fu_334_p1 = xf_cv_icvSaturate8u_cv_q1;

assign zext_ln115_fu_398_p1 = v_reg_710;

assign zext_ln116_1_fu_506_p1 = shl_ln116_1_fu_499_p3;

assign zext_ln116_fu_463_p1 = shl_ln_fu_456_p3;

assign zext_ln1496_1_fu_309_p1 = r_V_reg_648_pp0_iter2_reg;

assign zext_ln1496_fu_262_p1 = g_V_reg_642;

assign zext_ln186_1_fu_346_p1 = r_V_reg_648_pp0_iter3_reg;

assign zext_ln186_fu_343_p1 = vmin_V_reg_704;

assign zext_ln541_1_fu_277_p1 = add_ln1495_fu_271_p2;

assign zext_ln541_2_fu_301_p1 = ret_V_4_fu_295_p2;

assign zext_ln541_3_fu_361_p1 = ret_V_6_fu_355_p2;

assign zext_ln541_fu_538_p1 = diff_V_reg_734;

assign zext_ln82_1_fu_306_p1 = v_3_reg_679;

assign zext_ln82_fu_259_p1 = b_V_reg_635;

always @ (posedge ap_clk) begin
    zext_ln82_reg_654[8] <= 1'b0;
    zext_ln82_reg_654_pp0_iter2_reg[8] <= 1'b0;
    zext_ln82_reg_654_pp0_iter3_reg[8] <= 1'b0;
    zext_ln82_reg_654_pp0_iter4_reg[8] <= 1'b0;
    zext_ln1496_reg_662[8] <= 1'b0;
    zext_ln1496_reg_662_pp0_iter2_reg[8] <= 1'b0;
    zext_ln1496_reg_662_pp0_iter3_reg[8] <= 1'b0;
    zext_ln1496_reg_662_pp0_iter4_reg[8] <= 1'b0;
    zext_ln82_1_reg_689[9] <= 1'b0;
    zext_ln1496_1_reg_694[9:8] <= 2'b00;
    zext_ln1496_1_reg_694_pp0_iter4_reg[9:8] <= 2'b00;
    zext_ln186_1_reg_717[8] <= 1'b0;
end

endmodule //rgb2hsv_cv_bgr2hsv_patch_9_128_128_1_0_0_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_91_2
