# Read the design
read_file -format verilog {rtl/relation.v}

current_design

# Read the top file
# read_file -top 

# Define macro info
# read_file -define
