{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715925435031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715925435032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:57:14 2024 " "Processing started: Fri May 17 14:57:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715925435032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715925435032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psj -c psj " "Command: quartus_map --read_settings_files=on --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715925435032 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715925435472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/altera/projects/psj/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univexample03291.v 1 1 " "Found 1 design units, including 1 entities, in source file univexample03291.v" { { "Info" "ISGN_ENTITY_NAME" "1 univexample03291 " "Found entity 1: univexample03291" {  } { { "univexample03291.v" "" { Text "C:/altera/projects/psj/univexample03291.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psj.v 0 0 " "Found 0 design units, including 0 entities, in source file psj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/projects/psj/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example0405.v 1 1 " "Found 1 design units, including 1 entities, in source file example0405.v" { { "Info" "ISGN_ENTITY_NAME" "1 example0405 " "Found entity 1: example0405" {  } { { "example0405.v" "" { Text "C:/altera/projects/psj/example0405.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/projects/psj/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_padder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_padder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_padder " "Found entity 1: four_bit_padder" {  } { { "four_bit_padder.v" "" { Text "C:/altera/projects/psj/four_bit_padder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a seg_7.v(2) " "Verilog HDL Declaration information at seg_7.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "seg_7.v" "" { Text "C:/altera/projects/psj/seg_7.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715925435550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/altera/projects/psj/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/altera/projects/psj/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/altera/projects/psj/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_2.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_2 " "Found entity 1: seg_7_2" {  } { { "seg_7_2.v" "" { Text "C:/altera/projects/psj/seg_7_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_map.v 1 1 " "Found 1 design units, including 1 entities, in source file input_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_map " "Found entity 1: input_map" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715925435576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715925435577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715925435577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715925435577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_hex " "Found entity 1: seg_7_hex" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435577 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/altera/projects/psj/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1715925435580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/altera/projects/psj/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715925435581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715925435581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_map " "Elaborating entity \"input_map\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715925435616 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED input_map.v(4) " "Output port \"LED\" at input_map.v(4) has no driver" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715925435617 "|input_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:FIN " "Elaborating entity \"final\" for hierarchy \"final:FIN\"" {  } { { "input_map.v" "FIN" { Text "C:/altera/projects/psj/input_map.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_padder final:FIN\|four_bit_padder:ADDER " "Elaborating entity \"four_bit_padder\" for hierarchy \"final:FIN\|four_bit_padder:ADDER\"" {  } { { "final.v" "ADDER" { Text "C:/altera/projects/psj/final.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder final:FIN\|four_bit_padder:ADDER\|full_adder:F1 " "Elaborating entity \"full_adder\" for hierarchy \"final:FIN\|four_bit_padder:ADDER\|full_adder:F1\"" {  } { { "four_bit_padder.v" "F1" { Text "C:/altera/projects/psj/four_bit_padder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder final:FIN\|four_bit_padder:ADDER\|full_adder:F1\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"final:FIN\|four_bit_padder:ADDER\|full_adder:F1\|half_adder:HA1\"" {  } { { "full_adder.v" "HA1" { Text "C:/altera/projects/psj/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter final:FIN\|bcd_converter:BCD " "Elaborating entity \"bcd_converter\" for hierarchy \"final:FIN\|bcd_converter:BCD\"" {  } { { "final.v" "BCD" { Text "C:/altera/projects/psj/final.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7_2 final:FIN\|seg_7_2:TDSEG " "Elaborating entity \"seg_7_2\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\"" {  } { { "final.v" "TDSEG" { Text "C:/altera/projects/psj/final.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt final:FIN\|seg_7_2:TDSEG\|cnt:C1 " "Elaborating entity \"cnt\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\"" {  } { { "seg_7_2.v" "C1" { Text "C:/altera/projects/psj/seg_7_2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0 " "Elaborating entity \"cnt8\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\"" {  } { { "cnt.v" "U0" { Text "C:/altera/projects/psj/cnt.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 final:FIN\|seg_7_2:TDSEG\|seg_7:LSD " "Elaborating entity \"seg_7\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|seg_7:LSD\"" {  } { { "seg_7_2.v" "LSD" { Text "C:/altera/projects/psj/seg_7_2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 final:FIN\|seg_7_2:TDSEG\|mux2to1:M1 " "Elaborating entity \"mux2to1\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|mux2to1:M1\"" {  } { { "seg_7_2.v" "M1" { Text "C:/altera/projects/psj/seg_7_2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715925435683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715925436117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] GND " "Pin \"SEG\[7\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CA\[0\] GND " "Pin \"CA\[0\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|CA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CA\[1\] GND " "Pin \"CA\[1\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|CA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p GND " "Pin \"p\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715925436189 "|input_map|p"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715925436189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715925436301 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715925436404 ""} { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715925436404 ""} { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715925436404 ""} { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715925436404 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1715925436404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/psj/output_files/psj.map.smsg " "Generated suppressed messages file C:/altera/projects/psj/output_files/psj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715925436473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715925436570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715925436570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715925436602 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715925436602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715925436602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715925436602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715925436622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 14:57:16 2024 " "Processing ended: Fri May 17 14:57:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715925436622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715925436622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715925436622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715925436622 ""}
