./sim_define.v

//////// RTL ///////////////////

+incdir+../../src/rtl
../../src/rtl/ASYNC_RAM_DP_WBE.v

../../testbench/testbench.v
