

================================================================
== Vitis HLS Report for 'arp_table'
================================================================
* Date:           Wed Jul 20 00:54:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.188 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        3|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|     140|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|     140|     161|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |arpTable_macAddress_V_U  |arp_table_arpTable_macAddress_V  |        2|  0|   0|    0|   256|   48|     1|        12288|
    |arpTable_valid_U         |arp_table_arpTable_valid         |        1|  0|   0|    0|   256|    1|     1|          256|
    +-------------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                 |        3|  0|   0|    0|   512|   49|     2|        12544|
    +-------------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_186                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_47                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state3     |       and|   0|  0|   2|           1|           1|
    |tmp_1_i_nbreadreq_fu_92_p3         |       and|   0|  0|   2|           1|           0|
    |tmp_i_34_nbreadreq_fu_84_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_76_p3           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  44|          22|          20|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                       |   9|          2|    1|          2|
    |arpRequestMetaFifo_blk_n                      |   9|          2|    1|          2|
    |arpRequestMetaFifo_din                        |  14|          3|   32|         96|
    |arpTableInsertFifo_blk_n                      |   9|          2|    1|          2|
    |arpTable_macAddress_V_address0                |  20|          4|    8|         32|
    |arpTable_valid_address0                       |  20|          4|    8|         32|
    |m_axis_arp_lookup_reply_V_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_host_arp_lookup_reply_V_TDATA_blk_n    |   9|          2|    1|          2|
    |s_axis_arp_lookup_request_V_TDATA_blk_n       |   9|          2|    1|          2|
    |s_axis_host_arp_lookup_request_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 117|         25|   55|        174|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |currEntry_valid_1_reg_346           |   1|   0|    1|          0|
    |currEntry_valid_2_reg_337           |   1|   0|    1|          0|
    |query_ip_V_1_reg_307                |  32|   0|   32|          0|
    |query_ip_V_1_reg_307_pp0_iter1_reg  |  32|   0|   32|          0|
    |query_ip_V_reg_322                  |  32|   0|   32|          0|
    |query_ip_V_reg_322_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_i_reg_303                     |   1|   0|    1|          0|
    |tmp_1_i_reg_303_pp0_iter1_reg       |   1|   0|    1|          0|
    |tmp_i_34_reg_299                    |   1|   0|    1|          0|
    |tmp_i_34_reg_299_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_i_reg_295                       |   1|   0|    1|          0|
    |tmp_i_reg_295_pp0_iter1_reg         |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 140|   0|  140|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|                         arp_table|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|                         arp_table|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|                         arp_table|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|                         arp_table|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|                         arp_table|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|                         arp_table|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|                         arp_table|  return value|
|s_axis_host_arp_lookup_request_V_TVALID  |   in|    1|        axis|  s_axis_host_arp_lookup_request_V|       pointer|
|s_axis_host_arp_lookup_request_V_TDATA   |   in|   32|        axis|  s_axis_host_arp_lookup_request_V|       pointer|
|s_axis_host_arp_lookup_request_V_TREADY  |  out|    1|        axis|  s_axis_host_arp_lookup_request_V|       pointer|
|s_axis_arp_lookup_request_V_TVALID       |   in|    1|        axis|       s_axis_arp_lookup_request_V|       pointer|
|s_axis_arp_lookup_request_V_TDATA        |   in|   32|        axis|       s_axis_arp_lookup_request_V|       pointer|
|s_axis_arp_lookup_request_V_TREADY       |  out|    1|        axis|       s_axis_arp_lookup_request_V|       pointer|
|arpTableInsertFifo_dout                  |   in|  192|     ap_fifo|                arpTableInsertFifo|       pointer|
|arpTableInsertFifo_empty_n               |   in|    1|     ap_fifo|                arpTableInsertFifo|       pointer|
|arpTableInsertFifo_read                  |  out|    1|     ap_fifo|                arpTableInsertFifo|       pointer|
|m_axis_host_arp_lookup_reply_V_TREADY    |   in|    1|        axis|    m_axis_host_arp_lookup_reply_V|       pointer|
|m_axis_host_arp_lookup_reply_V_TDATA     |  out|  128|        axis|    m_axis_host_arp_lookup_reply_V|       pointer|
|m_axis_host_arp_lookup_reply_V_TVALID    |  out|    1|        axis|    m_axis_host_arp_lookup_reply_V|       pointer|
|m_axis_arp_lookup_reply_V_TREADY         |   in|    1|        axis|         m_axis_arp_lookup_reply_V|       pointer|
|m_axis_arp_lookup_reply_V_TDATA          |  out|  128|        axis|         m_axis_arp_lookup_reply_V|       pointer|
|m_axis_arp_lookup_reply_V_TVALID         |  out|    1|        axis|         m_axis_arp_lookup_reply_V|       pointer|
|arpRequestMetaFifo_din                   |  out|   32|     ap_fifo|                arpRequestMetaFifo|       pointer|
|arpRequestMetaFifo_full_n                |   in|    1|     ap_fifo|                arpRequestMetaFifo|       pointer|
|arpRequestMetaFifo_write                 |  out|    1|     ap_fifo|                arpRequestMetaFifo|       pointer|
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+

