{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500773946324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500773946331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 20:39:06 2017 " "Processing started: Sat Jul 22 20:39:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500773946331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773946331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773946332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500773947239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500773947239 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosII.qsys " "Elaborating Qsys system entity \"niosII.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500773971159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:41 Progress: Loading DE0Nano_NIOSII/niosII.qsys " "2017.07.22.20:39:41 Progress: Loading DE0Nano_NIOSII/niosII.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773981429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:42 Progress: Reading input file " "2017.07.22.20:39:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773982461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:42 Progress: Adding clock_50 \[clock_source 17.0\] " "2017.07.22.20:39:42 Progress: Adding clock_50 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773982703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:45 Progress: Parameterizing module clock_50 " "2017.07.22.20:39:45 Progress: Parameterizing module clock_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773985005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:45 Progress: Adding cpu \[altera_nios2_gen2 17.0\] " "2017.07.22.20:39:45 Progress: Adding cpu \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773985009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:45 Progress: Parameterizing module cpu " "2017.07.22.20:39:45 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773985880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:45 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 17.0\] " "2017.07.22.20:39:45 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773985900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:46 Progress: Parameterizing module epcs " "2017.07.22.20:39:46 Progress: Parameterizing module epcs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773986066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:46 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\] " "2017.07.22.20:39:46 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773986075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:46 Progress: Parameterizing module jtag " "2017.07.22.20:39:46 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773986204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:46 Progress: Adding port_gpio_0 \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:39:46 Progress: Adding port_gpio_0 \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773986210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module port_gpio_0 " "2017.07.22.20:39:47 Progress: Parameterizing module port_gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding port_key \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:39:47 Progress: Adding port_key \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module port_key " "2017.07.22.20:39:47 Progress: Parameterizing module port_key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding port_led \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:39:47 Progress: Adding port_led \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module port_led " "2017.07.22.20:39:47 Progress: Parameterizing module port_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding port_sw \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:39:47 Progress: Adding port_sw \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module port_sw " "2017.07.22.20:39:47 Progress: Parameterizing module port_sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding ram_clk \[clock_source 17.0\] " "2017.07.22.20:39:47 Progress: Adding ram_clk \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module ram_clk " "2017.07.22.20:39:47 Progress: Parameterizing module ram_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.0\] " "2017.07.22.20:39:47 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module rs232_0 " "2017.07.22.20:39:47 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.0\] " "2017.07.22.20:39:47 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module rs232_1 " "2017.07.22.20:39:47 Progress: Parameterizing module rs232_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.07.22.20:39:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module sdram " "2017.07.22.20:39:47 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding sys_clk \[clock_source 17.0\] " "2017.07.22.20:39:47 Progress: Adding sys_clk \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module sys_clk " "2017.07.22.20:39:47 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.0\] " "2017.07.22.20:39:47 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module sys_id " "2017.07.22.20:39:47 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding sys_pll \[altpll 17.0\] " "2017.07.22.20:39:47 Progress: Adding sys_pll \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module sys_pll " "2017.07.22.20:39:47 Progress: Parameterizing module sys_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Adding timer_0 \[altera_avalon_timer 17.0\] " "2017.07.22.20:39:47 Progress: Adding timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing module timer_0 " "2017.07.22.20:39:47 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Building connections " "2017.07.22.20:39:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Parameterizing connections " "2017.07.22.20:39:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:47 Progress: Validating " "2017.07.22.20:39:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773987858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:39:49 Progress: Done reading input file " "2017.07.22.20:39:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773989447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design. " "NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sys_id: Time stamp will be automatically updated when this component is generated. " "NiosII.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773990949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH " "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773993701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_009.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_009.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773999156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774007984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Starting RTL generation for module 'niosII_epcs' " "Epcs: Starting RTL generation for module 'niosII_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774008268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0001_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0001_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  \] " "Epcs:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0001_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0001_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774008268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Done RTL generation for module 'niosII_epcs' " "Epcs: Done RTL generation for module 'niosII_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774009712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: \"niosII\" instantiated altera_avalon_epcs_flash_controller \"epcs\" " "Epcs: \"niosII\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774009724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'niosII_jtag' " "Jtag: Starting RTL generation for module 'niosII_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774009879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0002_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0002_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774009879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'niosII_jtag' " "Jtag: Done RTL generation for module 'niosII_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774010678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774010685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_gpio_0: Starting Generation of Parallel Port " "Port_gpio_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774010705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_gpio_0: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_gpio_0\" " "Port_gpio_0: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774010870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: Starting Generation of Parallel Port " "Port_key: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774010875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_key\" " "Port_key: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: Starting Generation of Parallel Port " "Port_led: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_led\" " "Port_led: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_sw: Starting Generation of Parallel Port " "Port_sw: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_sw: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_sw\" " "Port_sw: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"niosII\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"niosII\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'niosII_sdram' " "Sdram: Starting RTL generation for module 'niosII_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0008_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0008_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774011722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'niosII_sdram' " "Sdram: Done RTL generation for module 'niosII_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774012652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"niosII\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"niosII\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774012657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"niosII\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"niosII\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774012691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"niosII\" instantiated altpll \"sys_pll\" " "Sys_pll: \"niosII\" instantiated altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774015192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'niosII_timer_0' " "Timer_0: Starting RTL generation for module 'niosII_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774015215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0012_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0012_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774015215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'niosII_timer_0' " "Timer_0: Done RTL generation for module 'niosII_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774015967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"niosII\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"niosII\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774015973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774020292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774020594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774020918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774021146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774021393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774021579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774021779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774021979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774022178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774022365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774022537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774022704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774022893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774026181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774026262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"niosII\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"niosII\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774026269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774026286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosII_cpu_cpu' " "Cpu: Starting RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774026335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0016_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_4384110765134736591.dir/0016_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774026335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:27 (*) Starting Nios II generation " "Cpu: # 2017.07.22 20:40:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:27 (*)   Checking for plaintext license. " "Cpu: # 2017.07.22 20:40:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:28 (*)   Plaintext license not found. " "Cpu: # 2017.07.22 20:40:28 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:28 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.07.22 20:40:28 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:28 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.07.22 20:40:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:28 (*)   Creating all objects for CPU " "Cpu: # 2017.07.22 20:40:28 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:31 (*)   Generating RTL from CPU objects " "Cpu: # 2017.07.22 20:40:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:31 (*)   Creating plain-text RTL " "Cpu: # 2017.07.22 20:40:31 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:40:32 (*) Done Nios II generation " "Cpu: # 2017.07.22 20:40:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosII_cpu_cpu' " "Cpu: Done RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774032996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\" " "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\" " "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774033845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774034062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_011\" " "Avalon_st_adapter_011: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774034261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774034271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_011\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_011\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774034283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Done \"niosII\" with 44 modules, 73 files " "NiosII: Done \"niosII\" with 44 modules, 73 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774034286 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosII.qsys " "Finished elaborating Qsys system entity \"niosII.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774036221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "db/ip/niosii/niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niosii/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niosii/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niosii/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036633 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036644 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036644 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036644 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036644 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/niosii/submodules/altera_up_rs232_counters.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036710 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1500774036713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_epcs_sub " "Found entity 1: niosII_epcs_sub" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036784 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_epcs " "Found entity 2: niosII_epcs" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_sim_scfifo_w " "Found entity 1: niosII_jtag_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036793 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_scfifo_w " "Found entity 2: niosII_jtag_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036793 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_sim_scfifo_r " "Found entity 3: niosII_jtag_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036793 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_scfifo_r " "Found entity 4: niosII_jtag_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036793 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag " "Found entity 5: niosII_jtag" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_008 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_008" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036852 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036858 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036864 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_010_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036870 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_010 " "Found entity 2: niosII_mm_interconnect_0_router_010" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500774036873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_013_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036875 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_013 " "Found entity 2: niosII_mm_interconnect_0_router_013" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_008 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_008" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_gpio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_gpio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_gpio_0 " "Found entity 1: niosII_port_gpio_0" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_key " "Found entity 1: niosII_port_key" {  } { { "db/ip/niosii/submodules/niosii_port_key.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_led " "Found entity 1: niosII_port_led" {  } { { "db/ip/niosii/submodules/niosii_port_led.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_led.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_sw " "Found entity 1: niosII_port_sw" {  } { { "db/ip/niosii/submodules/niosii_port_sw.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_rs232_0 " "Found entity 1: niosII_rs232_0" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sdram_input_efifo_module " "Found entity 1: niosII_sdram_input_efifo_module" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036912 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sdram " "Found entity 2: niosII_sdram" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_id " "Found entity 1: niosII_sys_id" {  } { { "db/ip/niosii/submodules/niosii_sys_id.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_pll_dffpipe_l2c " "Found entity 1: niosII_sys_pll_dffpipe_l2c" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036920 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sys_pll_stdsync_sv6 " "Found entity 2: niosII_sys_pll_stdsync_sv6" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036920 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_sys_pll_altpll_8ra2 " "Found entity 3: niosII_sys_pll_altpll_8ra2" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036920 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_sys_pll " "Found entity 4: niosII_sys_pll" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_timer_0 " "Found entity 1: niosII_timer_0" {  } { { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774036926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774036926 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_epcs.v(402) " "Verilog HDL or VHDL warning at niosii_epcs.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500774036961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(318) " "Verilog HDL or VHDL warning at niosii_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500774036968 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(328) " "Verilog HDL or VHDL warning at niosii_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500774036969 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(338) " "Verilog HDL or VHDL warning at niosii_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500774036969 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(682) " "Verilog HDL or VHDL warning at niosii_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500774036973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0nano_niosii.v 1 1 " "Using design file de0nano_niosii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Nano_NIOSII " "Found entity 1: DE0Nano_NIOSII" {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774037120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500774037120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0Nano_NIOSII " "Elaborating entity \"DE0Nano_NIOSII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500774037129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII niosII:u0 " "Elaborating entity \"niosII\" for hierarchy \"niosII:u0\"" {  } { { "de0nano_niosii.v" "u0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu niosII:u0\|niosII_cpu:cpu " "Elaborating entity \"niosII_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\"" {  } { { "db/ip/niosii/niosii.v" "cpu" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu " "Elaborating entity \"niosII_cpu_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "cpu" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_test_bench niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench " "Elaborating entity \"niosII_cpu_cpu_test_bench\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_test_bench" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_a_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a " "Elaborating entity \"niosII_cpu_cpu_register_bank_a_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_a" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774037900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774037901 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774037901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774038004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774038004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_b_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b " "Elaborating entity \"niosII_cpu_cpu_register_bank_b_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_b" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci " "Elaborating entity \"niosII_cpu_cpu_nios2_oci\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_debug niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774038457 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774038457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_break niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_break\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_xbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_itrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dtrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_td_mode niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774038964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_pib niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_im niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_im\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_avalon_reg niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosII_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_ocimem niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosII_cpu_cpu_nios2_ocimem\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ociram_sp_ram_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosII_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039446 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774039446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774039555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774039555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_wrapper niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosII_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_tck niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosII_cpu_cpu_debug_slave_tck\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_sysclk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosII_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "niosII_cpu_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774039901 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774039901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774039992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_epcs niosII:u0\|niosII_epcs:epcs " "Elaborating entity \"niosII_epcs\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\"" {  } { { "db/ip/niosii/niosii.v" "epcs" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_epcs_sub niosII:u0\|niosII_epcs:epcs\|niosII_epcs_sub:the_niosII_epcs_sub " "Elaborating entity \"niosII_epcs_sub\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|niosII_epcs_sub:the_niosII_epcs_sub\"" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "the_niosII_epcs_sub" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "the_boot_copier_rom" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosII_epcs_boot_rom.hex " "Parameter \"init_file\" = \"niosII_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774041770 ""}  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774041770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0941 " "Found entity 1: altsyncram_0941" {  } { { "db/altsyncram_0941.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_0941.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774041865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774041865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0941 niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0941:auto_generated " "Elaborating entity \"altsyncram_0941\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0941:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774041867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag niosII:u0\|niosII_jtag:jtag " "Elaborating entity \"niosII_jtag\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\"" {  } { { "db/ip/niosii/niosii.v" "jtag" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_scfifo_w niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w " "Elaborating entity \"niosII_jtag_scfifo_w\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "the_niosII_jtag_scfifo_w" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "wfifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774042739 ""}  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774042739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774042826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774042826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774042865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774042865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774042907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774042907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774042909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774043031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774043031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774043033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774043150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774043150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774043153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774043278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774043278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774043280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_scfifo_r niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r " "Elaborating entity \"niosII_jtag_scfifo_r\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "the_niosII_jtag_scfifo_r" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774043317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "niosII_jtag_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Instantiated megafunction \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774044118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774044118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774044118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774044118 ""}  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774044118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_gpio_0 niosII:u0\|niosII_port_gpio_0:port_gpio_0 " "Elaborating entity \"niosII_port_gpio_0\" for hierarchy \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\"" {  } { { "db/ip/niosii/niosii.v" "port_gpio_0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_key niosII:u0\|niosII_port_key:port_key " "Elaborating entity \"niosII_port_key\" for hierarchy \"niosII:u0\|niosII_port_key:port_key\"" {  } { { "db/ip/niosii/niosii.v" "port_key" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data niosii_port_key.v(91) " "Verilog HDL or VHDL warning at niosii_port_key.v(91): object \"data\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/niosii_port_key.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500774044421 "|DE0Nano_NIOSII|niosII:u0|niosII_port_key:port_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_led niosII:u0\|niosII_port_led:port_led " "Elaborating entity \"niosII_port_led\" for hierarchy \"niosII:u0\|niosII_port_led:port_led\"" {  } { { "db/ip/niosii/niosii.v" "port_led" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_sw niosII:u0\|niosII_port_sw:port_sw " "Elaborating entity \"niosII_port_sw\" for hierarchy \"niosII:u0\|niosII_port_sw:port_sw\"" {  } { { "db/ip/niosii/niosii.v" "port_sw" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data niosii_port_sw.v(91) " "Verilog HDL or VHDL warning at niosii_port_sw.v(91): object \"data\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/niosii_port_sw.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500774044489 "|DE0Nano_NIOSII|niosII:u0|niosII_port_sw:port_sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_rs232_0 niosII:u0\|niosII_rs232_0:rs232_0 " "Elaborating entity \"niosII_rs232_0\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\"" {  } { { "db/ip/niosii/niosii.v" "rs232_0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity niosii_rs232_0.v(104) " "Verilog HDL or VHDL warning at niosii_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500774044524 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "RS232_In_Deserializer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/niosii/submodules/altera_up_rs232_counters.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500774044679 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774044706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774045115 ""}  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774045115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774045899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774045899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "RS232_Out_Serializer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774045937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sdram niosII:u0\|niosII_sdram:sdram " "Elaborating entity \"niosII_sdram\" for hierarchy \"niosII:u0\|niosII_sdram:sdram\"" {  } { { "db/ip/niosii/niosii.v" "sdram" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sdram_input_efifo_module niosII:u0\|niosII_sdram:sdram\|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module " "Elaborating entity \"niosII_sdram_input_efifo_module\" for hierarchy \"niosII:u0\|niosII_sdram:sdram\|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module\"" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "the_niosII_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_id niosII:u0\|niosII_sys_id:sys_id " "Elaborating entity \"niosII_sys_id\" for hierarchy \"niosII:u0\|niosII_sys_id:sys_id\"" {  } { { "db/ip/niosii/niosii.v" "sys_id" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll niosII:u0\|niosII_sys_pll:sys_pll " "Elaborating entity \"niosII_sys_pll\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\"" {  } { { "db/ip/niosii/niosii.v" "sys_pll" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_stdsync_sv6 niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"niosII_sys_pll_stdsync_sv6\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_dffpipe_l2c niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\|niosII_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"niosII_sys_pll_dffpipe_l2c\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\|niosII_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_altpll_8ra2 niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1 " "Elaborating entity \"niosII_sys_pll_altpll_8ra2\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\"" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "sd1" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_timer_0 niosII:u0\|niosII_timer_0:timer_0 " "Elaborating entity \"niosII_timer_0\" for hierarchy \"niosII:u0\|niosII_timer_0:timer_0\"" {  } { { "db/ip/niosii/niosii.v" "timer_0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosII_mm_interconnect_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774047609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774048685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774048727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774048807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "port_led_avalon_parallel_port_slave_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774048856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774048926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774048971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sys_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774049957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router " "Elaborating entity \"niosII_mm_interconnect_0_router\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosII_mm_interconnect_0_router_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosII_mm_interconnect_0_router_002\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_010 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"niosII_mm_interconnect_0_router_010\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_010" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_010_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_010:router_010\|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_010_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_010:router_010\|niosII_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774050976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_013 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"niosII_mm_interconnect_0_router_013\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_013" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_013_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013\|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_013_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_013:router_013\|niosII_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux_008 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux_008\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux_008" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" "arb" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_008 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_008\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_008" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774051985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500774052011 "|DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500774052013 "|DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500774052013 "|DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_011 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_011\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter_011" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" "error_adapter_0" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_irq_mapper niosII:u0\|niosII_irq_mapper:irq_mapper " "Elaborating entity \"niosII_irq_mapper\" for hierarchy \"niosII:u0\|niosII_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774052987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser niosII:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/niosii/niosii.v" "irq_synchronizer" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774053123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500774053123 ""}  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500774053123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_001" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_002" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774053292 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1500774057787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.22.20:41:09 Progress: Loading sldaac3538a/alt_sld_fab_wrapper_hw.tcl " "2017.07.22.20:41:09 Progress: Loading sldaac3538a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774069862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774076235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774076735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774079983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774080274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774080527 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774080806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774080821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774080837 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1500774081593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaac3538a/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774082237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774082237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774082488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774082488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774082492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774082492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774082689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774082689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774083025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774083025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774083025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500774083225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774083225 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1500774091489 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1500774091489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500774098338 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500774098653 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500774098653 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1500774098653 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 442 -1 0 } } { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 243 -1 0 } } { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 132 -1 0 } } { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 356 -1 0 } } { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 253 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2878 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3878 -1 0 } } { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 306 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3500 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2099 -1 0 } } { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 352 -1 0 } } { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 167 -1 0 } } { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 176 -1 0 } } { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1500774098764 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1500774098766 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500774103488 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500774103488 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1500774103488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500774103489 "|DE0Nano_NIOSII|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500774103489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774104224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "377 " "377 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500774110954 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1500774111387 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1500774111387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774111795 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774114496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500774117376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500774117376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4938 " "Implemented 4938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500774118935 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500774118935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1500774118935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4662 " "Implemented 4662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500774118935 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500774118935 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500774118935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500774118935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500774119170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 20:41:59 2017 " "Processing ended: Sat Jul 22 20:41:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500774119170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500774119170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:54 " "Total CPU time (on all processors): 00:04:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500774119170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500774119170 ""}
