Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 26 19:16:34 2024
| Host         : Laptop-Santi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     i_data_a_update_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     i_data_a_update_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     i_data_a_update_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     i_data_a_update_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     i_data_b_update_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     i_data_b_update_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     i_data_b_update_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     i_data_b_update_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     i_op_update_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     i_data_a_update_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     i_data_a_update_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     i_data_b_update_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     i_data_b_update_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     i_data_a_update_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     i_data_a_update_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     i_data_a_update_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     i_data_b_update_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     i_data_b_update_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data_b_update_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.279ns  (logic 4.348ns (42.303%)  route 5.931ns (57.697%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.713     5.316    clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  i_data_b_update_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  i_data_b_update_reg[3]/Q
                         net (fo=6, routed)           1.402     7.174    i_data_b_update_reg_n_0_[3]
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.298 r  o_data_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.844     8.142    o_data_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.266 f  o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.017     9.283    o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     9.407 r  o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667    12.074    o_data_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.595 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.595    o_data[0]
    H17                                                               r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_update_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.949ns  (logic 4.381ns (44.030%)  route 5.568ns (55.970%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.717     5.320    clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  i_data_b_update_reg[1]/Q
                         net (fo=13, routed)          1.602     7.378    i_data_b_update_reg_n_0_[1]
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     7.502 f  o_data_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.665     8.167    o_data_OBUF[2]_inst_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.291 f  o_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.729     9.020    o_data_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.144 r  o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.572    11.716    o_data_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.269 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.269    o_data[2]
    J13                                                               r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_update_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.363ns (47.025%)  route 4.915ns (52.975%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.713     5.316    clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  i_data_b_update_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  i_data_b_update_reg[3]/Q
                         net (fo=6, routed)           1.402     7.174    i_data_b_update_reg_n_0_[3]
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.298 r  o_data_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.833     8.131    o_data_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.255 f  o_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.688    o_data_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.812 r  o_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.247    11.059    o_data_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.594 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.594    o_data[1]
    K15                                                               r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_a_update_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.379ns (51.549%)  route 4.115ns (48.451%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.718     5.321    clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  i_data_a_update_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  i_data_a_update_reg[2]/Q
                         net (fo=9, routed)           1.042     6.818    i_data_a_update[2]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  o_data_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.409     7.351    o_data_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.475 r  o_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.003     8.478    o_data_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     8.602 r  o_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.662    10.264    o_data_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.815 r  o_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.815    o_data[3]
    N14                                                               r  o_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_op_update_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.482ns (71.609%)  route 0.588ns (28.391%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  i_op_update_reg[2]/Q
                         net (fo=11, routed)          0.208     1.868    i_op_update_reg_n_0_[2]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.913 f  o_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.054     1.967    o_data_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  o_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.338    o_data_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.589 r  o_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.589    o_data[3]
    N14                                                               r  o_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_a_update_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.467ns (66.784%)  route 0.730ns (33.216%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  i_data_a_update_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i_data_a_update_reg[2]/Q
                         net (fo=9, routed)           0.097     1.757    i_data_a_update[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  o_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.854    o_data_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.899 r  o_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.480    o_data_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.716 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.716    o_data[1]
    K15                                                               r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_op_update_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.407ns (63.054%)  route 0.825ns (36.946%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i_op_update_reg[1]/Q
                         net (fo=7, routed)           0.071     1.731    i_op_update_reg_n_0_[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.530    o_data_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.751 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.751    o_data[0]
    H17                                                               r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_op_update_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.439ns (56.629%)  route 1.102ns (43.371%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i_op_update_reg[5]/Q
                         net (fo=6, routed)           0.418     2.078    i_op_update_reg_n_0_[5]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045     2.123 r  o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.808    o_data_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.061 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.061    o_data[2]
    J13                                                               r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_op
                            (input port)
  Destination:            i_op_update_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.648ns (36.020%)  route 2.927ns (63.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  button_op (IN)
                         net (fo=0)                   0.000     0.000    button_op
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  button_op_IBUF_inst/O
                         net (fo=1, routed)           1.801     3.325    button_op_IBUF
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.449 r  i_op_update[5]_i_1/O
                         net (fo=6, routed)           1.127     4.576    i_op_update[5]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.599     5.022    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[0]/C

Slack:                    inf
  Source:                 button_op
                            (input port)
  Destination:            i_op_update_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.648ns (36.020%)  route 2.927ns (63.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  button_op (IN)
                         net (fo=0)                   0.000     0.000    button_op
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  button_op_IBUF_inst/O
                         net (fo=1, routed)           1.801     3.325    button_op_IBUF
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.449 r  i_op_update[5]_i_1/O
                         net (fo=6, routed)           1.127     4.576    i_op_update[5]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.599     5.022    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[1]/C

Slack:                    inf
  Source:                 button_op
                            (input port)
  Destination:            i_op_update_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.648ns (36.020%)  route 2.927ns (63.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  button_op (IN)
                         net (fo=0)                   0.000     0.000    button_op
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  button_op_IBUF_inst/O
                         net (fo=1, routed)           1.801     3.325    button_op_IBUF
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.449 r  i_op_update[5]_i_1/O
                         net (fo=6, routed)           1.127     4.576    i_op_update[5]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.599     5.022    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[2]/C

Slack:                    inf
  Source:                 button_op
                            (input port)
  Destination:            i_op_update_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.648ns (36.020%)  route 2.927ns (63.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  button_op (IN)
                         net (fo=0)                   0.000     0.000    button_op
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  button_op_IBUF_inst/O
                         net (fo=1, routed)           1.801     3.325    button_op_IBUF
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.449 r  i_op_update[5]_i_1/O
                         net (fo=6, routed)           1.127     4.576    i_op_update[5]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.599     5.022    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[5]/C

Slack:                    inf
  Source:                 button_a
                            (input port)
  Destination:            i_data_b_update_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.299ns  (logic 1.647ns (38.321%)  route 2.652ns (61.679%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  button_a (IN)
                         net (fo=0)                   0.000     0.000    button_a
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  button_a_IBUF_inst/O
                         net (fo=6, routed)           1.970     3.493    button_a_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     3.617 r  i_data_b_update[3]_i_1/O
                         net (fo=4, routed)           0.682     4.299    i_data_b_update[3]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  i_data_b_update_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  i_data_b_update_reg[3]/C

Slack:                    inf
  Source:                 button_a
                            (input port)
  Destination:            i_data_b_update_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.647ns (38.339%)  route 2.650ns (61.661%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  button_a (IN)
                         net (fo=0)                   0.000     0.000    button_a
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  button_a_IBUF_inst/O
                         net (fo=6, routed)           1.970     3.493    button_a_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     3.617 r  i_data_b_update[3]_i_1/O
                         net (fo=4, routed)           0.680     4.297    i_data_b_update[3]_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.598     5.021    clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[0]/C

Slack:                    inf
  Source:                 button_a
                            (input port)
  Destination:            i_data_b_update_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.647ns (38.339%)  route 2.650ns (61.661%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  button_a (IN)
                         net (fo=0)                   0.000     0.000    button_a
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  button_a_IBUF_inst/O
                         net (fo=6, routed)           1.970     3.493    button_a_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     3.617 r  i_data_b_update[3]_i_1/O
                         net (fo=4, routed)           0.680     4.297    i_data_b_update[3]_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.598     5.021    clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[1]/C

Slack:                    inf
  Source:                 button_a
                            (input port)
  Destination:            i_data_b_update_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.647ns (38.339%)  route 2.650ns (61.661%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  button_a (IN)
                         net (fo=0)                   0.000     0.000    button_a
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  button_a_IBUF_inst/O
                         net (fo=6, routed)           1.970     3.493    button_a_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     3.617 r  i_data_b_update[3]_i_1/O
                         net (fo=4, routed)           0.680     4.297    i_data_b_update[3]_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.598     5.021    clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[2]/C

Slack:                    inf
  Source:                 button_op
                            (input port)
  Destination:            i_op_update_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 1.648ns (39.222%)  route 2.554ns (60.778%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  button_op (IN)
                         net (fo=0)                   0.000     0.000    button_op
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  button_op_IBUF_inst/O
                         net (fo=1, routed)           1.801     3.325    button_op_IBUF
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.449 r  i_op_update[5]_i_1/O
                         net (fo=6, routed)           0.753     4.202    i_op_update[5]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[3]/C

Slack:                    inf
  Source:                 button_op
                            (input port)
  Destination:            i_op_update_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 1.648ns (39.222%)  route 2.554ns (60.778%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  button_op (IN)
                         net (fo=0)                   0.000     0.000    button_op
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  button_op_IBUF_inst/O
                         net (fo=1, routed)           1.801     3.325    button_op_IBUF
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.449 r  i_op_update[5]_i_1/O
                         net (fo=6, routed)           0.753     4.202    i_op_update[5]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch[5]
                            (input port)
  Destination:            i_op_update_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.265ns (43.577%)  route 0.343ns (56.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switch[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switch_IBUF[5]_inst/O
                         net (fo=1, routed)           0.343     0.608    i_switch_IBUF[5]
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.871     2.036    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[5]/C

Slack:                    inf
  Source:                 i_switch[2]
                            (input port)
  Destination:            i_data_a_update_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.253ns (38.794%)  route 0.399ns (61.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switch_IBUF[2]_inst/O
                         net (fo=3, routed)           0.399     0.652    i_switch_IBUF[2]
    SLICE_X0Y84          FDRE                                         r  i_data_a_update_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.871     2.036    clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  i_data_a_update_reg[2]/C

Slack:                    inf
  Source:                 i_switch[3]
                            (input port)
  Destination:            i_op_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.245ns (36.592%)  route 0.425ns (63.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switch[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switch_IBUF[3]_inst/O
                         net (fo=3, routed)           0.425     0.670    i_switch_IBUF[3]
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[3]/C

Slack:                    inf
  Source:                 i_switch[2]
                            (input port)
  Destination:            i_op_update_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.253ns (37.459%)  route 0.422ns (62.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switch_IBUF[2]_inst/O
                         net (fo=3, routed)           0.422     0.675    i_switch_IBUF[2]
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.871     2.036    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[2]/C

Slack:                    inf
  Source:                 i_switch[4]
                            (input port)
  Destination:            i_op_update_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.260ns (38.041%)  route 0.424ns (61.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switch[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switch_IBUF[4]_inst/O
                         net (fo=1, routed)           0.424     0.684    i_switch_IBUF[4]
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  i_op_update_reg[4]/C

Slack:                    inf
  Source:                 i_switch[3]
                            (input port)
  Destination:            i_data_b_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.245ns (33.681%)  route 0.482ns (66.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switch[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switch_IBUF[3]_inst/O
                         net (fo=3, routed)           0.482     0.727    i_switch_IBUF[3]
    SLICE_X1Y80          FDRE                                         r  i_data_b_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.867     2.032    clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  i_data_b_update_reg[3]/C

Slack:                    inf
  Source:                 i_switch[2]
                            (input port)
  Destination:            i_data_b_update_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.253ns (34.688%)  route 0.476ns (65.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switch_IBUF[2]_inst/O
                         net (fo=3, routed)           0.476     0.729    i_switch_IBUF[2]
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.870     2.035    clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  i_data_b_update_reg[2]/C

Slack:                    inf
  Source:                 i_switch[3]
                            (input port)
  Destination:            i_data_a_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.245ns (33.412%)  route 0.488ns (66.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switch[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switch_IBUF[3]_inst/O
                         net (fo=3, routed)           0.488     0.733    i_switch_IBUF[3]
    SLICE_X0Y80          FDRE                                         r  i_data_a_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.867     2.032    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  i_data_a_update_reg[3]/C

Slack:                    inf
  Source:                 i_switch[1]
                            (input port)
  Destination:            i_data_a_update_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.247ns (32.150%)  route 0.522ns (67.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switch[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switch_IBUF[1]_inst/O
                         net (fo=3, routed)           0.522     0.770    i_switch_IBUF[1]
    SLICE_X0Y84          FDRE                                         r  i_data_a_update_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.871     2.036    clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  i_data_a_update_reg[1]/C

Slack:                    inf
  Source:                 i_switch[0]
                            (input port)
  Destination:            i_op_update_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.245ns (30.188%)  route 0.568ns (69.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switch[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switch_IBUF[0]_inst/O
                         net (fo=3, routed)           0.568     0.813    i_switch_IBUF[0]
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.871     2.036    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_op_update_reg[0]/C





