<root><simulation><result_generated_time />2023-05-12 16:48:54<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/26</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [80, 1, 1], 'I': [7, 1, 1], 'O': [560, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('K', 20)], [('K', 4)]], [], []]<I />[[[('K', 20)], [('K', 4)]], [[], [('OY', 7)]], [], []]<O />[[], [[('K', 20)], [('OY', 7), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 288), ('OX', 7), ('K', 2)], []]<I />[[('C', 2)], [('C', 288), ('OX', 7), ('K', 2)], []]<O />[[('C', 2), ('C', 288)], [('OX', 7), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [80.0, 1.0, 2.0, 1.0], 'O': [1.0, 576, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 737280, 737280], 'I': [16, 225792, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 0, 0], 'O_final': [0, 62720, 62720]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.03, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.03, 0.0], 'I': [0.03, 0.03, 0.0], 'O': [0.02, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 368640, 737280], 'I': [8, 225792, 225792], 'O': [8, 8960, 62720], 'O_partial': [8, 0, 0], 'O_final': [0, 8960, 62720]}<total_unit_count />{'W': [560, 80, 1, 1], 'I': [560, 7, 1, 1], 'O': [560, 560, 1, 1]}<unique_unit_count />{'W': [80, 80, 1, 1], 'I': [7, 7, 1, 1], 'O': [560, 560, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [80.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[645120, 645120], [645120, 92160], [92160, 0]]<I />[[56448, 56448], [56448, 28224], [28224, 0]]<O />[[(4508000, 4515840), (7840, 0)], [(0, 7840), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(4508000, 4515840), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (7840, 0)], [(0, 7840), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[80640, 80640], [10080, 1440], [360, 0]]<I />[[7056, 7056], [882, 441], [110, 0]]<O />[[(563500, 564480), (980, 0)], [(0, 122), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([563500, 564480], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [980, 0]), ([0, 122], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />3741696</mac_count></basic_info><energy><total_energy />10061188.1<mem_energy_breakdown><W />[56.5, 1195.0, 479.5]<I />[4.9, 133.8, 146.8]<O />[395.5, 24.3, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />187084.8<total />10058711.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4434<utilization_without_data_loading />0.5469<utilization_spatial />0.5469<utilization_temporal_with_data_loading />0.8108<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />9946<latency_cycle_without_data_loading />8064<ideal_computing_cycle />8064<data_loading><load_cycle_total />1882<load_cycle_individual />{'W': [2, 1440, 0], 'I': [1, 441, 0]}<load_cycle_combined />{'W': 1440, 'I': 441}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-8063], [-8063, 0], [-8064, -8064]], 'I': [[-8063], [-8062, -8062], [-8064, -8064]], 'O': [[-8064], [-8064, -7938], [-7942, -8033]]}<mem_stall_cycle_shared />{'W': [[-8063], [-8063, 0], [0, 0]], 'I': [[-8063], [-8062, 0], [0, 0]], 'O': [[-8064], [-8064, -7938], [-7942, -8033]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 737280, 737280], 'I': [16, 225792, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 0, 0], 'O_final': [0, 62720, 62720]}<data_size_each_level_total />{'W': [640, 737280, 737280], 'I': [112, 225792, 225792], 'O': [4480, 62720, 62720]}<loop_cycles_each_level />{'W': [1, 8064, 8064], 'I': [2, 8064, 8064], 'O': [576, 8064, 8064]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 2, 1], 'O': [576, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [640.0, 91.4], [91.4, 91.4]], 'I': [[8.0, 8.0], [56.0, 28.0], [28.0, 28.0]], 'O': [[8.0, 0.0], [7.8, 7.8], [7.8, 7.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [640.0, 91.4], [91.4, 91.4]], 'I': [[8.0, 8.0], [56.0, 56.0], [56.0, 28.0]], 'O': [[8.0, 8.0], [4480.0, 7.8], [7.8, 7.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [640.0, 91.4], [91.4, 0]], 'I': [[8.0, 8.0], [56.0, 28.0], [28.0, 0]], 'O': [[8.0, 0.0], [7.8, 7.8], [7.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [703.8, 127.2], [119.4, 7.8]], 'I': [[8.0, 8.0], [703.8, 127.2], [119.4, 7.8]], 'O': [[8.0, 0.0], [703.8, 127.2], [119.4, 7.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8064], [1, 1, 8064], [8064, 8064, 1]], 'I': [[1, 1, 8064], [2, 2, 4032], [8064, 8064, 1]], 'O': [[1, 1, 8064], [576, 576, 14], [8064, 8064, 1]]}<trans_time_real />{'W': [[0, 1, 8064], [[0, 1, 8064], [1, 1, 8064]], [[1440, 8064, 1], [360, 8064, 1]]], 'I': [[0, 1, 8064], [[0, 2, 4032], [0, 2, 4032]], [[441, 8064, 1], [110, 8064, 1]]], 'O': [[0, 1, 8064], [[0, 576, 14], [9, 576, 14]], [[122, 8064, 1], [31, 8064, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-6624, -7704]], 'I': [[-1], [-2, -2], [-7623, -7954]], 'O': [[-1], [-576, -567], [-7942, -8033]]}<single_stall_count />{'W': [8063, 8063, 0], 'I': [8063, 4031, 0], 'O': [8064, 14, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [8063, 0], 'I': [0, 0], 'O': [126, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -8064], [-7938, -7942]], 1: [[-8064, -8064], [-7942, -8064]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>