$comment
	File created using the following command:
		vcd file adc.msim.vcd -direction
$end
$date
	Sun Dec 04 22:53:41 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adc_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # x $end
$var wire 1 $ s1 $end
$var wire 1 % s2 $end
$var wire 1 & s3 $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clock~input_o $end
$var wire 1 / clock~inputclkctrl_outclk $end
$var wire 1 0 s1~output_o $end
$var wire 1 1 s2~output_o $end
$var wire 1 2 s3~output_o $end
$var wire 1 3 x~input_o $end
$var wire 1 4 reset~input_o $end
$var wire 1 5 fstate.state1~0_combout $end
$var wire 1 6 fstate.state1~q $end
$var wire 1 7 reg_fstate.state2~0_combout $end
$var wire 1 8 fstate.state2~q $end
$var wire 1 9 reg_fstate.state5~0_combout $end
$var wire 1 : fstate.state5~q $end
$var wire 1 ; reg_fstate.state4~0_combout $end
$var wire 1 < fstate.state4~q $end
$var wire 1 = Selector7~0_combout $end
$var wire 1 > fstate.state8~q $end
$var wire 1 ? Selector8~0_combout $end
$var wire 1 @ fstate.state10~q $end
$var wire 1 A s1~1_combout $end
$var wire 1 B Selector6~0_combout $end
$var wire 1 C fstate.state9~q $end
$var wire 1 D s1~0_combout $end
$var wire 1 E s1~2_combout $end
$var wire 1 F reg_fstate.state3~0_combout $end
$var wire 1 G fstate.state3~q $end
$var wire 1 H reg_fstate.state7~0_combout $end
$var wire 1 I fstate.state7~q $end
$var wire 1 J s2~0_combout $end
$var wire 1 K Selector10~0_combout $end
$var wire 1 L fstate.state15~q $end
$var wire 1 M Selector11~0_combout $end
$var wire 1 N fstate.state14~q $end
$var wire 1 O Selector9~0_combout $end
$var wire 1 P fstate.state11~q $end
$var wire 1 Q s2~1_combout $end
$var wire 1 R s2~2_combout $end
$var wire 1 S reg_fstate.state6~0_combout $end
$var wire 1 T fstate.state6~q $end
$var wire 1 U Selector12~0_combout $end
$var wire 1 V fstate.state13~q $end
$var wire 1 W s3~0_combout $end
$var wire 1 X s3~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
10
01
02
13
04
15
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
0C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
$end
#10000
1!
1.
1/
0'
18
16
1J
0A
1;
07
1R
0E
11
00
1%
0$
#20000
0#
0!
03
0.
0/
1'
0;
19
#30000
1!
1.
1/
0'
1:
08
1O
0J
09
0R
01
0%
#40000
1#
0!
13
0.
0/
1'
0O
1?
#50000
1!
1.
1/
0'
1@
0:
1J
1R
11
1%
#60000
0#
0!
03
0.
0/
1'
#70000
1!
1.
1/
0'
#80000
0!
0.
0/
1'
#90000
1!
1.
1/
0'
#100000
0!
0.
0/
1'
#110000
1!
1.
1/
0'
#120000
0!
0.
0/
1'
#130000
1"
1!
14
1.
1/
0'
0D
05
0R
01
0%
0@
0J
1A
0?
#140000
0!
0.
0/
1'
#150000
1!
1.
1/
0'
06
#160000
0!
0.
0/
1'
#170000
1!
1.
1/
0'
#180000
0!
0.
0/
1'
#190000
1!
1.
1/
0'
#200000
0!
0.
0/
1'
#210000
1#
0"
1!
13
04
1.
1/
0'
17
1D
15
1E
10
1$
#220000
0!
0.
0/
1'
#230000
0#
1!
03
1.
1/
0'
1F
07
18
16
1J
0A
19
0F
1R
0E
11
00
1%
0$
#240000
0!
0.
0/
1'
#250000
1!
1.
1/
0'
1:
08
1O
0J
09
0R
01
0%
#260000
0!
0.
0/
1'
#270000
1!
1.
1/
0'
1P
0:
1W
1Q
0D
1A
1X
1R
12
11
1&
1%
#280000
0!
0.
0/
1'
#290000
1!
1.
1/
0'
#300000
0!
0.
0/
1'
#310000
1!
1.
1/
0'
#320000
0!
0.
0/
1'
#330000
1!
1.
1/
0'
#340000
0!
0.
0/
1'
#350000
1!
1.
1/
0'
#360000
0!
0.
0/
1'
#370000
1!
1.
1/
0'
#380000
0!
0.
0/
1'
#390000
1!
1.
1/
0'
#400000
0!
0.
0/
1'
#410000
1!
1.
1/
0'
#420000
0!
0.
0/
1'
#430000
1!
1.
1/
0'
#440000
0!
0.
0/
1'
#450000
1!
1.
1/
0'
#460000
0!
0.
0/
1'
#470000
1!
1.
1/
0'
#480000
0!
0.
0/
1'
#490000
1!
1.
1/
0'
#500000
