Analysis & Synthesis report for test_rtc
Sat Aug 04 12:47:49 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Mod1
 13. Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Div1
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 04 12:47:49 2018   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; test_rtc                                ;
; Top-level Entity Name              ; rtc_improved_final                      ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 311                                     ;
;     Total combinational functions  ; 308                                     ;
;     Dedicated logic registers      ; 52                                      ;
; Total registers                    ; 52                                      ;
; Total pins                         ; 63                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; rtc_improved_final ; test_rtc           ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; counter60.vhd                    ; yes             ; User VHDL File                     ; C:/VHD/10/test_rtc/counter60.vhd                                 ;
; hexss.vhd                        ; yes             ; User VHDL File                     ; C:/VHD/10/test_rtc/hexss.vhd                                     ;
; temp.vhd                         ; yes             ; User VHDL File                     ; C:/VHD/10/test_rtc/temp.vhd                                      ;
; ena_sel_improved.vhd             ; yes             ; User VHDL File                     ; C:/VHD/10/test_rtc/ena_sel_improved.vhd                          ;
; rtc_improved_final.bdf           ; yes             ; User Block Diagram/Schematic File  ; C:/VHD/10/test_rtc/rtc_improved_final.bdf                        ;
; hexss_left_civil.vhd             ; yes             ; Auto-Found VHDL File               ; C:/VHD/10/test_rtc/hexss_left_civil.vhd                          ;
; counter100.vhd                   ; yes             ; Auto-Found VHDL File               ; C:/VHD/10/test_rtc/counter100.vhd                                ;
; cent_sec_gen.vhd                 ; yes             ; Auto-Found VHDL File               ; C:/VHD/10/test_rtc/cent_sec_gen.vhd                              ;
; hexss_right_civil.vhd            ; yes             ; Auto-Found VHDL File               ; C:/VHD/10/test_rtc/hexss_right_civil.vhd                         ;
; counter24_civil.vhd              ; yes             ; Auto-Found VHDL File               ; C:/VHD/10/test_rtc/counter24_civil.vhd                           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera_free/91/quartus/libraries/megafunctions/lpm_divide.tdf ;
; db/lpm_divide_uio.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/lpm_divide_uio.tdf                         ;
; db/abs_divider_8ag.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/abs_divider_8ag.tdf                        ;
; db/alt_u_div_sve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/alt_u_div_sve.tdf                          ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/add_sub_lkc.tdf                            ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/add_sub_mkc.tdf                            ;
; db/lpm_abs_iq9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/lpm_abs_iq9.tdf                            ;
; db/lpm_divide_25m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/lpm_divide_25m.tdf                         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/sign_div_unsign_9kh.tdf                    ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/alt_u_div_kve.tdf                          ;
; db/lpm_divide_pqo.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/lpm_divide_pqo.tdf                         ;
; db/abs_divider_6ag.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/abs_divider_6ag.tdf                        ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/alt_u_div_ove.tdf                          ;
; db/lpm_abs_gq9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/lpm_abs_gq9.tdf                            ;
; db/lpm_divide_ucm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/lpm_divide_ucm.tdf                         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/sign_div_unsign_8kh.tdf                    ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/VHD/10/test_rtc/db/alt_u_div_ive.tdf                          ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 311   ;
;                                             ;       ;
; Total combinational functions               ; 308   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 97    ;
;     -- 3 input functions                    ; 81    ;
;     -- <=2 input functions                  ; 130   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 232   ;
;     -- arithmetic mode                      ; 76    ;
;                                             ;       ;
; Total registers                             ; 52    ;
;     -- Dedicated logic registers            ; 52    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 63    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 52    ;
; Total fan-out                               ; 1095  ;
; Average fan-out                             ; 2.59  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |rtc_improved_final                       ; 308 (0)           ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 63   ; 0            ; |rtc_improved_final                                                                                                                      ; work         ;
;    |TEMP:inst12|                          ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|TEMP:inst12                                                                                                          ;              ;
;    |TEMP:inst13|                          ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|TEMP:inst13                                                                                                          ;              ;
;    |TEMP:inst5|                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|TEMP:inst5                                                                                                           ;              ;
;    |cent_sec_gen:inst26|                  ; 32 (32)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|cent_sec_gen:inst26                                                                                                  ;              ;
;    |counter100:inst27|                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter100:inst27                                                                                                    ;              ;
;    |counter24_civil:inst|                 ; 165 (30)          ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_pqo:auto_generated|  ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div0|lpm_divide_pqo:auto_generated                                                   ;              ;
;             |abs_divider_6ag:divider|     ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div0|lpm_divide_pqo:auto_generated|abs_divider_6ag:divider                           ;              ;
;                |alt_u_div_ove:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div0|lpm_divide_pqo:auto_generated|abs_divider_6ag:divider|alt_u_div_ove:divider     ;              ;
;                |lpm_abs_iq9:my_abs_num|   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div0|lpm_divide_pqo:auto_generated|abs_divider_6ag:divider|lpm_abs_iq9:my_abs_num    ;              ;
;       |lpm_divide:Div1|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_ucm:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div1|lpm_divide_ucm:auto_generated                                                   ;              ;
;             |sign_div_unsign_8kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div1|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider                       ;              ;
;                |alt_u_div_ive:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Div1|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider ;              ;
;       |lpm_divide:Mod0|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_uio:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                   ;              ;
;             |abs_divider_8ag:divider|     ; 60 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_8ag:divider                           ;              ;
;                |alt_u_div_sve:divider|    ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider     ;              ;
;                |lpm_abs_iq9:my_abs_num|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_8ag:divider|lpm_abs_iq9:my_abs_num    ;              ;
;       |lpm_divide:Mod1|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_25m:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod1|lpm_divide_25m:auto_generated                                                   ;              ;
;             |sign_div_unsign_9kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                |alt_u_div_kve:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter24_civil:inst|lpm_divide:Mod1|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider ;              ;
;    |counter60:inst1|                      ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter60:inst1                                                                                                      ;              ;
;    |counter60:inst6|                      ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|counter60:inst6                                                                                                      ;              ;
;    |ena_sel_improved:inst25|              ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|ena_sel_improved:inst25                                                                                              ;              ;
;    |hexss:inst10|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss:inst10                                                                                                         ;              ;
;    |hexss:inst11|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss:inst11                                                                                                         ;              ;
;    |hexss:inst3|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss:inst3                                                                                                          ;              ;
;    |hexss:inst7|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss:inst7                                                                                                          ;              ;
;    |hexss:inst8|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss:inst8                                                                                                          ;              ;
;    |hexss:inst9|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss:inst9                                                                                                          ;              ;
;    |hexss_left_civil:inst2|               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss_left_civil:inst2                                                                                               ;              ;
;    |hexss_right_civil:inst4|              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rtc_improved_final|hexss_right_civil:inst4                                                                                              ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; counter60:inst1|cnt10[3]              ; Stuck at GND due to stuck port data_in ;
; counter60:inst6|cnt10[3]              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 52    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |rtc_improved_final|counter24_civil:inst|count[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_pqo ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter24_civil:inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ucm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Aug 04 12:47:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_rtc -c test_rtc
Info: Found 2 design units, including 1 entities, in source file counter24.vhd
    Info: Found design unit 1: counter24-arc_counter24
    Info: Found entity 1: counter24
Info: Found 2 design units, including 1 entities, in source file counter60.vhd
    Info: Found design unit 1: counter60-arc_counter60
    Info: Found entity 1: counter60
Info: Found 2 design units, including 1 entities, in source file ena_sel.vhd
    Info: Found design unit 1: ena_sel-arc_ena_sel
    Info: Found entity 1: ena_sel
Info: Found 2 design units, including 1 entities, in source file hexss.vhd
    Info: Found design unit 1: hexss-arc_hexss
    Info: Found entity 1: hexss
Info: Found 2 design units, including 1 entities, in source file secgen.vhd
    Info: Found design unit 1: secgen-arc_secgen
    Info: Found entity 1: secgen
Info: Found 2 design units, including 1 entities, in source file temp.vhd
    Info: Found design unit 1: TEMP-arc_TEMP
    Info: Found entity 1: TEMP
Info: Found 1 design units, including 1 entities, in source file test_rtc_improved.bdf
    Info: Found entity 1: test_rtc_improved
Info: Found 2 design units, including 1 entities, in source file ena_sel_improved.vhd
    Info: Found design unit 1: ena_sel_improved-arc_ena_sel_improved
    Info: Found entity 1: ena_sel_improved
Info: Found 1 design units, including 1 entities, in source file rtc_improved_final.bdf
    Info: Found entity 1: rtc_improved_final
Info: Elaborating entity "rtc_improved_final" for the top level hierarchy
Warning: Using design file hexss_left_civil.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: hexss_left_civil-arc_hexss_left_civil
    Info: Found entity 1: hexss_left_civil
Info: Elaborating entity "hexss_left_civil" for hierarchy "hexss_left_civil:inst2"
Warning: Using design file counter100.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: counter100-arc_counter100
    Info: Found entity 1: counter100
Info: Elaborating entity "counter100" for hierarchy "counter100:inst27"
Info: Elaborating entity "ena_sel_improved" for hierarchy "ena_sel_improved:inst25"
Info: Elaborating entity "TEMP" for hierarchy "TEMP:inst5"
Warning: Using design file cent_sec_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cent_sec_gen-arc_cent_sec_gen
    Info: Found entity 1: cent_sec_gen
Info: Elaborating entity "cent_sec_gen" for hierarchy "cent_sec_gen:inst26"
Info: Elaborating entity "counter60" for hierarchy "counter60:inst1"
Warning: Using design file hexss_right_civil.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: hexss_right_civil-arc_hexss_right_civil
    Info: Found entity 1: hexss_right_civil
Info: Elaborating entity "hexss_right_civil" for hierarchy "hexss_right_civil:inst4"
Warning: Using design file counter24_civil.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: counter24_civil-arc_counter24_civil
    Info: Found entity 1: counter24_civil
Info: Elaborating entity "counter24_civil" for hierarchy "counter24_civil:inst"
Info (10041): Inferred latch for "tc" at counter24_civil.vhd(27)
Info: Elaborating entity "hexss" for hierarchy "hexss:inst3"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter24_civil:inst|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter24_civil:inst|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter24_civil:inst|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counter24_civil:inst|Div1"
Info: Elaborated megafunction instantiation "counter24_civil:inst|lpm_divide:Mod0"
Info: Instantiated megafunction "counter24_civil:inst|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info: Found entity 1: lpm_divide_uio
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_8ag.tdf
    Info: Found entity 1: abs_divider_8ag
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info: Found entity 1: alt_u_div_sve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_iq9.tdf
    Info: Found entity 1: lpm_abs_iq9
Info: Elaborated megafunction instantiation "counter24_civil:inst|lpm_divide:Mod1"
Info: Instantiated megafunction "counter24_civil:inst|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf
    Info: Found entity 1: lpm_divide_25m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info: Found entity 1: sign_div_unsign_9kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info: Found entity 1: alt_u_div_kve
Info: Elaborated megafunction instantiation "counter24_civil:inst|lpm_divide:Div0"
Info: Instantiated megafunction "counter24_civil:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pqo.tdf
    Info: Found entity 1: lpm_divide_pqo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_6ag.tdf
    Info: Found entity 1: abs_divider_6ag
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info: Found entity 1: alt_u_div_ove
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf
    Info: Found entity 1: lpm_abs_gq9
Info: Elaborated megafunction instantiation "counter24_civil:inst|lpm_divide:Div1"
Info: Instantiated megafunction "counter24_civil:inst|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf
    Info: Found entity 1: lpm_divide_ucm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info: Found entity 1: sign_div_unsign_8kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info: Found entity 1: alt_u_div_ive
Info: Implemented 374 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 56 output pins
    Info: Implemented 311 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sat Aug 04 12:47:49 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


