--- /dev/null	2019-03-18 07:12:31.283264255 -0400
+++ kernel-source/include/linux/rtc/ha1588.h	2019-03-18 08:18:23.000000000 -0400
@@ -0,0 +1,55 @@
+/*
+ * HA1588 IP Core Real Time Clock Kernel Driver
+ *
+ * Copyright (C) 2018 Geon Technologies, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along with
+ * this program. If not, see <http://www.gnu.org/licenses/>.
+ *
+ * The FPGA IP core is located here: https://opencores.org/project/ha1588
+ * Date of revision: 2018 April 11
+ */
+
+#ifndef _HA1588_H_
+#define _HA1588_H_
+
+/**
+ * Read the device-tree specified period, which serves
+ * as the initial setting.
+ * period: 8 bits whole nanoseconds, 32 bits fraction
+ */
+extern int ha1588_rtc_read_dt_period(struct device *dev, u64 *period);
+
+/**
+ * Set the time as timespec64
+ */
+extern int ha1588_rtc_set_timespec64(struct device *dev, const struct timespec64 *ts);
+
+/**
+ * Read current time as timespec64
+ */
+extern int ha1588_rtc_read_timespec64(struct device *dev, struct timespec64 *ts);
+
+/**
+ * Sets the ADJ registers to temporally shift the clock.
+ * count: 32 bits delay (ns) before activating change
+ * wnsec:  8 bits whole, 32 bits fraction (ns) period adjustment
+ */
+extern int ha1588_rtc_set_adj(struct device *dev, u32 count, s64 nsec);
+
+/**
+ * Calculates the new period for the core's accumulator
+ * by using the value from the device tree and offset,
+ * in parts per billion.
+ */
+extern int ha1588_rtc_set_offset(struct device *dev, long offset);
+#endif
\ No newline at end of file
