// Generated by CIRCT unknown git version
module logic_gates(	// file.cleaned.mlir:2:3
  input  a,	// file.cleaned.mlir:2:29
         b,	// file.cleaned.mlir:2:41
  output and_g,	// file.cleaned.mlir:2:54
         or_g,	// file.cleaned.mlir:2:70
         not_g,	// file.cleaned.mlir:2:85
         nand_g,	// file.cleaned.mlir:2:101
         nor_g,	// file.cleaned.mlir:2:118
         xor_g,	// file.cleaned.mlir:2:134
         xnor_g	// file.cleaned.mlir:2:150
);

  wire _GEN = a & b;	// file.cleaned.mlir:4:10
  wire _GEN_0 = a | b;	// file.cleaned.mlir:5:10
  wire _GEN_1 = a ^ b;	// file.cleaned.mlir:9:10
  assign and_g = _GEN;	// file.cleaned.mlir:4:10, :11:5
  assign or_g = _GEN_0;	// file.cleaned.mlir:5:10, :11:5
  assign not_g = ~a;	// file.cleaned.mlir:6:10, :11:5
  assign nand_g = ~_GEN;	// file.cleaned.mlir:4:10, :7:10, :11:5
  assign nor_g = ~_GEN_0;	// file.cleaned.mlir:5:10, :8:10, :11:5
  assign xor_g = _GEN_1;	// file.cleaned.mlir:9:10, :11:5
  assign xnor_g = ~_GEN_1;	// file.cleaned.mlir:9:10, :10:10, :11:5
endmodule

