// Seed: 1859442164
module module_0 ();
  reg id_1;
  always @(posedge 1 - 1'b0 or posedge 1)
    if (1)
      for (id_1 = 1 == 1; id_1; id_1 += 1) id_1 <= id_1 ==? id_1;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input logic id_4,
    input wand id_5,
    input wor id_6,
    output wor id_7,
    output logic id_8
);
  always id_8 = #1 id_4;
  module_0 modCall_1 ();
endmodule
