;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rows
Rows__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Rows__0__MASK EQU 0x01
Rows__0__PC EQU CYREG_PRT2_PC0
Rows__0__PORT EQU 2
Rows__0__SHIFT EQU 0
Rows__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Rows__1__MASK EQU 0x02
Rows__1__PC EQU CYREG_PRT2_PC1
Rows__1__PORT EQU 2
Rows__1__SHIFT EQU 1
Rows__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rows__2__MASK EQU 0x04
Rows__2__PC EQU CYREG_PRT2_PC2
Rows__2__PORT EQU 2
Rows__2__SHIFT EQU 2
Rows__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Rows__3__MASK EQU 0x08
Rows__3__PC EQU CYREG_PRT2_PC3
Rows__3__PORT EQU 2
Rows__3__SHIFT EQU 3
Rows__AG EQU CYREG_PRT2_AG
Rows__AMUX EQU CYREG_PRT2_AMUX
Rows__BIE EQU CYREG_PRT2_BIE
Rows__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows__BYP EQU CYREG_PRT2_BYP
Rows__CTL EQU CYREG_PRT2_CTL
Rows__DM0 EQU CYREG_PRT2_DM0
Rows__DM1 EQU CYREG_PRT2_DM1
Rows__DM2 EQU CYREG_PRT2_DM2
Rows__DR EQU CYREG_PRT2_DR
Rows__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows__INTSTAT EQU CYREG_PICU2_INTSTAT
Rows__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rows__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows__MASK EQU 0x0F
Rows__PORT EQU 2
Rows__PRT EQU CYREG_PRT2_PRT
Rows__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows__PS EQU CYREG_PRT2_PS
Rows__SHIFT EQU 0
Rows__SLW EQU CYREG_PRT2_SLW
Rows__SNAP EQU CYREG_PICU2_SNAP

; KeyPad
KeyPad__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
KeyPad__0__MASK EQU 0x01
KeyPad__0__PC EQU CYREG_PRT0_PC0
KeyPad__0__PORT EQU 0
KeyPad__0__SHIFT EQU 0
KeyPad__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
KeyPad__1__MASK EQU 0x02
KeyPad__1__PC EQU CYREG_PRT0_PC1
KeyPad__1__PORT EQU 0
KeyPad__1__SHIFT EQU 1
KeyPad__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
KeyPad__2__MASK EQU 0x04
KeyPad__2__PC EQU CYREG_PRT0_PC2
KeyPad__2__PORT EQU 0
KeyPad__2__SHIFT EQU 2
KeyPad__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
KeyPad__3__MASK EQU 0x08
KeyPad__3__PC EQU CYREG_PRT0_PC3
KeyPad__3__PORT EQU 0
KeyPad__3__SHIFT EQU 3
KeyPad__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
KeyPad__4__MASK EQU 0x10
KeyPad__4__PC EQU CYREG_PRT0_PC4
KeyPad__4__PORT EQU 0
KeyPad__4__SHIFT EQU 4
KeyPad__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
KeyPad__5__MASK EQU 0x20
KeyPad__5__PC EQU CYREG_PRT0_PC5
KeyPad__5__PORT EQU 0
KeyPad__5__SHIFT EQU 5
KeyPad__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
KeyPad__6__MASK EQU 0x40
KeyPad__6__PC EQU CYREG_PRT0_PC6
KeyPad__6__PORT EQU 0
KeyPad__6__SHIFT EQU 6
KeyPad__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
KeyPad__7__MASK EQU 0x80
KeyPad__7__PC EQU CYREG_PRT0_PC7
KeyPad__7__PORT EQU 0
KeyPad__7__SHIFT EQU 7
KeyPad__AG EQU CYREG_PRT0_AG
KeyPad__AMUX EQU CYREG_PRT0_AMUX
KeyPad__BIE EQU CYREG_PRT0_BIE
KeyPad__BIT_MASK EQU CYREG_PRT0_BIT_MASK
KeyPad__BYP EQU CYREG_PRT0_BYP
KeyPad__CTL EQU CYREG_PRT0_CTL
KeyPad__DM0 EQU CYREG_PRT0_DM0
KeyPad__DM1 EQU CYREG_PRT0_DM1
KeyPad__DM2 EQU CYREG_PRT0_DM2
KeyPad__DR EQU CYREG_PRT0_DR
KeyPad__INP_DIS EQU CYREG_PRT0_INP_DIS
KeyPad__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
KeyPad__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
KeyPad__LCD_EN EQU CYREG_PRT0_LCD_EN
KeyPad__MASK EQU 0xFF
KeyPad__PORT EQU 0
KeyPad__PRT EQU CYREG_PRT0_PRT
KeyPad__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
KeyPad__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
KeyPad__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
KeyPad__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
KeyPad__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
KeyPad__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
KeyPad__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
KeyPad__PS EQU CYREG_PRT0_PS
KeyPad__SHIFT EQU 0
KeyPad__SLW EQU CYREG_PRT0_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

; Columns
Columns__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Columns__0__MASK EQU 0x04
Columns__0__PC EQU CYREG_PRT1_PC2
Columns__0__PORT EQU 1
Columns__0__SHIFT EQU 2
Columns__1__INTTYPE EQU CYREG_PICU1_INTTYPE3
Columns__1__MASK EQU 0x08
Columns__1__PC EQU CYREG_PRT1_PC3
Columns__1__PORT EQU 1
Columns__1__SHIFT EQU 3
Columns__2__INTTYPE EQU CYREG_PICU1_INTTYPE4
Columns__2__MASK EQU 0x10
Columns__2__PC EQU CYREG_PRT1_PC4
Columns__2__PORT EQU 1
Columns__2__SHIFT EQU 4
Columns__3__INTTYPE EQU CYREG_PICU1_INTTYPE5
Columns__3__MASK EQU 0x20
Columns__3__PC EQU CYREG_PRT1_PC5
Columns__3__PORT EQU 1
Columns__3__SHIFT EQU 5
Columns__AG EQU CYREG_PRT1_AG
Columns__AMUX EQU CYREG_PRT1_AMUX
Columns__BIE EQU CYREG_PRT1_BIE
Columns__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Columns__BYP EQU CYREG_PRT1_BYP
Columns__CTL EQU CYREG_PRT1_CTL
Columns__DM0 EQU CYREG_PRT1_DM0
Columns__DM1 EQU CYREG_PRT1_DM1
Columns__DM2 EQU CYREG_PRT1_DM2
Columns__DR EQU CYREG_PRT1_DR
Columns__INP_DIS EQU CYREG_PRT1_INP_DIS
Columns__INTSTAT EQU CYREG_PICU1_INTSTAT
Columns__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Columns__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Columns__LCD_EN EQU CYREG_PRT1_LCD_EN
Columns__MASK EQU 0x3C
Columns__PORT EQU 1
Columns__PRT EQU CYREG_PRT1_PRT
Columns__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Columns__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Columns__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Columns__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Columns__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Columns__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Columns__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Columns__PS EQU CYREG_PRT1_PS
Columns__SHIFT EQU 2
Columns__SLW EQU CYREG_PRT1_SLW
Columns__SNAP EQU CYREG_PICU1_SNAP

; Rx_12_6
Rx_12_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_12_6__0__MASK EQU 0x40
Rx_12_6__0__PC EQU CYREG_PRT12_PC6
Rx_12_6__0__PORT EQU 12
Rx_12_6__0__SHIFT EQU 6
Rx_12_6__AG EQU CYREG_PRT12_AG
Rx_12_6__BIE EQU CYREG_PRT12_BIE
Rx_12_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_12_6__BYP EQU CYREG_PRT12_BYP
Rx_12_6__DM0 EQU CYREG_PRT12_DM0
Rx_12_6__DM1 EQU CYREG_PRT12_DM1
Rx_12_6__DM2 EQU CYREG_PRT12_DM2
Rx_12_6__DR EQU CYREG_PRT12_DR
Rx_12_6__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_12_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_12_6__MASK EQU 0x40
Rx_12_6__PORT EQU 12
Rx_12_6__PRT EQU CYREG_PRT12_PRT
Rx_12_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_12_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_12_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_12_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_12_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_12_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_12_6__PS EQU CYREG_PRT12_PS
Rx_12_6__SHIFT EQU 6
Rx_12_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_12_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_12_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_12_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_12_6__SLW EQU CYREG_PRT12_SLW

; Tx_12_7
Tx_12_7__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_12_7__0__MASK EQU 0x80
Tx_12_7__0__PC EQU CYREG_PRT12_PC7
Tx_12_7__0__PORT EQU 12
Tx_12_7__0__SHIFT EQU 7
Tx_12_7__AG EQU CYREG_PRT12_AG
Tx_12_7__BIE EQU CYREG_PRT12_BIE
Tx_12_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_12_7__BYP EQU CYREG_PRT12_BYP
Tx_12_7__DM0 EQU CYREG_PRT12_DM0
Tx_12_7__DM1 EQU CYREG_PRT12_DM1
Tx_12_7__DM2 EQU CYREG_PRT12_DM2
Tx_12_7__DR EQU CYREG_PRT12_DR
Tx_12_7__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_12_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_12_7__MASK EQU 0x80
Tx_12_7__PORT EQU 12
Tx_12_7__PRT EQU CYREG_PRT12_PRT
Tx_12_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_12_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_12_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_12_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_12_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_12_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_12_7__PS EQU CYREG_PRT12_PS
Tx_12_7__SHIFT EQU 7
Tx_12_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_12_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_12_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_12_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_12_7__SLW EQU CYREG_PRT12_SLW

; isr_rows
isr_rows__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rows__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rows__INTC_MASK EQU 0x40
isr_rows__INTC_NUMBER EQU 6
isr_rows__INTC_PRIOR_NUM EQU 7
isr_rows__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_rows__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rows__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_columns
isr_columns__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_columns__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_columns__INTC_MASK EQU 0x20
isr_columns__INTC_NUMBER EQU 5
isr_columns__INTC_PRIOR_NUM EQU 7
isr_columns__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_columns__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_columns__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Notification
Notification__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Notification__0__MASK EQU 0x40
Notification__0__PC EQU CYREG_PRT1_PC6
Notification__0__PORT EQU 1
Notification__0__SHIFT EQU 6
Notification__AG EQU CYREG_PRT1_AG
Notification__AMUX EQU CYREG_PRT1_AMUX
Notification__BIE EQU CYREG_PRT1_BIE
Notification__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Notification__BYP EQU CYREG_PRT1_BYP
Notification__CTL EQU CYREG_PRT1_CTL
Notification__DM0 EQU CYREG_PRT1_DM0
Notification__DM1 EQU CYREG_PRT1_DM1
Notification__DM2 EQU CYREG_PRT1_DM2
Notification__DR EQU CYREG_PRT1_DR
Notification__INP_DIS EQU CYREG_PRT1_INP_DIS
Notification__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Notification__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Notification__LCD_EN EQU CYREG_PRT1_LCD_EN
Notification__MASK EQU 0x40
Notification__PORT EQU 1
Notification__PRT EQU CYREG_PRT1_PRT
Notification__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Notification__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Notification__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Notification__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Notification__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Notification__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Notification__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Notification__PS EQU CYREG_PRT1_PS
Notification__SHIFT EQU 6
Notification__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
