{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733003008043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 15:43:27 2024 " "Processing started: Sat Nov 30 15:43:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733003008044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733003008044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733003008044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733003008638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733003009617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733003009618 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733003009675 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733003009675 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733003011660 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733003012691 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733003013428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733003013483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733003014942 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733003014942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.483 " "Worst-case setup slack is -2.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003014945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003014945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483             -35.296 iCLK  " "   -2.483             -35.296 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003014945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003014945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 iCLK  " "    0.340               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003015188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.650 " "Worst-case recovery slack is 3.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.650               0.000 iCLK  " "    3.650               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003015250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.124 " "Worst-case removal slack is 2.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.124               0.000 iCLK  " "    2.124               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003015312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.626 " "Worst-case minimum pulse width slack is 9.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.626               0.000 iCLK  " "    9.626               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003015346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003015346 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003017875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003017875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.483 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018199 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018199 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018199 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018199 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.483 (VIOLATED) " "Path #1: Setup slack is -2.483 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      3.087  R        clock network delay " "     3.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.232     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.319      0.232     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q " "     3.319      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.722      0.403 FF    IC  s_IMemAddr\[2\]~6\|datad " "     3.722      0.403 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.847      0.125 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     3.847      0.125 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.416      2.569 FF    IC  IMem\|ram~46349\|dataa " "     6.416      2.569 FF    IC  IMem\|ram~46349\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.828      0.412 FR  CELL  IMem\|ram~46349\|combout " "     6.828      0.412 FR  CELL  IMem\|ram~46349\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.826      0.998 RR    IC  IMem\|ram~46350\|datad " "     7.826      0.998 RR    IC  IMem\|ram~46350\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.981      0.155 RR  CELL  IMem\|ram~46350\|combout " "     7.981      0.155 RR  CELL  IMem\|ram~46350\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.575      1.594 RR    IC  IMem\|ram~46351\|datab " "     9.575      1.594 RR    IC  IMem\|ram~46351\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.963      0.388 RR  CELL  IMem\|ram~46351\|combout " "     9.963      0.388 RR  CELL  IMem\|ram~46351\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.168      0.205 RR    IC  IMem\|ram~46352\|datad " "    10.168      0.205 RR    IC  IMem\|ram~46352\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.323      0.155 RR  CELL  IMem\|ram~46352\|combout " "    10.323      0.155 RR  CELL  IMem\|ram~46352\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.527      0.204 RR    IC  IMem\|ram~46363\|datad " "    10.527      0.204 RR    IC  IMem\|ram~46363\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.666      0.139 RF  CELL  IMem\|ram~46363\|combout " "    10.666      0.139 RF  CELL  IMem\|ram~46363\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.893      0.227 FF    IC  IMem\|ram~46406\|datad " "    10.893      0.227 FF    IC  IMem\|ram~46406\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.018      0.125 FF  CELL  IMem\|ram~46406\|combout " "    11.018      0.125 FF  CELL  IMem\|ram~46406\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.062      2.044 FF    IC  IMem\|ram~46449\|datac " "    13.062      2.044 FF    IC  IMem\|ram~46449\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.343      0.281 FF  CELL  IMem\|ram~46449\|combout " "    13.343      0.281 FF  CELL  IMem\|ram~46449\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.580      0.237 FF    IC  IMem\|ram~46450\|datac " "    13.580      0.237 FF    IC  IMem\|ram~46450\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.861      0.281 FF  CELL  IMem\|ram~46450\|combout " "    13.861      0.281 FF  CELL  IMem\|ram~46450\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.190      1.329 FF    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|datad " "    15.190      1.329 FF    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.315      0.125 FF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|combout " "    15.315      0.125 FF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.584      0.269 FF    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|datab " "    15.584      0.269 FF    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.977      0.393 FF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|combout " "    15.977      0.393 FF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.328      1.351 FF    IC  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|datac " "    17.328      1.351 FF    IC  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.609      0.281 FF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|combout " "    17.609      0.281 FF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.878      0.269 FF    IC  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|datab " "    17.878      0.269 FF    IC  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.271      0.393 FF  CELL  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|combout " "    18.271      0.393 FF  CELL  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.876      1.605 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|datac " "    19.876      1.605 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.157      0.281 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|combout " "    20.157      0.281 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.409      0.252 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|datad " "    20.409      0.252 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.534      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|combout " "    20.534      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.787      0.253 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|datad " "    20.787      0.253 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.912      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|combout " "    20.912      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.216      0.304 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|datad " "    21.216      0.304 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.341      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|combout " "    21.341      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      0.249 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|datad " "    21.590      0.249 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.715      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|combout " "    21.715      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.991      0.276 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|datad " "    21.991      0.276 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.116      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|combout " "    22.116      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.372      0.256 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|datad " "    22.372      0.256 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.497      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|combout " "    22.497      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.792      0.295 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|datac " "    22.792      0.295 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.073      0.281 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|combout " "    23.073      0.281 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.771      0.698 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|datad " "    23.771      0.698 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.896      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|combout " "    23.896      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.148      0.252 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|datad " "    24.148      0.252 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.273      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|combout " "    24.273      0.125 FF  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.500      0.227 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|datad " "    24.500      0.227 FF    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.650      0.150 FR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|combout " "    24.650      0.150 FR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.855      0.205 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datad " "    24.855      0.205 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.010      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout " "    25.010      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.217      0.207 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|datad " "    25.217      0.207 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.356      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|combout " "    25.356      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.356      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:31:REGI\|s_Q\|d " "    25.356      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.460      0.104 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "    25.460      0.104 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.971      2.971  R        clock network delay " "    22.971      2.971  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.979      0.008           clock pessimism removed " "    22.979      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.959     -0.020           clock uncertainty " "    22.959     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "    22.977      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.460 " "Data Arrival Time  :    25.460" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.977 " "Data Required Time :    22.977" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.483 (VIOLATED) " "Slack              :    -2.483 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018201 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018576 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.340  " "Path #1: Hold slack is 0.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.975      2.975  R        clock network delay " "     2.975      2.975  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q " "     3.207      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:16:REGI\|s_Q\|q " "     3.207      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:16:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.914      0.707 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[8\] " "     3.914      0.707 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.986      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.456      3.456  R        clock network delay " "     3.456      3.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.424     -0.032           clock pessimism removed " "     3.424     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.424      0.000           clock uncertainty " "     3.424      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.646      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.986 " "Data Arrival Time  :     3.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.646 " "Data Required Time :     3.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.340  " "Slack              :     0.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018576 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018576 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.650 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.650" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.650  " "Path #1: Recovery slack is 3.650 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.551      3.551  F        clock network delay " "    13.551      3.551  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.783      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    13.783      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.783      0.000 FF  CELL  hazard_Detection\|s_FlushIFIDnot\|q " "    13.783      0.000 FF  CELL  hazard_Detection\|s_FlushIFIDnot\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.348      0.565 FF    IC  comb~4\|dataa " "    14.348      0.565 FF    IC  comb~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.701      0.353 FF  CELL  comb~4\|combout " "    14.701      0.353 FF  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.364      0.663 FF    IC  comb~6\|dataa " "    15.364      0.663 FF    IC  comb~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.788      0.424 FF  CELL  comb~6\|combout " "    15.788      0.424 FF  CELL  comb~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.567      2.779 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:6:REGI\|s_Q\|clrn " "    18.567      2.779 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:6:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.348      0.781 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q " "    19.348      0.781 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.992      2.992  R        clock network delay " "    22.992      2.992  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.000      0.008           clock pessimism removed " "    23.000      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980     -0.020           clock uncertainty " "    22.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q " "    22.998      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.348 " "Data Arrival Time  :    19.348" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.998 " "Data Required Time :    22.998" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.650  " "Slack              :     3.650 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.124 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018660 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.124  " "Path #1: Removal slack is 2.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.963      2.963  R        clock network delay " "     2.963      2.963  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195      0.232     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "     3.195      0.232     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q " "     3.195      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      0.281 RR    IC  comb~4\|datab " "     3.476      0.281 RR    IC  comb~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.807      0.331 RR  CELL  comb~4\|combout " "     3.807      0.331 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.457      0.650 RR    IC  comb~6\|dataa " "     4.457      0.650 RR    IC  comb~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.838      0.381 RR  CELL  comb~6\|combout " "     4.838      0.381 RR  CELL  comb~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.062      0.224 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:10:REGI\|s_Q\|clrn " "     5.062      0.224 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:10:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.791      0.729 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "     5.791      0.729 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      3.513  R        clock network delay " "     3.513      3.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.481     -0.032           clock pessimism removed " "     3.481     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.481      0.000           clock uncertainty " "     3.481      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "     3.667      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.791 " "Data Arrival Time  :     5.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.667 " "Data Required Time :     3.667" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.124  " "Slack              :     2.124 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003018661 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003018661 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733003018662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733003018761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733003023006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733003025360 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733003025360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.727 " "Worst-case setup slack is -0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727              -2.774 iCLK  " "   -0.727              -2.774 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003025363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 iCLK  " "    0.341               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003025598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.258 " "Worst-case recovery slack is 4.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.258               0.000 iCLK  " "    4.258               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003025642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.951 " "Worst-case removal slack is 1.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.951               0.000 iCLK  " "    1.951               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003025685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003025720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003025720 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003028185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003028185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003028185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003028185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.198 ns " "Worst Case Available Settling Time: 18.198 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003028185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003028185 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028185 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.727 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.727 (VIOLATED) " "Path #1: Setup slack is -0.727 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.802      2.802  R        clock network delay " "     2.802      2.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.015      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q " "     3.015      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.377      0.362 FF    IC  s_IMemAddr\[2\]~6\|datad " "     3.377      0.362 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      0.110 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     3.487      0.110 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.791      2.304 FF    IC  IMem\|ram~46349\|dataa " "     5.791      2.304 FF    IC  IMem\|ram~46349\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.160      0.369 FR  CELL  IMem\|ram~46349\|combout " "     6.160      0.369 FR  CELL  IMem\|ram~46349\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.094      0.934 RR    IC  IMem\|ram~46350\|datad " "     7.094      0.934 RR    IC  IMem\|ram~46350\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.144 RR  CELL  IMem\|ram~46350\|combout " "     7.238      0.144 RR  CELL  IMem\|ram~46350\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.732      1.494 RR    IC  IMem\|ram~46351\|datab " "     8.732      1.494 RR    IC  IMem\|ram~46351\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.083      0.351 RR  CELL  IMem\|ram~46351\|combout " "     9.083      0.351 RR  CELL  IMem\|ram~46351\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.272      0.189 RR    IC  IMem\|ram~46352\|datad " "     9.272      0.189 RR    IC  IMem\|ram~46352\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.416      0.144 RR  CELL  IMem\|ram~46352\|combout " "     9.416      0.144 RR  CELL  IMem\|ram~46352\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.604      0.188 RR    IC  IMem\|ram~46363\|datad " "     9.604      0.188 RR    IC  IMem\|ram~46363\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.748      0.144 RR  CELL  IMem\|ram~46363\|combout " "     9.748      0.144 RR  CELL  IMem\|ram~46363\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.935      0.187 RR    IC  IMem\|ram~46406\|datad " "     9.935      0.187 RR    IC  IMem\|ram~46406\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.079      0.144 RR  CELL  IMem\|ram~46406\|combout " "    10.079      0.144 RR  CELL  IMem\|ram~46406\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.968      1.889 RR    IC  IMem\|ram~46449\|datac " "    11.968      1.889 RR    IC  IMem\|ram~46449\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.233      0.265 RR  CELL  IMem\|ram~46449\|combout " "    12.233      0.265 RR  CELL  IMem\|ram~46449\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.421      0.188 RR    IC  IMem\|ram~46450\|datac " "    12.421      0.188 RR    IC  IMem\|ram~46450\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.686      0.265 RR  CELL  IMem\|ram~46450\|combout " "    12.686      0.265 RR  CELL  IMem\|ram~46450\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.936      1.250 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|datad " "    13.936      1.250 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.080      0.144 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|combout " "    14.080      0.144 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.297      0.217 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|datab " "    14.297      0.217 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.648      0.351 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|combout " "    14.648      0.351 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.899      1.251 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|datac " "    15.899      1.251 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.164      0.265 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|combout " "    16.164      0.265 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.381      0.217 RR    IC  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|datab " "    16.381      0.217 RR    IC  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.750      0.369 RR  CELL  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|combout " "    16.750      0.369 RR  CELL  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.264      1.514 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|datac " "    18.264      1.514 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.527      0.263 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|combout " "    18.527      0.263 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:7:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.738      0.211 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|datad " "    18.738      0.211 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.882      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|combout " "    18.882      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:10:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.094      0.212 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|datad " "    19.094      0.212 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.238      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|combout " "    19.238      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:13:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.484      0.246 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|datad " "    19.484      0.246 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.628      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|combout " "    19.628      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:16:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.837      0.209 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|datad " "    19.837      0.209 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.981      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|combout " "    19.981      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:19:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.206      0.225 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|datad " "    20.206      0.225 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.350      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|combout " "    20.350      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:21:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.556      0.206 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|datad " "    20.556      0.206 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.700      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|combout " "    20.700      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:23:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.936      0.236 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|datac " "    20.936      0.236 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.199      0.263 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|combout " "    21.199      0.263 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.858      0.659 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|datad " "    21.858      0.659 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.002      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|combout " "    22.002      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.206      0.204 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|datad " "    22.206      0.204 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.350      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|combout " "    22.350      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.538      0.188 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|datad " "    22.538      0.188 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.682      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|combout " "    22.682      0.144 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.871      0.189 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datad " "    22.871      0.189 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.015      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout " "    23.015      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.206      0.191 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|datad " "    23.206      0.191 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.350      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|combout " "    23.350      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.350      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:31:REGI\|s_Q\|d " "    23.350      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "    23.430      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.697      2.697  R        clock network delay " "    22.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.704      0.007           clock pessimism removed " "    22.704      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.684     -0.020           clock uncertainty " "    22.684     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.703      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "    22.703      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.430 " "Data Arrival Time  :    23.430" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.703 " "Data Required Time :    22.703" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.727 (VIOLATED) " "Slack              :    -0.727 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028492 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028492 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.341 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.341" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.341  " "Path #1: Hold slack is 0.341 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:6:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      2.698  R        clock network delay " "     2.698      2.698  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.911      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:6:REGI\|s_Q " "     2.911      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.911      0.000 FF  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:6:REGI\|s_Q\|q " "     2.911      0.000 FF  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.563      0.652 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     3.563      0.652 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.642      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.128      3.128  R        clock network delay " "     3.128      3.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100     -0.028           clock pessimism removed " "     3.100     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.000           clock uncertainty " "     3.100      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.301      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.642 " "Data Arrival Time  :     3.642" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.301 " "Data Required Time :     3.301" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.341  " "Slack              :     0.341 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.258 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028892 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.258  " "Path #1: Recovery slack is 4.258 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.194      3.194  F        clock network delay " "    13.194      3.194  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.407      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    13.407      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.407      0.000 RR  CELL  hazard_Detection\|s_FlushIFIDnot\|q " "    13.407      0.000 RR  CELL  hazard_Detection\|s_FlushIFIDnot\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.890      0.483 RR    IC  comb~4\|dataa " "    13.890      0.483 RR    IC  comb~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.197      0.307 RR  CELL  comb~4\|combout " "    14.197      0.307 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.847      0.650 RR    IC  comb~6\|dataa " "    14.847      0.650 RR    IC  comb~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.227      0.380 RR  CELL  comb~6\|combout " "    15.227      0.380 RR  CELL  comb~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.778      2.551 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:6:REGI\|s_Q\|clrn " "    17.778      2.551 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:6:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.468      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q " "    18.468      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.720      2.720  R        clock network delay " "    22.720      2.720  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.727      0.007           clock pessimism removed " "    22.727      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.707     -0.020           clock uncertainty " "    22.707     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.726      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q " "    22.726      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.468 " "Data Arrival Time  :    18.468" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.726 " "Data Required Time :    22.726" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.258  " "Slack              :     4.258 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028892 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.951 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.951" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028930 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.951  " "Path #1: Removal slack is 1.951 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      2.689  R        clock network delay " "     2.689      2.689  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.213     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "     2.902      0.213     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q " "     2.902      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      0.259 RR    IC  comb~4\|datab " "     3.161      0.259 RR    IC  comb~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.461      0.300 RR  CELL  comb~4\|combout " "     3.461      0.300 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.624 RR    IC  comb~6\|dataa " "     4.085      0.624 RR    IC  comb~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.428      0.343 RR  CELL  comb~6\|combout " "     4.428      0.343 RR  CELL  comb~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.632      0.204 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:10:REGI\|s_Q\|clrn " "     4.632      0.204 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:10:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.286      0.654 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "     5.286      0.654 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      3.192  R        clock network delay " "     3.192      3.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164     -0.028           clock pessimism removed " "     3.164     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000           clock uncertainty " "     3.164      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "     3.335      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.286 " "Data Arrival Time  :     5.286" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.335 " "Data Required Time :     3.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.951  " "Slack              :     1.951 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003028930 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003028930 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733003028931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.871 " "Worst-case setup slack is 3.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.871               0.000 iCLK  " "    3.871               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003030362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 iCLK  " "    0.133               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003030583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.321 " "Worst-case recovery slack is 6.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.321               0.000 iCLK  " "    6.321               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003030627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 iCLK  " "    0.989               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003030671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733003030707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733003030707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003033307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003033307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003033307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003033307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.410 ns " "Worst Case Available Settling Time: 25.410 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003033307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733003033307 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003033307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.871 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.871" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003033625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.871  " "Path #1: Setup slack is 3.871 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:16:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:16:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.046      2.046  F        clock network delay " "    12.046      2.046  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.151      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:16:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "    12.151      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:16:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.151      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:16:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q " "    12.151      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:16:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.303      0.152 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~4\|datad " "    12.303      0.152 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.366      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~4\|combout " "    12.366      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.575      0.209 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~5\|datad " "    12.575      0.209 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.638      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~5\|combout " "    12.638      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.020      0.382 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~6\|datac " "    13.020      0.382 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.153      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~6\|combout " "    13.153      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.957      0.804 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~9\|datad " "    13.957      0.804 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.020      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~9\|combout " "    14.020      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.130      0.110 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datac " "    14.130      0.110 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.263      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout " "    14.263      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.371      0.108 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad " "    14.371      0.108 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.434      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout " "    14.434      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.553      0.119 FF    IC  e_equalityModule\|Equal0~10\|datad " "    14.553      0.119 FF    IC  e_equalityModule\|Equal0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.616      0.063 FF  CELL  e_equalityModule\|Equal0~10\|combout " "    14.616      0.063 FF  CELL  e_equalityModule\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.407      0.791 FF    IC  e_equalityModule\|Equal0~11\|dataa " "    15.407      0.791 FF    IC  e_equalityModule\|Equal0~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.580      0.173 FF  CELL  e_equalityModule\|Equal0~11\|combout " "    15.580      0.173 FF  CELL  e_equalityModule\|Equal0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.711      0.131 FF    IC  e_equalityModule\|Equal0~23\|datab " "    15.711      0.131 FF    IC  e_equalityModule\|Equal0~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.885      0.174 FF  CELL  e_equalityModule\|Equal0~23\|combout " "    15.885      0.174 FF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.005      0.120 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|datad " "    16.005      0.120 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.077      0.072 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|combout " "    16.077      0.072 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.260      0.183 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|datad " "    16.260      0.183 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.326      0.066 RF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|combout " "    16.326      0.066 RF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.421      1.095 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|datad " "    17.421      1.095 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.484      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|combout " "    17.484      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.593      0.109 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~3\|datad " "    17.593      0.109 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.656      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~3\|combout " "    17.656      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.656      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|d " "    17.656      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.706      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "    17.706      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.586      1.586  R        clock network delay " "    21.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      0.004           clock pessimism removed " "    21.590      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570     -0.020           clock uncertainty " "    21.570     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.577      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "    21.577      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.706 " "Data Arrival Time  :    17.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.577 " "Data Required Time :    21.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.871  " "Slack              :     3.871 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003033625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.133 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.133" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003033985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.133  " "Path #1: Hold slack is 0.133 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.584      1.584  R        clock network delay " "     1.584      1.584  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.689      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q " "     1.689      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.689      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:0:REGI\|s_Q\|q " "     1.689      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.330 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[0\] " "     2.019      0.330 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.055      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      1.838  R        clock network delay " "     1.838      1.838  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818     -0.020           clock pessimism removed " "     1.818     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818      0.000           clock uncertainty " "     1.818      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.922      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.055 " "Data Arrival Time  :     2.055" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.922 " "Data Required Time :     1.922" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.133  " "Slack              :     0.133 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003033986 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003033986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.321 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003034027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.321  " "Path #1: Recovery slack is 6.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.031      2.031  F        clock network delay " "    12.031      2.031  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.136      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall " "    12.136      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.136      0.000 FF  CELL  hazard_Detection\|o_Stall\|q " "    12.136      0.000 FF  CELL  hazard_Detection\|o_Stall\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.320      0.184 FF    IC  comb~2\|datad " "    12.320      0.184 FF    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.383      0.063 FF  CELL  comb~2\|combout " "    12.383      0.063 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.490      0.107 FF    IC  comb~3\|datad " "    12.490      0.107 FF    IC  comb~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.553      0.063 FF  CELL  comb~3\|combout " "    12.553      0.063 FF  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.784      1.231 FF    IC  comb~3clkctrl\|inclk\[0\] " "    13.784      1.231 FF    IC  comb~3clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.784      0.000 FF  CELL  comb~3clkctrl\|outclk " "    13.784      0.000 FF  CELL  comb~3clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.882      1.098 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:1:REGI\|s_Q\|clrn " "    14.882      1.098 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:1:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.273      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q " "    15.273      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.588      1.588  R        clock network delay " "    21.588      1.588  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.607      0.019           clock pessimism removed " "    21.607      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.587     -0.020           clock uncertainty " "    21.587     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q " "    21.594      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.273 " "Data Arrival Time  :    15.273" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.594 " "Data Required Time :    21.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.321  " "Slack              :     6.321 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003034027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.989 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003034064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.989  " "Path #1: Removal slack is 0.989 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.573      1.573  R        clock network delay " "     1.573      1.573  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.678      0.105     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "     1.678      0.105     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.678      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q " "     1.678      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.807      0.129 RR    IC  comb~4\|datab " "     1.807      0.129 RR    IC  comb~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.962      0.155 RR  CELL  comb~4\|combout " "     1.962      0.155 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.247      0.285 RR    IC  comb~6\|dataa " "     2.247      0.285 RR    IC  comb~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.428      0.181 RR  CELL  comb~6\|combout " "     2.428      0.181 RR  CELL  comb~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.529      0.101 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:10:REGI\|s_Q\|clrn " "     2.529      0.101 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:10:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "     2.895      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      1.842  R        clock network delay " "     1.842      1.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822     -0.020           clock pessimism removed " "     1.822     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.000           clock uncertainty " "     1.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q " "     1.906      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:10:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.895 " "Data Arrival Time  :     2.895" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.906 " "Data Required Time :     1.906" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.989  " "Slack              :     0.989 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733003034064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733003034064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733003037410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733003040279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1354 " "Peak virtual memory: 1354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733003040654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 15:44:00 2024 " "Processing ended: Sat Nov 30 15:44:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733003040654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733003040654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733003040654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733003040654 ""}
