// Seed: 3301003052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = 1'b0 ? id_8 : 1;
endmodule
module module_1;
  wor id_1;
  wire id_2, id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3, id_3, id_3, id_3
  ); specify
    (negedge id_4 => (id_5 +: id_1)) = (id_1 || 1'b0 : id_1  : (1), 1);
    (id_6 => id_7) = 1;
  endspecify
endmodule
