Timing Analyzer report for FSM
Sun Apr 11 00:14:23 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'present_state.INIT'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'present_state.INIT'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'present_state.INIT'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'present_state.INIT'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'present_state.INIT'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'present_state.INIT'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FSM                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                 ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; Clock Name         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; CLOCK_50           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }           ;
; present_state.INIT ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { present_state.INIT } ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 68.5 MHz   ; 68.5 MHz        ; CLOCK_50           ;      ;
; 350.14 MHz ; 350.14 MHz      ; present_state.INIT ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+--------------------+---------+---------------+
; Clock              ; Slack   ; End Point TNS ;
+--------------------+---------+---------------+
; CLOCK_50           ; -13.598 ; -4343.338     ;
; present_state.INIT ; -0.928  ; -4.298        ;
+--------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; CLOCK_50           ; -0.602 ; -4.816        ;
; present_state.INIT ; 0.289  ; 0.000         ;
+--------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------+--------+---------------------+
; Clock              ; Slack  ; End Point TNS       ;
+--------------------+--------+---------------------+
; CLOCK_50           ; -3.000 ; -751.000            ;
; present_state.INIT ; 0.386  ; 0.000               ;
+--------------------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.598 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.528     ;
; -13.596 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.526     ;
; -13.578 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.508     ;
; -13.576 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.506     ;
; -13.576 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.506     ;
; -13.572 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.502     ;
; -13.508 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 14.430     ;
; -13.505 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 14.427     ;
; -13.356 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 14.271     ;
; -13.351 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 14.266     ;
; -13.308 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 14.248     ;
; -13.307 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 14.247     ;
; -13.296 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 14.221     ;
; -13.293 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 14.218     ;
; -13.269 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.199     ;
; -13.267 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.197     ;
; -13.266 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.196     ;
; -13.201 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 14.123     ;
; -13.200 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 14.122     ;
; -13.200 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.117     ;
; -13.198 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.115     ;
; -13.192 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.109     ;
; -13.190 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.107     ;
; -13.180 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.097     ;
; -13.178 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.095     ;
; -13.178 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.095     ;
; -13.174 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.091     ;
; -13.172 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.089     ;
; -13.170 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.087     ;
; -13.170 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.087     ;
; -13.166 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.083     ;
; -13.164 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.094     ;
; -13.162 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.092     ;
; -13.162 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.092     ;
; -13.161 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.091     ;
; -13.161 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.091     ;
; -13.160 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.090     ;
; -13.158 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 14.088     ;
; -13.132 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.049     ;
; -13.130 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.047     ;
; -13.112 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.029     ;
; -13.110 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 14.019     ;
; -13.110 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.027     ;
; -13.110 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.027     ;
; -13.109 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.040     ;
; -13.108 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.039     ;
; -13.107 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.038     ;
; -13.107 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 14.031     ;
; -13.107 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 14.016     ;
; -13.106 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 14.023     ;
; -13.105 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 14.029     ;
; -13.103 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.034     ;
; -13.102 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 14.011     ;
; -13.101 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.032     ;
; -13.099 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.030     ;
; -13.099 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.030     ;
; -13.099 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.030     ;
; -13.099 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 14.008     ;
; -13.097 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 14.028     ;
; -13.087 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 14.011     ;
; -13.085 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 14.009     ;
; -13.085 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 14.009     ;
; -13.081 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 14.005     ;
; -13.066 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 14.006     ;
; -13.065 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 14.005     ;
; -13.042 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 13.951     ;
; -13.039 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 13.948     ;
; -13.034 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.956     ;
; -13.034 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.956     ;
; -13.034 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.956     ;
; -13.030 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.952     ;
; -13.021 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 13.952     ;
; -13.019 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 13.950     ;
; -13.017 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 13.933     ;
; -13.014 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 13.930     ;
; -12.992 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.917     ;
; -12.990 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.915     ;
; -12.983 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 13.903     ;
; -12.982 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 13.902     ;
; -12.980 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 13.910     ;
; -12.977 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 13.907     ;
; -12.976 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 13.896     ;
; -12.975 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 13.895     ;
; -12.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 13.892     ;
; -12.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.897     ;
; -12.970 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.895     ;
; -12.970 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.895     ;
; -12.966 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.891     ;
; -12.959 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 13.880     ;
; -12.958 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 13.860     ;
; -12.954 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 13.875     ;
; -12.953 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 13.855     ;
; -12.950 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 13.852     ;
; -12.945 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 13.847     ;
; -12.920 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.842     ;
; -12.919 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.841     ;
; -12.917 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.839     ;
; -12.914 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 13.836     ;
; -12.912 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 13.845     ;
; -12.910 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 13.843     ;
+---------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'present_state.INIT'                                                                               ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; -0.928 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.978      ; 4.711      ;
; -0.903 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.881      ; 4.678      ;
; -0.896 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.881      ; 4.724      ;
; -0.831 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.881      ; 4.635      ;
; -0.740 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.879      ; 4.540      ;
; -0.686 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.978      ; 4.969      ;
; -0.623 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.881      ; 4.898      ;
; -0.584 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.881      ; 4.912      ;
; -0.564 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.881      ; 4.868      ;
; -0.477 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.879      ; 4.777      ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.381      ; 2.165      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][2]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][1]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][6]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][0]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][7]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][8]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; -0.156 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][9]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.381      ; 2.111      ;
; 0.195  ; present_state.VGA_DISP                                                            ; present_state.START                                                               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.246      ; 0.598      ;
; 0.344  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 2.944      ;
; 0.349  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 2.949      ;
; 0.358  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.375  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[0]           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.382  ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.404  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.209      ; 2.999      ;
; 0.422  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.206      ; 3.014      ;
; 0.425  ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.062      ; 0.644      ;
; 0.428  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.196      ; 3.010      ;
; 0.443  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.213      ; 3.042      ;
; 0.444  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.044      ;
; 0.456  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[7]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.210      ; 3.052      ;
; 0.462  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.062      ;
; 0.472  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.072      ;
; 0.473  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.073      ;
; 0.476  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.193      ; 3.055      ;
; 0.484  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.197      ; 3.067      ;
; 0.486  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.195      ; 3.067      ;
; 0.498  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.193      ; 3.077      ;
; 0.505  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.105      ;
; 0.507  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.107      ;
; 0.512  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.112      ;
; 0.514  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.199      ; 3.099      ;
; 0.518  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.192      ; 3.096      ;
; 0.519  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.119      ;
; 0.520  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.191      ; 3.097      ;
; 0.523  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.107      ;
; 0.531  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.131      ;
; 0.533  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.133      ;
; 0.535  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.191      ; 3.112      ;
; 0.536  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[24]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.193      ; 3.115      ;
; 0.538  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.192      ; 3.116      ;
; 0.539  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[8]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.190      ; 3.115      ;
; 0.547  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[24]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.190      ; 3.123      ;
; 0.550  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.134      ;
; 0.553  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.192      ; 3.131      ;
; 0.558  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.214      ; 3.158      ;
; 0.559  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.196      ; 3.141      ;
; 0.560  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.217      ; 3.163      ;
; 0.563  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][6]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.380      ; 3.329      ;
; 0.568  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[13]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.197      ; 3.151      ;
; 0.574  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[19]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.196      ; 3.156      ;
; 0.575  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.191      ; 3.152      ;
; 0.576  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.160      ;
; 0.580  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.164      ;
; 0.581  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.191      ; 3.158      ;
; 0.582  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.166      ;
; 0.583  ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.801      ;
; 0.583  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.197      ; 3.166      ;
; 0.584  ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.802      ;
; 0.585  ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.803      ;
; 0.585  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.193      ; 3.164      ;
; 0.585  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.190      ; 3.161      ;
; 0.589  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.196      ; 3.171      ;
; 0.589  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[25]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.202      ; 3.177      ;
; 0.592  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[26]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.193      ; 3.171      ;
; 0.592  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.176      ;
; 0.592  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.215      ; 3.193      ;
; 0.596  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.192      ; 3.174      ;
; 0.596  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.194      ; 3.176      ;
; 0.598  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.207      ; 3.191      ;
; 0.598  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.196      ; 3.180      ;
; 0.600  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[24]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.202      ; 3.188      ;
; 0.601  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.195      ; 3.182      ;
; 0.602  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.197      ; 3.185      ;
; 0.603  ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.061      ; 0.821      ;
; 0.604  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.193      ; 3.183      ;
; 0.606  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.377      ; 3.369      ;
; 0.606  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.377      ; 3.369      ;
; 0.606  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.377      ; 3.369      ;
; 0.606  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.377      ; 3.369      ;
; 0.606  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.377      ; 3.369      ;
; 0.607  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[7]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.190      ; 3.183      ;
; 0.608  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[20]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.194      ; 3.188      ;
; 0.610  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[18]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.198      ; 3.194      ;
; 0.611  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.192      ; 3.189      ;
; 0.611  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[8]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.192      ; 3.189      ;
; 0.616  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.195      ; 3.197      ;
; 0.618  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[25]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.190      ; 3.194      ;
; 0.618  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.197      ; 3.201      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'present_state.INIT'                                                                               ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; 0.289 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 0.000        ; 4.041      ; 4.529      ;
; 0.360 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 0.000        ; 4.042      ; 4.601      ;
; 0.376 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 0.000        ; 4.042      ; 4.617      ;
; 0.419 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 0.000        ; 4.043      ; 4.661      ;
; 0.434 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 0.000        ; 4.143      ; 4.776      ;
; 0.555 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; -0.500       ; 4.041      ; 4.315      ;
; 0.646 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; -0.500       ; 4.042      ; 4.407      ;
; 0.668 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; -0.500       ; 4.042      ; 4.429      ;
; 0.670 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; -0.500       ; 4.143      ; 4.532      ;
; 0.731 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; -0.500       ; 4.043      ; 4.493      ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 76.45 MHz  ; 76.45 MHz       ; CLOCK_50           ;      ;
; 353.11 MHz ; 353.11 MHz      ; present_state.INIT ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+--------------------+---------+---------------+
; Clock              ; Slack   ; End Point TNS ;
+--------------------+---------+---------------+
; CLOCK_50           ; -12.080 ; -3860.827     ;
; present_state.INIT ; -0.916  ; -4.166        ;
+--------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; CLOCK_50           ; -0.531 ; -4.248        ;
; present_state.INIT ; 0.231  ; 0.000         ;
+--------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+--------+--------------------+
; Clock              ; Slack  ; End Point TNS      ;
+--------------------+--------+--------------------+
; CLOCK_50           ; -3.000 ; -751.000           ;
; present_state.INIT ; 0.430  ; 0.000              ;
+--------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.080 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 13.022     ;
; -12.078 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 13.020     ;
; -12.052 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.994     ;
; -12.049 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.991     ;
; -12.047 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.989     ;
; -12.042 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.984     ;
; -11.992 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.925     ;
; -11.990 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.923     ;
; -11.864 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 12.789     ;
; -11.860 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 12.785     ;
; -11.822 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 12.773     ;
; -11.820 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 12.771     ;
; -11.793 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 12.729     ;
; -11.790 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 12.726     ;
; -11.767 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.709     ;
; -11.765 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.707     ;
; -11.764 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.706     ;
; -11.712 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.645     ;
; -11.710 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.643     ;
; -11.694 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.621     ;
; -11.692 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.619     ;
; -11.682 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.623     ;
; -11.682 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.623     ;
; -11.682 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.623     ;
; -11.681 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.622     ;
; -11.678 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.619     ;
; -11.677 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.618     ;
; -11.666 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.593     ;
; -11.663 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.590     ;
; -11.661 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.588     ;
; -11.656 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.583     ;
; -11.650 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.592     ;
; -11.650 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.577     ;
; -11.648 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.575     ;
; -11.638 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.565     ;
; -11.636 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.563     ;
; -11.622 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.549     ;
; -11.619 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.546     ;
; -11.618 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.560     ;
; -11.617 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.544     ;
; -11.616 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.558     ;
; -11.616 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.558     ;
; -11.613 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.555     ;
; -11.612 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.547     ;
; -11.612 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.539     ;
; -11.610 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.552     ;
; -11.610 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.552     ;
; -11.610 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.552     ;
; -11.610 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.545     ;
; -11.610 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.537     ;
; -11.608 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.550     ;
; -11.607 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.534     ;
; -11.606 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.548     ;
; -11.606 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 12.557     ;
; -11.606 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 12.524     ;
; -11.605 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 12.556     ;
; -11.605 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.532     ;
; -11.604 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 12.522     ;
; -11.600 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 12.527     ;
; -11.584 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.519     ;
; -11.581 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.516     ;
; -11.579 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.514     ;
; -11.574 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.509     ;
; -11.562 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 12.480     ;
; -11.560 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 12.478     ;
; -11.550 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 12.468     ;
; -11.548 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 12.466     ;
; -11.545 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.487     ;
; -11.544 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 12.486     ;
; -11.535 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.470     ;
; -11.534 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.467     ;
; -11.534 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.467     ;
; -11.534 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.467     ;
; -11.533 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.468     ;
; -11.530 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.463     ;
; -11.524 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 12.450     ;
; -11.522 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 12.448     ;
; -11.517 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.458     ;
; -11.515 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 12.456     ;
; -11.507 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.442     ;
; -11.504 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.439     ;
; -11.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.437     ;
; -11.497 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 12.432     ;
; -11.478 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 12.388     ;
; -11.474 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 12.384     ;
; -11.467 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 12.399     ;
; -11.466 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 12.398     ;
; -11.464 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.397     ;
; -11.460 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 12.393     ;
; -11.459 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 12.391     ;
; -11.458 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 12.390     ;
; -11.456 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 12.388     ;
; -11.447 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 12.373     ;
; -11.445 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 12.371     ;
; -11.434 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 12.344     ;
; -11.430 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 12.340     ;
; -11.426 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 12.366     ;
; -11.424 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 12.364     ;
; -11.422 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 12.372     ;
; -11.422 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 12.332     ;
+---------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'present_state.INIT'                                                                                ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; -0.916 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.557      ; 4.349      ;
; -0.865 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.473      ; 4.292      ;
; -0.851 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.474      ; 4.328      ;
; -0.812 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.473      ; 4.267      ;
; -0.722 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 0.500        ; 3.472      ; 4.173      ;
; -0.497 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.557      ; 4.430      ;
; -0.461 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.473      ; 4.388      ;
; -0.420 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.473      ; 4.375      ;
; -0.398 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.474      ; 4.375      ;
; -0.298 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 1.000        ; 3.472      ; 4.249      ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.531 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 1.962      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][2]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][1]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][6]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][0]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][7]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][8]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; -0.065 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][9]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 2.139      ; 1.928      ;
; 0.155  ; present_state.VGA_DISP                                                            ; present_state.START                                                               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.238      ; 0.537      ;
; 0.302  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.658      ;
; 0.312  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.333  ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.340  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[0]           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.344  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.700      ;
; 0.368  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.998      ; 2.720      ;
; 0.376  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.994      ; 2.724      ;
; 0.382  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.986      ; 2.722      ;
; 0.384  ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.055      ; 0.583      ;
; 0.385  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.001      ; 2.740      ;
; 0.405  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.761      ;
; 0.406  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.762      ;
; 0.409  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.765      ;
; 0.410  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[7]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.999      ; 2.763      ;
; 0.428  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.784      ;
; 0.431  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.766      ;
; 0.433  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.983      ; 2.770      ;
; 0.442  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.798      ;
; 0.454  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.987      ; 2.795      ;
; 0.456  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.812      ;
; 0.462  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.984      ; 2.800      ;
; 0.470  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.826      ;
; 0.473  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.815      ;
; 0.474  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.987      ; 2.815      ;
; 0.474  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.830      ;
; 0.475  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.831      ;
; 0.476  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][6]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.141      ; 2.971      ;
; 0.481  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[24]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.816      ;
; 0.484  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.820      ;
; 0.487  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.843      ;
; 0.488  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.823      ;
; 0.489  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[8]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.978      ; 2.821      ;
; 0.493  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.829      ;
; 0.497  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.839      ;
; 0.500  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.835      ;
; 0.503  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.005      ; 2.862      ;
; 0.506  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.986      ; 2.846      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.002      ; 2.864      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[24]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.980      ; 2.842      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 3.001      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 3.001      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 3.001      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 3.001      ;
; 0.508  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.139      ; 3.001      ;
; 0.510  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[13]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.987      ; 2.851      ;
; 0.515  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.851      ;
; 0.516  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.858      ;
; 0.516  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.858      ;
; 0.519  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[19]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.985      ; 2.858      ;
; 0.521  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; present_state.INIT ; CLOCK_50    ; 0.000        ; 2.004      ; 2.879      ;
; 0.522  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.987      ; 2.863      ;
; 0.523  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.865      ;
; 0.524  ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.722      ;
; 0.524  ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.722      ;
; 0.525  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.985      ; 2.864      ;
; 0.526  ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.724      ;
; 0.526  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.983      ; 2.863      ;
; 0.529  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[12]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.986      ; 2.869      ;
; 0.531  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.986      ; 2.871      ;
; 0.532  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[26]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.867      ;
; 0.533  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.987      ; 2.874      ;
; 0.535  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.870      ;
; 0.536  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.996      ; 2.886      ;
; 0.540  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.875      ;
; 0.541  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.877      ;
; 0.542  ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.054      ; 0.740      ;
; 0.543  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.885      ;
; 0.548  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[25]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.991      ; 2.893      ;
; 0.549  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.978      ; 2.881      ;
; 0.552  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[20]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.888      ;
; 0.552  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[18]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.988      ; 2.894      ;
; 0.553  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[7]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.978      ; 2.885      ;
; 0.554  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.890      ;
; 0.557  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[15]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.986      ; 2.897      ;
; 0.559  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.895      ;
; 0.561  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[24]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.991      ; 2.906      ;
; 0.564  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[11]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.899      ;
; 0.564  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.984      ; 2.902      ;
; 0.565  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[8]            ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.982      ; 2.901      ;
; 0.569  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[25]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.981      ; 2.904      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'present_state.INIT'                                                                                ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; 0.231 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 0.000        ; 3.616      ; 4.027      ;
; 0.329 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 0.000        ; 3.617      ; 4.126      ;
; 0.351 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 0.000        ; 3.617      ; 4.148      ;
; 0.355 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 0.000        ; 3.618      ; 4.153      ;
; 0.376 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 0.000        ; 3.705      ; 4.261      ;
; 0.649 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; -0.500       ; 3.616      ; 3.965      ;
; 0.739 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; -0.500       ; 3.617      ; 4.056      ;
; 0.745 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; -0.500       ; 3.617      ; 4.062      ;
; 0.776 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; -0.500       ; 3.705      ; 4.181      ;
; 0.801 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; -0.500       ; 3.618      ; 4.119      ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------+
; Fast 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; CLOCK_50           ; -7.286 ; -2221.163     ;
; present_state.INIT ; -0.246 ; -0.918        ;
+--------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; CLOCK_50           ; -0.602 ; -4.816        ;
; present_state.INIT ; 0.298  ; 0.000         ;
+--------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+--------+--------------------+
; Clock              ; Slack  ; End Point TNS      ;
+--------------------+--------+--------------------+
; CLOCK_50           ; -3.000 ; -810.987           ;
; present_state.INIT ; 0.396  ; 0.000              ;
+--------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.286 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.239      ;
; -7.285 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.238      ;
; -7.272 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.225      ;
; -7.271 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.224      ;
; -7.267 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.220      ;
; -7.266 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.219      ;
; -7.233 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 8.180      ;
; -7.230 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 8.177      ;
; -7.206 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 8.147      ;
; -7.203 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 8.144      ;
; -7.172 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 8.130      ;
; -7.170 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 8.128      ;
; -7.123 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 8.070      ;
; -7.120 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 8.067      ;
; -7.102 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.055      ;
; -7.101 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.054      ;
; -7.098 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 8.051      ;
; -7.070 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 8.012      ;
; -7.069 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 8.011      ;
; -7.066 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 8.013      ;
; -7.064 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 8.011      ;
; -7.056 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.998      ;
; -7.055 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.997      ;
; -7.054 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 8.006      ;
; -7.053 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 8.005      ;
; -7.051 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 8.003      ;
; -7.051 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 8.003      ;
; -7.051 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 8.003      ;
; -7.051 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.993      ;
; -7.050 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.992      ;
; -7.049 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 8.001      ;
; -7.037 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.979      ;
; -7.036 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.978      ;
; -7.023 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.965      ;
; -7.022 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.964      ;
; -7.018 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.960      ;
; -7.017 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 7.953      ;
; -7.017 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.959      ;
; -7.014 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.967      ;
; -7.014 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 7.950      ;
; -7.013 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.966      ;
; -7.010 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.963      ;
; -7.009 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.962      ;
; -7.004 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.957      ;
; -7.003 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.956      ;
; -7.002 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.955      ;
; -7.001 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.954      ;
; -6.999 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.952      ;
; -6.999 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.941      ;
; -6.998 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.951      ;
; -6.998 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.940      ;
; -6.996 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 7.954      ;
; -6.995 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 7.953      ;
; -6.993 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.940      ;
; -6.992 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.939      ;
; -6.990 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 7.920      ;
; -6.987 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 7.917      ;
; -6.985 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.927      ;
; -6.984 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.926      ;
; -6.984 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 7.920      ;
; -6.981 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 7.917      ;
; -6.980 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.922      ;
; -6.979 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.926      ;
; -6.979 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 7.921      ;
; -6.978 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.925      ;
; -6.974 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.921      ;
; -6.973 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.920      ;
; -6.973 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.920      ;
; -6.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.919      ;
; -6.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.919      ;
; -6.970 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.917      ;
; -6.957 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 7.887      ;
; -6.954 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 7.884      ;
; -6.948 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.901      ;
; -6.948 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 7.901      ;
; -6.946 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 7.903      ;
; -6.946 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 7.882      ;
; -6.944 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 7.901      ;
; -6.943 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 7.879      ;
; -6.940 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 7.881      ;
; -6.937 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 7.878      ;
; -6.927 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 7.873      ;
; -6.925 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 7.877      ;
; -6.922 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 7.874      ;
; -6.922 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 7.868      ;
; -6.919 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 7.849      ;
; -6.916 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 7.846      ;
; -6.913 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 7.848      ;
; -6.913 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 7.870      ;
; -6.912 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 7.863      ;
; -6.911 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 7.862      ;
; -6.911 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 7.868      ;
; -6.910 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 7.845      ;
; -6.900 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 7.845      ;
; -6.899 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.846      ;
; -6.898 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 7.849      ;
; -6.898 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 7.843      ;
; -6.897 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 7.848      ;
; -6.897 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 7.844      ;
; -6.897 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 7.842      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'present_state.INIT'                                                                                ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; -0.246 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 0.500        ; 2.318      ; 2.665      ;
; -0.201 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 0.500        ; 2.268      ; 2.613      ;
; -0.174 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 0.500        ; 2.269      ; 2.619      ;
; -0.165 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 0.500        ; 2.268      ; 2.595      ;
; -0.146 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 1.000        ; 2.318      ; 3.065      ;
; -0.132 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 0.500        ; 2.267      ; 2.563      ;
; -0.055 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 1.000        ; 2.268      ; 2.967      ;
; -0.051 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 1.000        ; 2.268      ; 2.981      ;
; -0.031 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 1.000        ; 2.269      ; 2.976      ;
; 0.021  ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 1.000        ; 2.267      ; 2.910      ;
+--------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                           ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.602 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.261      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][2]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][1]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][6]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][0]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][7]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][8]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; -0.225 ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][9]          ; present_state.INIT ; CLOCK_50    ; -0.500       ; 1.644      ; 1.138      ;
; 0.068  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][6]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 1.934      ;
; 0.088  ; present_state.VGA_DISP                                                            ; present_state.START                                                               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.151      ; 0.323      ;
; 0.098  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.961      ;
; 0.098  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.961      ;
; 0.098  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.961      ;
; 0.098  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.961      ;
; 0.098  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 1.961      ;
; 0.141  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.652      ; 2.012      ;
; 0.141  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.652      ; 2.012      ;
; 0.144  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][10]         ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.005      ;
; 0.154  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.015      ;
; 0.154  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][5]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.015      ;
; 0.174  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.648      ; 2.041      ;
; 0.174  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.648      ; 2.041      ;
; 0.174  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.643      ; 2.036      ;
; 0.175  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.644      ; 2.038      ;
; 0.184  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.255      ; 1.658      ;
; 0.187  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.252      ; 1.663      ;
; 0.195  ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[0]           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.200  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][10]         ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.656      ; 2.075      ;
; 0.201  ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[17]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.244      ; 1.667      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.204  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.639      ; 2.062      ;
; 0.208  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.072      ;
; 0.208  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.072      ;
; 0.209  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[11][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.643      ; 2.071      ;
; 0.210  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][10]         ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.071      ;
; 0.210  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.071      ;
; 0.210  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.071      ;
; 0.210  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.071      ;
; 0.212  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[16]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.254      ; 1.685      ;
; 0.212  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][5]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.076      ;
; 0.214  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][5]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.075      ;
; 0.217  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][10]         ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.646      ; 2.082      ;
; 0.217  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.646      ; 2.082      ;
; 0.217  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.646      ; 2.082      ;
; 0.217  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][7]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.646      ; 2.082      ;
; 0.217  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.646      ; 2.082      ;
; 0.219  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][1]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.083      ;
; 0.219  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][9]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.083      ;
; 0.219  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][8]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.083      ;
; 0.219  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][7]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.645      ; 2.083      ;
; 0.221  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.651      ; 2.091      ;
; 0.221  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.651      ; 2.091      ;
; 0.221  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.651      ; 2.091      ;
; 0.222  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.091      ;
; 0.225  ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.036      ; 0.345      ;
; 0.226  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][9]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.095      ;
; 0.226  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[7][9]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 2.092      ;
; 0.226  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[7][8]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 2.092      ;
; 0.226  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[7][7]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 2.092      ;
; 0.226  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[7][6]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 2.092      ;
; 0.226  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][5]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.095      ;
; 0.227  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.096      ;
; 0.227  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][10]         ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.096      ;
; 0.227  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.096      ;
; 0.227  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.096      ;
; 0.228  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[3][2]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.097      ;
; 0.228  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[3][3]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.097      ;
; 0.228  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[3][8]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.097      ;
; 0.228  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[3][0]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.097      ;
; 0.229  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][2]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.090      ;
; 0.229  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.090      ;
; 0.229  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][3]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.090      ;
; 0.229  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][4]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.090      ;
; 0.229  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][0]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.090      ;
; 0.229  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.642      ; 2.090      ;
; 0.230  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[27][1]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.648      ; 2.097      ;
; 0.230  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[27][8]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.648      ; 2.097      ;
; 0.234  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[28][10]         ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 2.100      ;
; 0.234  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[28][6]          ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.647      ; 2.100      ;
; 0.235  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[4][2]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.104      ;
; 0.235  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[6][8]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.104      ;
; 0.235  ; present_state.INIT                                                                ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[4][4]           ; present_state.INIT ; CLOCK_50    ; 0.000        ; 1.650      ; 2.104      ;
+--------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'present_state.INIT'                                                                                ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node        ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+
; 0.298 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; 0.000        ; 2.361      ; 2.764      ;
; 0.322 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; 0.000        ; 2.362      ; 2.789      ;
; 0.362 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; 0.000        ; 2.363      ; 2.830      ;
; 0.365 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; 0.000        ; 2.362      ; 2.832      ;
; 0.428 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; 0.000        ; 2.415      ; 2.948      ;
; 0.452 ; present_state.INIT ; source_addr[0] ; present_state.INIT ; present_state.INIT ; -0.500       ; 2.361      ; 2.438      ;
; 0.482 ; present_state.INIT ; source_addr[3] ; present_state.INIT ; present_state.INIT ; -0.500       ; 2.362      ; 2.469      ;
; 0.487 ; present_state.INIT ; source_addr[4] ; present_state.INIT ; present_state.INIT ; -0.500       ; 2.362      ; 2.474      ;
; 0.503 ; present_state.INIT ; source_addr[2] ; present_state.INIT ; present_state.INIT ; -0.500       ; 2.363      ; 2.491      ;
; 0.522 ; present_state.INIT ; source_addr[1] ; present_state.INIT ; present_state.INIT ; -0.500       ; 2.415      ; 2.562      ;
+-------+--------------------+----------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+---------------------+-----------+--------+----------+---------+---------------------+
; Clock               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack    ; -13.598   ; -0.602 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50           ; -13.598   ; -0.602 ; N/A      ; N/A     ; -3.000              ;
;  present_state.INIT ; -0.928    ; 0.231  ; N/A      ; N/A     ; 0.386               ;
; Design-wide TNS     ; -4347.636 ; -4.816 ; 0.0      ; 0.0     ; -810.987            ;
;  CLOCK_50           ; -4343.338 ; -4.816 ; N/A      ; N/A     ; -810.987            ;
;  present_state.INIT ; -4.298    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------+
; Setup Transfers                                                                      ;
+--------------------+--------------------+-----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+-----------+----------+----------+----------+
; CLOCK_50           ; CLOCK_50           ; 161099412 ; 1952     ; 26496    ; 32       ;
; present_state.INIT ; CLOCK_50           ; 701       ; 3303     ; 736      ; 896      ;
; present_state.INIT ; present_state.INIT ; 0         ; 0        ; 5        ; 5        ;
+--------------------+--------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Hold Transfers                                                                       ;
+--------------------+--------------------+-----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+-----------+----------+----------+----------+
; CLOCK_50           ; CLOCK_50           ; 161099412 ; 1952     ; 26496    ; 32       ;
; present_state.INIT ; CLOCK_50           ; 701       ; 3303     ; 736      ; 896      ;
; present_state.INIT ; present_state.INIT ; 0         ; 0        ; 5        ; 5        ;
+--------------------+--------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------+
; Clock Status Summary                                         ;
+--------------------+--------------------+------+-------------+
; Target             ; Clock              ; Type ; Status      ;
+--------------------+--------------------+------+-------------+
; CLOCK_50           ; CLOCK_50           ; Base ; Constrained ;
; present_state.INIT ; present_state.INIT ; Base ; Constrained ;
+--------------------+--------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 11 00:14:10 2021
Info: Command: quartus_sta FSM -c FSM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FSM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name present_state.INIT present_state.INIT
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.598
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.598           -4343.338 CLOCK_50 
    Info (332119):    -0.928              -4.298 present_state.INIT 
Info (332146): Worst-case hold slack is -0.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.602              -4.816 CLOCK_50 
    Info (332119):     0.289               0.000 present_state.INIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -751.000 CLOCK_50 
    Info (332119):     0.386               0.000 present_state.INIT 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.080           -3860.827 CLOCK_50 
    Info (332119):    -0.916              -4.166 present_state.INIT 
Info (332146): Worst-case hold slack is -0.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.531              -4.248 CLOCK_50 
    Info (332119):     0.231               0.000 present_state.INIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -751.000 CLOCK_50 
    Info (332119):     0.430               0.000 present_state.INIT 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.286           -2221.163 CLOCK_50 
    Info (332119):    -0.246              -0.918 present_state.INIT 
Info (332146): Worst-case hold slack is -0.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.602              -4.816 CLOCK_50 
    Info (332119):     0.298               0.000 present_state.INIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -810.987 CLOCK_50 
    Info (332119):     0.396               0.000 present_state.INIT 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Sun Apr 11 00:14:23 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:11


