Analysis & Synthesis report for sdram
Tue May 01 22:40:43 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sdram_top:sdram_top_inst|state_c
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component
 16. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated
 17. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 18. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 19. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram
 20. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 21. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 22. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 23. Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 24. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component
 25. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated
 26. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 27. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 28. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram
 29. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 30. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 31. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 32. Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 33. Source assignments for sld_signaltap:auto_signaltap_0
 34. Parameter Settings for User Entity Instance: pll_clk:pll_clk_inst|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst
 36. Parameter Settings for User Entity Instance: decode:decode_inst
 37. Parameter Settings for User Entity Instance: fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component
 38. Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst
 39. Parameter Settings for User Entity Instance: fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component
 40. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst
 41. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_init:sdram_init_inst
 42. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst
 43. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_write:sdram_write_inst
 44. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_read:sdram_read_inst
 45. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 46. altpll Parameter Settings by Entity Instance
 47. dcfifo Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "fifo_16x8:rfifo_16x8_inst"
 49. Port Connectivity Checks: "fifo_16x8:wfifo_16x8_inst"
 50. Signal Tap Logic Analyzer Settings
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Connections to In-System Debugging Instance "auto_signaltap_0"
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 01 22:40:43 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; sdram                                           ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,813                                           ;
;     Total combinational functions  ; 1,078                                           ;
;     Dedicated logic registers      ; 1,361                                           ;
; Total registers                    ; 1361                                            ;
; Total pins                         ; 44                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 108,800                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; sdram              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; ../src/core/fifo_16x8.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/wen/Desktop/interview/SDRAM/src/core/fifo_16x8.v                                                   ;             ;
; ../src/uart_tx.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/uart_tx.v                                                          ;             ;
; ../src/uart_rx.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/uart_rx.v                                                          ;             ;
; ../src/top.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/top.v                                                              ;             ;
; ../src/sdram_write.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v                                                      ;             ;
; ../src/sdram_top.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/sdram_top.v                                                        ;             ;
; ../src/sdram_read.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v                                                       ;             ;
; ../src/sdram_init.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/sdram_init.v                                                       ;             ;
; ../src/sdram_aref.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/sdram_aref.v                                                       ;             ;
; ../src/decode.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/wen/Desktop/interview/SDRAM/src/decode.v                                                           ;             ;
; ../src/core/pll_clk.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/wen/Desktop/interview/SDRAM/src/core/pll_clk.v                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                       ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                   ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;             ;
; db/pll_clk_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/pll_clk_altpll.v                                                ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                     ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                   ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/dffpipe.inc                                      ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                  ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                              ;             ;
; db/dcfifo_igf1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf                                                 ;             ;
; db/a_graycounter_nn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/a_graycounter_nn6.tdf                                           ;             ;
; db/a_graycounter_j5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/a_graycounter_j5c.tdf                                           ;             ;
; db/altsyncram_s841.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/altsyncram_s841.tdf                                             ;             ;
; db/alt_synch_pipe_ip7.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/alt_synch_pipe_ip7.tdf                                          ;             ;
; db/dffpipe_tu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/dffpipe_tu8.tdf                                                 ;             ;
; db/alt_synch_pipe_3u7.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/alt_synch_pipe_3u7.tdf                                          ;             ;
; db/cmpr_966.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_966.tdf                                                    ;             ;
; db/cmpr_866.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_866.tdf                                                    ;             ;
; db/mux_j28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/mux_j28.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; db/altsyncram_2b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/altsyncram_2b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                     ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                          ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld8c825f5d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/software/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,813          ;
;                                             ;                ;
; Total combinational functions               ; 1078           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 498            ;
;     -- 3 input functions                    ; 250            ;
;     -- <=2 input functions                  ; 330            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 903            ;
;     -- arithmetic mode                      ; 175            ;
;                                             ;                ;
; Total registers                             ; 1361           ;
;     -- Dedicated logic registers            ; 1361           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 44             ;
; Total memory bits                           ; 108800         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 622            ;
; Total fan-out                               ; 8991           ;
; Average fan-out                             ; 3.43           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 1078 (0)            ; 1361 (0)                  ; 108800      ; 0            ; 0       ; 0         ; 44   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |decode:decode_inst|                                                                                                                 ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|decode:decode_inst                                                                                                                                                                                                                                                                                                                         ; decode                            ; work         ;
;    |fifo_16x8:rfifo_16x8_inst|                                                                                                          ; 42 (0)              ; 35 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst                                                                                                                                                                                                                                                                                                                  ; fifo_16x8                         ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 42 (0)              ; 35 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_igf1:auto_generated|                                                                                                   ; 42 (7)              ; 35 (19)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_igf1                       ; work         ;
;             |a_graycounter_j5c:wrptr_g1p|                                                                                               ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_j5c                 ; work         ;
;             |a_graycounter_nn6:rdptr_g1p|                                                                                               ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_nn6                 ; work         ;
;             |altsyncram_s841:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_s841                   ; work         ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_j28                           ; work         ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_j28                           ; work         ;
;             |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_j28                           ; work         ;
;             |mux_j28:wrfull_eq_comp_msb_mux|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_j28                           ; work         ;
;    |fifo_16x8:wfifo_16x8_inst|                                                                                                          ; 39 (0)              ; 35 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst                                                                                                                                                                                                                                                                                                                  ; fifo_16x8                         ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 39 (0)              ; 35 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_igf1:auto_generated|                                                                                                   ; 39 (6)              ; 35 (19)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_igf1                       ; work         ;
;             |a_graycounter_j5c:wrptr_g1p|                                                                                               ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_j5c                 ; work         ;
;             |a_graycounter_nn6:rdptr_g1p|                                                                                               ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_nn6                 ; work         ;
;             |altsyncram_s841:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_s841                   ; work         ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_j28                           ; work         ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_j28                           ; work         ;
;             |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_j28                           ; work         ;
;             |mux_j28:wrfull_eq_comp_msb_mux|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_j28                           ; work         ;
;    |pll_clk:pll_clk_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_clk:pll_clk_inst                                                                                                                                                                                                                                                                                                                       ; pll_clk                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_clk:pll_clk_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; altpll                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                                 ; pll_clk_altpll                    ; work         ;
;    |sdram_top:sdram_top_inst|                                                                                                           ; 257 (42)            ; 147 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_top:sdram_top_inst                                                                                                                                                                                                                                                                                                                   ; sdram_top                         ; work         ;
;       |sdram_aref:sdram_aref_inst|                                                                                                      ; 24 (24)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst                                                                                                                                                                                                                                                                                        ; sdram_aref                        ; work         ;
;       |sdram_init:sdram_init_inst|                                                                                                      ; 38 (38)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_init:sdram_init_inst                                                                                                                                                                                                                                                                                        ; sdram_init                        ; work         ;
;       |sdram_read:sdram_read_inst|                                                                                                      ; 75 (75)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst                                                                                                                                                                                                                                                                                        ; sdram_read                        ; work         ;
;       |sdram_write:sdram_write_inst|                                                                                                    ; 78 (78)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst                                                                                                                                                                                                                                                                                      ; sdram_write                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 525 (2)             ; 986 (106)                 ; 108544      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 523 (0)             ; 880 (0)                   ; 108544      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 523 (88)            ; 880 (294)                 ; 108544      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 108544      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 108544      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated                                                                                                                                                 ; altsyncram_2b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 125 (1)             ; 281 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 106 (0)             ; 265 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 159 (159)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 106 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (18)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 139 (11)            ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                             ; cntr_igi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 53 (53)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_rx:uart_rx_inst|                                                                                                               ; 34 (34)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                                                                                       ; uart_rx                           ; work         ;
;    |uart_tx:uart_tx_inst|                                                                                                               ; 42 (42)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                                                                                       ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 53           ; 2048         ; 53           ; 108544 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top|pll_clk:pll_clk_inst                                                                                                                                                                                                                                                ; ../src/core/pll_clk.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_top:sdram_top_inst|state_c                                      ;
+---------------+--------------+---------------+--------------+---------------+--------------+
; Name          ; state_c.READ ; state_c.WRITE ; state_c.AREF ; state_c.ARBIT ; state_c.IDLE ;
+---------------+--------------+---------------+--------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0             ; 0            ; 0             ; 0            ;
; state_c.ARBIT ; 0            ; 0             ; 0            ; 1             ; 1            ;
; state_c.AREF  ; 0            ; 0             ; 1            ; 0             ; 1            ;
; state_c.WRITE ; 0            ; 1             ; 0            ; 0             ; 1            ;
; state_c.READ  ; 1            ; 0             ; 0            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[3]                 ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[3]               ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[0]               ; Stuck at VCC due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[3]               ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_addr[0]              ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_cmd[3]               ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_addr[2,3,6..9,11,12] ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[1]               ; Merged with sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[2]   ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_addr[1,4,5]          ; Merged with sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_addr[10] ;
; Total Number of Removed Registers = 18                                        ;                                                                               ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1361  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 591   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 640   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_addr[10]                                                                                                                                                                                                                                                               ; 2       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_addr[10]                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_addr[10]                                                                                                                                                                                                                                                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_cmd[1]                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[1]                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[1]                                                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_cmd[2]                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[2]                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[2]                                                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|init_cmd[0]                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[0]                                                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[0]                                                                                                                                                                                                                                                                 ; 1       ;
; uart_tx:uart_tx_inst|rs232_tx                                                                                                                                                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state_c[0]                                                                                                                                                                                                                                                                ; 5       ;
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 4       ;
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 4       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|state_c[0]                                                                                                                                                                                                                                                                  ; 5       ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 1       ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 1       ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                                                                                                                                                                                                             ; 7       ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                                                                                                                                                                                                                ; 4       ;
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                                                                                                                                                                                                                ; 4       ;
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                                                                                                                                                                                                             ; 8       ;
; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                                                                                                                                                                                                                ; 4       ;
; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 32:1               ; 10 bits   ; 210 LEs       ; 20 LEs               ; 190 LEs                ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_addr[5]   ;
; 32:1               ; 10 bits   ; 210 LEs       ; 20 LEs               ; 190 LEs                ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_addr[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|Selector19                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|Selector6                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:pll_clk_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BAUD_END       ; 5208  ; Signed Integer                           ;
; BAUD_M         ; 2603  ; Signed Integer                           ;
; CNT1_END       ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode:decode_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; CNT_END        ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                  ;
+-------------------------+--------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 8            ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                        ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                               ;
; USE_EAB                 ; ON           ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_igf1  ; Untyped                                               ;
+-------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BAUD_END       ; 5208  ; Signed Integer                           ;
; CNT1_END       ; 10    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                  ;
+-------------------------+--------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 8            ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                        ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                               ;
; USE_EAB                 ; ON           ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_igf1  ; Untyped                                               ;
+-------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                              ;
; ARBIT          ; 00010 ; Unsigned Binary                              ;
; AREF           ; 00100 ; Unsigned Binary                              ;
; WRITE          ; 01000 ; Unsigned Binary                              ;
; READ           ; 10000 ; Unsigned Binary                              ;
; CMD_NOP        ; 0111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_init:sdram_init_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DELAY_200US    ; 10000 ; Signed Integer                                                          ;
; CMD_END        ; 13    ; Signed Integer                                                          ;
; CMD_PALL       ; 0010  ; Unsigned Binary                                                         ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                         ;
; CMD_AREF       ; 0001  ; Unsigned Binary                                                         ;
; CMD_MRS        ; 0000  ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; CNT1_END       ; 7     ; Signed Integer                                                          ;
; TIME_7US       ; 350   ; Signed Integer                                                          ;
; CMD_PALL       ; 0010  ; Unsigned Binary                                                         ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                         ;
; CMD_AREF       ; 0001  ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_write:sdram_write_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WR_IDLE        ; 00001 ; Unsigned Binary                                                           ;
; WR_REQ         ; 00010 ; Unsigned Binary                                                           ;
; WR_ACTIVE      ; 00100 ; Unsigned Binary                                                           ;
; WR_WRITE       ; 01000 ; Unsigned Binary                                                           ;
; WR_BREAK       ; 10000 ; Unsigned Binary                                                           ;
; CMD_PALL       ; 0010  ; Unsigned Binary                                                           ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                           ;
; CMD_AREF       ; 0001  ; Unsigned Binary                                                           ;
; CMD_WRITE      ; 0100  ; Unsigned Binary                                                           ;
; CMD_ACT        ; 0011  ; Unsigned Binary                                                           ;
; COL_END        ; 3     ; Signed Integer                                                            ;
; ROW_END        ; 1     ; Signed Integer                                                            ;
; BURST_END      ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_read:sdram_read_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; RD_IDLE        ; 00001 ; Unsigned Binary                                                         ;
; RD_REQ         ; 00010 ; Unsigned Binary                                                         ;
; RD_ACTIVE      ; 00100 ; Unsigned Binary                                                         ;
; RD_READ        ; 01000 ; Unsigned Binary                                                         ;
; RD_BREAK       ; 10000 ; Unsigned Binary                                                         ;
; CMD_PALL       ; 0010  ; Unsigned Binary                                                         ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                         ;
; CMD_AREF       ; 0001  ; Unsigned Binary                                                         ;
; CMD_WRITE      ; 0100  ; Unsigned Binary                                                         ;
; CMD_READ       ; 0101  ; Unsigned Binary                                                         ;
; CMD_ACT        ; 0011  ; Unsigned Binary                                                         ;
; COL_END        ; 3     ; Signed Integer                                                          ;
; ROW_END        ; 1     ; Signed Integer                                                          ;
; BURST_END      ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                             ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 53                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 53                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 184                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 53                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; pll_clk:pll_clk_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                   ;
+----------------------------+---------------------------------------------------+
; Name                       ; Value                                             ;
+----------------------------+---------------------------------------------------+
; Number of entity instances ; 2                                                 ;
; Entity Instance            ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
+----------------------------+---------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "fifo_16x8:rfifo_16x8_inst" ;
+--------+--------+----------+--------------------------+
; Port   ; Type   ; Severity ; Details                  ;
+--------+--------+----------+--------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected   ;
+--------+--------+----------+--------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "fifo_16x8:wfifo_16x8_inst" ;
+---------+--------+----------+-------------------------+
; Port    ; Type   ; Severity ; Details                 ;
+---------+--------+----------+-------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected  ;
; wrfull  ; Output ; Info     ; Explicitly unconnected  ;
+---------+--------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 53                  ; 53               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 284                         ;
;     CLR               ; 89                          ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 125                         ;
;     plain             ; 34                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 429                         ;
;     arith             ; 83                          ;
;         2 data inputs ; 83                          ;
;     normal            ; 346                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 54                          ;
;         4 data inputs ; 196                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                            ; Details ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; decode:decode_inst|flag_rx_end                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|flag_rx_end                                                                             ; N/A     ;
; decode:decode_inst|flag_rx_end                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|flag_rx_end                                                                             ; N/A     ;
; decode:decode_inst|rd_trig                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:decode_inst|rd_trig                                                                                   ; N/A     ;
; decode:decode_inst|rd_trig                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:decode_inst|rd_trig                                                                                   ; N/A     ;
; decode:decode_inst|wfifo_wr_data[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[0]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[0]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[1]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[1]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[2]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[2]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[3]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[3]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[4]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[4]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[5]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[5]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[6]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[6]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[7]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_data[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[7]                                                                              ; N/A     ;
; decode:decode_inst|wfifo_wr_en                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:decode_inst|wfifo_wr_en                                                                               ; N/A     ;
; decode:decode_inst|wfifo_wr_en                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:decode_inst|wfifo_wr_en                                                                               ; N/A     ;
; decode:decode_inst|wr_trig                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:decode_inst|wr_trig                                                                                   ; N/A     ;
; decode:decode_inst|wr_trig                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:decode_inst|wr_trig                                                                                   ; N/A     ;
; pll_clk:pll_clk_inst|inclk0                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                     ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                                                                                                   ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_en        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_en_r[2]                                         ; N/A     ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_en        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rfifo_wr_en_r[2]                                         ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[0] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[0] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[1] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[1] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[2] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[2] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[3] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[3] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[4] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[4] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[5] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[5] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[6] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[6] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[7] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[7] ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|Selector0~1                                            ; N/A     ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wfifo_rd_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|Selector0~1                                            ; N/A     ;
; uart_rx:uart_rx_inst|flag_rx_end                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|flag_rx_end                                                                             ; N/A     ;
; uart_rx:uart_rx_inst|flag_rx_end                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|flag_rx_end                                                                             ; N/A     ;
; uart_rx:uart_rx_inst|rs232_rx                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RXD                                                                                                     ; N/A     ;
; uart_rx:uart_rx_inst|rs232_rx                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RXD                                                                                                     ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[0]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[0]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[1]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[1]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[2]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[2]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[3]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[3]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[4]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[4]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[5]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[5]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[6]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[6]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[7]                                                                              ; N/A     ;
; uart_rx:uart_rx_inst|rx_data[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst|rx_data[7]                                                                              ; N/A     ;
; uart_tx:uart_tx_inst|flag                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|flag                                                                                    ; N/A     ;
; uart_tx:uart_tx_inst|flag                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|flag                                                                                    ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_empty                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|int_rdempty                     ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_empty                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|int_rdempty                     ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[0] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[0] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[1] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[1] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[2] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[2] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[3] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[3] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[4] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[4] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[5] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[5] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[6] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[6] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[7] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_data[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_16x8:rfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram|q_b[7] ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_en                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|rfifo_rd_en                                                                             ; N/A     ;
; uart_tx:uart_tx_inst|rfifo_rd_en                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|rfifo_rd_en                                                                             ; N/A     ;
; uart_tx:uart_tx_inst|rs232_tx                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|rs232_tx~_wirecell                                                                      ; N/A     ;
; uart_tx:uart_tx_inst|rs232_tx                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|rs232_tx~_wirecell                                                                      ; N/A     ;
; uart_tx:uart_tx_inst|tx_trig                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|tx_trig                                                                                 ; N/A     ;
; uart_tx:uart_tx_inst|tx_trig                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:uart_tx_inst|tx_trig                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue May 01 22:40:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/core/fifo_16x8.v
    Info (12023): Found entity 1: fifo_16x8 File: C:/Users/wen/Desktop/interview/SDRAM/src/core/fifo_16x8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/wen/Desktop/interview/SDRAM/src/uart_tx.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/wen/Desktop/interview/SDRAM/src/uart_rx.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/top.v
    Info (12023): Found entity 1: top File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/sdram_write.v
    Info (12023): Found entity 1: sdram_write File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_top.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/sdram_read.v
    Info (12023): Found entity 1: sdram_read File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/sdram_init.v
    Info (12023): Found entity 1: sdram_init File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_init.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/sdram_aref.v
    Info (12023): Found entity 1: sdram_aref File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_aref.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/decode.v
    Info (12023): Found entity 1: decode File: C:/Users/wen/Desktop/interview/SDRAM/src/decode.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/sdram/src/core/pll_clk.v
    Info (12023): Found entity 1: pll_clk File: C:/Users/wen/Desktop/interview/SDRAM/src/core/pll_clk.v Line: 39
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:pll_clk_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:pll_clk_inst|altpll:altpll_component" File: C:/Users/wen/Desktop/interview/SDRAM/src/core/pll_clk.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll_clk:pll_clk_inst|altpll:altpll_component" File: C:/Users/wen/Desktop/interview/SDRAM/src/core/pll_clk.v Line: 94
Info (12133): Instantiated megafunction "pll_clk:pll_clk_inst|altpll:altpll_component" with the following parameter: File: C:/Users/wen/Desktop/interview/SDRAM/src/core/pll_clk.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/pll_clk_altpll.v Line: 29
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated" File: e:/software/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_rx.v(60): truncated value with size 32 to match size of target (13) File: C:/Users/wen/Desktop/interview/SDRAM/src/uart_rx.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_rx.v(75): truncated value with size 32 to match size of target (4) File: C:/Users/wen/Desktop/interview/SDRAM/src/uart_rx.v Line: 75
Info (12128): Elaborating entity "decode" for hierarchy "decode:decode_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 77
Warning (10230): Verilog HDL assignment warning at decode.v(43): truncated value with size 32 to match size of target (4) File: C:/Users/wen/Desktop/interview/SDRAM/src/decode.v Line: 43
Info (12128): Elaborating entity "fifo_16x8" for hierarchy "fifo_16x8:wfifo_16x8_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 88
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component" File: C:/Users/wen/Desktop/interview/SDRAM/src/core/fifo_16x8.v Line: 79
Info (12130): Elaborated megafunction instantiation "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component" File: C:/Users/wen/Desktop/interview/SDRAM/src/core/fifo_16x8.v Line: 79
Info (12133): Instantiated megafunction "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/wen/Desktop/interview/SDRAM/src/core/fifo_16x8.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_igf1.tdf
    Info (12023): Found entity 1: dcfifo_igf1 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_igf1" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated" File: e:/software/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s841.tdf
    Info (12023): Found entity 1: altsyncram_s841 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/altsyncram_s841.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s841" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|altsyncram_s841:fifo_ram" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ip7 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/alt_synch_pipe_ip7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ip7" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dffpipe_tu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/alt_synch_pipe_ip7.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/alt_synch_pipe_3u7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_966.tdf Line: 22
Info (12128): Elaborating entity "cmpr_966" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_866.tdf Line: 22
Info (12128): Elaborating entity "cmpr_866" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|cmpr_866:rdempty_eq_comp1_msb" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "fifo_16x8:wfifo_16x8_inst|dcfifo:dcfifo_component|dcfifo_igf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/dcfifo_igf1.tdf Line: 81
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart_tx.v(50): truncated value with size 32 to match size of target (13) File: C:/Users/wen/Desktop/interview/SDRAM/src/uart_tx.v Line: 50
Warning (10230): Verilog HDL assignment warning at uart_tx.v(66): truncated value with size 32 to match size of target (4) File: C:/Users/wen/Desktop/interview/SDRAM/src/uart_tx.v Line: 66
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 135
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_init:sdram_init_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_top.v Line: 222
Warning (10230): Verilog HDL assignment warning at sdram_init.v(49): truncated value with size 32 to match size of target (14) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_init.v Line: 49
Warning (10230): Verilog HDL assignment warning at sdram_init.v(66): truncated value with size 32 to match size of target (4) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_init.v Line: 66
Info (12128): Elaborating entity "sdram_aref" for hierarchy "sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_top.v Line: 234
Warning (10230): Verilog HDL assignment warning at sdram_aref.v(51): truncated value with size 32 to match size of target (9) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_aref.v Line: 51
Warning (10230): Verilog HDL assignment warning at sdram_aref.v(81): truncated value with size 32 to match size of target (3) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_aref.v Line: 81
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_write:sdram_write_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_top.v Line: 251
Info (10264): Verilog HDL Case Statement information at sdram_write.v(81): all case item expressions in this case statement are onehot File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v Line: 81
Warning (10230): Verilog HDL assignment warning at sdram_write.v(159): truncated value with size 32 to match size of target (2) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v Line: 159
Warning (10230): Verilog HDL assignment warning at sdram_write.v(189): truncated value with size 32 to match size of target (8) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v Line: 189
Warning (10230): Verilog HDL assignment warning at sdram_write.v(215): truncated value with size 32 to match size of target (13) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v Line: 215
Info (10264): Verilog HDL Case Statement information at sdram_write.v(239): all case item expressions in this case statement are onehot File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_write.v Line: 239
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_read:sdram_read_inst" File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_top.v Line: 268
Info (10264): Verilog HDL Case Statement information at sdram_read.v(85): all case item expressions in this case statement are onehot File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 85
Warning (10230): Verilog HDL assignment warning at sdram_read.v(163): truncated value with size 32 to match size of target (2) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 163
Warning (10230): Verilog HDL assignment warning at sdram_read.v(193): truncated value with size 32 to match size of target (8) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 193
Warning (10230): Verilog HDL assignment warning at sdram_read.v(219): truncated value with size 32 to match size of target (13) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 219
Info (10264): Verilog HDL Case Statement information at sdram_read.v(243): all case item expressions in this case statement are onehot File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 243
Warning (10230): Verilog HDL assignment warning at sdram_read.v(281): truncated value with size 16 to match size of target (8) File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_read.v Line: 281
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b24.tdf
    Info (12023): Found entity 1: altsyncram_2b24 File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/altsyncram_2b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.01.22:40:35 Progress: Loading sld8c825f5d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/wen/Desktop/interview/SDRAM/prj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Users/wen/Desktop/interview/SDRAM/src/sdram_init.v Line: 99
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 13
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 13
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 15
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 17
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 19
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 19
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 19
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_0_" driven by bidirectional pin "DRAM_DQ[0]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_1_" driven by bidirectional pin "DRAM_DQ[1]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_2_" driven by bidirectional pin "DRAM_DQ[2]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_3_" driven by bidirectional pin "DRAM_DQ[3]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_4_" driven by bidirectional pin "DRAM_DQ[4]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_5_" driven by bidirectional pin "DRAM_DQ[5]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_6_" driven by bidirectional pin "DRAM_DQ[6]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Warning (14632): Output pin "pre_syn.bp.sdram_top_inst_sdram_read_inst_rfifo_wr_data_7_" driven by bidirectional pin "DRAM_DQ[7]" cannot be tri-stated File: C:/Users/wen/Desktop/interview/SDRAM/src/top.v Line: 18
Info (144001): Generated suppressed messages file C:/Users/wen/Desktop/interview/SDRAM/prj/sdram.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1973 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1854 logic cells
    Info (21064): Implemented 69 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 777 megabytes
    Info: Processing ended: Tue May 01 22:40:43 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/wen/Desktop/interview/SDRAM/prj/sdram.map.smsg.


