	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v4.2r2 Build 744.1.1"
	.compiler_invocation	"ctc -f cc904a -c90 --dep-file=BSW\\mcal_base\\tricore_general\\ssc\\src\\.Mcal.o.d -D__CPU__=tc27x -D__CPU_TC27X__ --core=tc1.6.x -F --uchar -D_TASKING_C_TRICORE_ -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\ASW -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\ecum_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\compiler -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\mcu_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\port_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\Demo_Aurix -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\inc -g --make-target=BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.o -t4 --language=+comments,-gcc,-volatile,+strings --default-near-size=8 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto -o BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.src ..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c"
	.compiler_name		"ctc"
	.name	"Mcal"

	
$TC16X
	
	.sdecl	'.text.libc.reset',code,cluster('_START')
	.sect	'.text.libc.reset'
	.align	2
	
	.global	_START

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     1  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     2  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     3  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     4  ** Copyright (C) Infineon Technologies (2015)                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     5  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     6  ** All rights reserved.                                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     7  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     8  ** This document contains proprietary information belonging to Infineon       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	     9  ** Technologies. Passing on and copying of this document, and communication   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    10  ** of its contents is not permitted without prior written authorization.      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    11  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    12  ********************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    13  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    14  **   $FILENAME   : Mcal.c $                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    15  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    16  **   $CC VERSION : \main\71 $                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    17  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    18  **   $DATE       : 2015-11-02 $                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    19  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    20  **   AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    21  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    22  **   VENDOR      : Infineon Technologies                                      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    23  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    24  **   DESCRIPTION : This file contains the startup code, endinit protection    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    25  **                 functions                                                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    26  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    27  **   SPECIFICATION(S) :  NA                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    28  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    29  **   MAY BE CHANGED BY USER [yes/no]: yes                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    30  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    31  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    32  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    33  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    34  **                      Includes                                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    35  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    36  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    37  /* Inclusion of Std_Types.h */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    38  #include "Std_Types.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    39  #include "IfxCpu_reg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    40  #include "IfxScu_reg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    41  #include "IfxFlash_reg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    42  /* Inclusion of Mcal.h */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    43  #include "Mcal.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    44  #include "Mcal_Options.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    45  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    46  /* Inclusion of EcuM.h */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    47  #include "EcuM.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    48  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    49  /* Inclusion of Test_Print.h */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    50  #include "Test_Print.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    51  /* Inclusion of Irq.h */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    52  #include "Irq.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    53  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    54  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    55  #include "DemoApp_Cfg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    56  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    57  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    58  #if (GPT_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    59  #include "Gpt.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    60  #include "Gpt_Demo.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    61  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    62  #if (DIO_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    63  #include "Dio_Demo.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    64  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    65  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    66  #if (WDG_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    67  #include "Wdg_17_Scu_Demo.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    68  #include "Wdg_17_Scu.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    69  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    70  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    71  /* #if (GPT_DELIVERY == STD_ON) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    72  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    73  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    74  **                      Private Macro Definitions                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    75  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    76  #define TRICORE_VERSION    (16U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    77  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    78  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    79  #define CPU_PSW_USER_MODE_MASK (0xFFFFF3FFU)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    80  #define SET_USER_MODE_MASK ((1U  <<  10U))
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    81  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    82  #if (TRICORE_VERSION == 16U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    83  #define PCON0_PCBYP        (0x02U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    84  #define PCON0_NOPCBYP      (0x00U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    85  #define PCON1_PCINV        (0x01U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    86  #define PCON2_PCACHE_SIZE   (0x0008U)     /* Size = 8KB */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    87  #define PCON2_PSCRATCH_SIZE (0x080000U)   /* Size = 8KB */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    88  #define DCON2_DCACHE_SIZE   (0x0000U)     /* Size = 0KB */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    89  #define DCON2_DSCRATCH_SIZE (0x700000U)   /* Size = 112KB */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    90  #endif /* #if (TRICORE_VERSION == 16U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    91  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    92  #define STACK_ALIGN (0xfffffff8U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    93  #define MCAL_CORE_ID_MASK   (0x7U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    94  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    95  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    96  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    97  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    98  #define DEBUG()  __debug()
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	    99  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   100  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   101  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   102  #ifdef _GNU_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   103  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   104  #define DEBUG() __asm__ volatile ("debug")
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   105  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   106  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   107  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   108  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   109  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   110  #define DEBUG() __debug()
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   111  #define __debug _debug
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   112  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   113  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   114  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   115  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   116  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   117  Preprocessor definations for the Start Up Routine.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   118    - if defined the Option is Enabled
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   119    - if not defined the Option is Disabled
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   120  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   121  // by hhh #define MCAL_CALL_DEMOAPP
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   122  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   123  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   124  **                      Private Constant Definitions                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   125  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   126  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   127  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   128  **                      Global Variable Definitions                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   129  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   130  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   131  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   132  **                      Global Functon Definitions                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   133  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   134  #if (IFX_SAFETLIB_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   135  extern void SafeTlib_main(uint8 CoreId);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   136  extern void SAFET_core1_RunTimeTest(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   137  extern void SAFET_core2_RunTimeTest(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   138  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   139  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   140  #if (OS_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   141  extern void Ifx_OSTask_ApplicationInit(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   142  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   143  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   144  #ifdef MCAL_CALL_DEMOAPP
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   145  extern __indirect void DemoApp(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   146  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   147  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   148  extern void core0_main(void);	// by hhh
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   149  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   150  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   151   With the following preprocessor definations, the code gets Enabled
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   152  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   153  /* For CrossView utilty function */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   154  /*#define _SYNC_ON_HALT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   155  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   156  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   157  With the following preprocessor definations, the code gets disabled
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   158  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   159  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   160  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   161   Re-enable and reset the call depth counter and  make A0,A1,A8,A9
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   162   write-able. It is required for CrossView that these RESET values are
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   163   restored for each time the startup code is executed.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   164  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   165  /*#define _NO_PSW_RESET*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   166  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   167  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   168   user stack initialisation
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   169  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   170  /*#define _NO_USP_INIT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   171  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   172  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   173   Clear Previous Context Pointer Segment Address and Offset Field.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   174   It is required for CrossView stack trace that these RESET values
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   175   are restored for each time the startup code is executed.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   176  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   177  /*#define _NO_PCX_RESET*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   178  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   179  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   180   Context Switch Area initialisation
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   181  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   182  /*#define _NO_CSA_INIT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   183  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   184  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   185   disable watchdog
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   186  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   187  /*#define NO_WATCHDOG_DISABLE*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   188  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   189  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   190   Load Base Address of Trap Vector Table
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   191   Disable this if not started from RESET vector. (E.g.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   192   ROM monitors require to keep in control of vectors)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   193  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   194  /*#define _NO_BTV_INIT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   195  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   196  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   197   Load Base Address of Interrupt Vector Table
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   198   Disable this if not started from RESET vector. (E.g.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   199   ROM monitors require to keep in control of vectors)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   200  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   201  /*#define _NO_BIV_INIT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   202  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   203  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   204   Load interupt stack pointer
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   205   Disable this if not started from RESET vector. (E.g.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   206   ROM monitors require to keep in control of vectors)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   207  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   208  /*#define _NO_ISP_INIT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   209  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   210  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   211   Wait States for read access to PFlash is 6
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   212   Wait states for Pflash access with wordline hit should be same as WSPFlash
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   213   Wait States for read access to DFlash is 6
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   214  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   215  /*#define _NO_FLASH_CONF*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   216  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   217  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   218   Inititialize global address registers a0/a1 to support
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   219   __a0/__a1 storage qualifiers of the C compiler.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   220  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   221  /*#define _NO_A0A1_ADDRESSING*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   222  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   223  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   224   Inititialize global address registers a8/a9 to support
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   225   __a8/__a9 storage qualifiers of the C compiler. A8 and A9
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   226   are reserved for OS use, or for application use in cases
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   227   where the application ans OS are tightly coupled.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   228  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   229  #define _NO_A8A9_ADDRESSING
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   230  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   231  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   232   Initialize Bus configuration registers
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   233  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   234  /*#define _NO_BUS_CONF*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   235  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   236  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   237   Initialize and clear C variables
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   238  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   239  /*#define _NO_C_INIT*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   240  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   241  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   242   Enable ICACHE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   243  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   244  #define _ENABLE_ICACHE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   245  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   246  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   247   Enable DCACHE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   248  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   249  /* #define _ENABLE_DCACHE */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   250  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   251  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   252  **                      Private Type Definitions                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   253  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   254  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   255  typedef struct {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   256    uint32 StackEndAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   257    uint32 CsaStartAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   258    uint32 CsaEndAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   259    uint32 *TrapFn;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   260    uint32 IStackAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   261    uint32 SmallData0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   262    uint32 SmallData2;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   263    uint32 CopyTable;  /* Start Address in case of Diab */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   264    uint32 ClearTable; /* End Address in case of Diab */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   265    void (*CoreFn)(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   266  }Mcal_CoreInit_t;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   267  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   268  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   269  /* BMI Header to be placed at location 0xA0000000 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   270  typedef struct 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   271  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   272    uint32 stadabm;       /*User Code Start Address                             */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   273    uint16 bmi;           /*Boot Mode Index (BMI)                               */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   274    uint16 bmhdid;        /*Boot Mode Header ID B359H                           */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   275    uint32 chkstart;      /*Memory Range to be checked - Start Address          */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   276    uint32 chkend;        /*Memory Range to be checked - End Address            */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   277    uint32 crcrange;      /*Check Result for the Memory Range                   */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   278    uint32 crcrangeinv;   /*Inverted Check Result for the Memory Range          */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   279    uint32 crchead;       /*Check Result for the ABM Header (offset 00H..17H)   */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   280    uint32 crcheadinv;    /*Inverted Check Result for the ABM Header            */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   281  }BMD_HDR;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   282  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   283  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   284  **                      Imported Function Declarations                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   285  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   286  #ifdef _SYNC_ON_HALT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   287  void _sync_on_halt(void);    /* CrossView utilty function */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   288  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   289  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   290  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   291  **                      Private Function Declarations                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   292  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   293  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   294  /* Mcal specific startup code */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   295  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   296  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   297  __attribute__((use_frame_pointer)) void _Mcal_Start(void) ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   298  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   299  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   300  void _Mcal_Start(void) ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   301  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   302  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   303  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   304  void _START(void) ;          /* app init start address */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   305  void _Exit(void) ;           /* exit return address */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   306  /* C initialization function */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   307  void _c_init(uint32 CoreNumber, uint32 Copytable) ;         
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   308  #ifdef _DEFINE_CALL_ENDINIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   309  void  _CALL_ENDINIT(void) ;  /* User definition function */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   310  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   311  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   312  #ifdef _DEFINE_CALL_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   313  void   _CALL_INIT(void) ;    /* User definition function */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   314  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   315  #endif /*(_TASKING_C_TRICORE_ == 1U)*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   316  #endif /* _TASKING_C_TRICORE_ */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   317  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   318  #ifdef _GNU_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   319  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   320  void _Gnu_CopyTable(uint32 Cleartable, uint32 CopyTable);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   321  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   322  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   323  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   324  void Mcal_Core0Container(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   325  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   326  void Mcal_Core1Container(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   327  #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   328  void Mcal_Core2Container(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   329  #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   330  #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   331  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   332  extern __indirect void Test_InitTime(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   333  extern void DemoApp_CallMenuFctCpu1 (void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   334  extern void DemoApp_CallMenuFctCpu2 (void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   335  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   336  /* interface to set/reset endinit of CPU/Safety watchdog */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   337  static void safety_endinit_reset(void); 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   338  static void safety_endinit_set  (void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   339  static void endinit_reset  (void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   340  static void endinit_set  (void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   341  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   342  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   343  **                      Global Constant Definitions                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   344  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   345  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   346  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   347  **                      Global Variable Definitions                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   348  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   349  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   350  #define BMD_HDR_START_SEC_CONST_UNSPECIFIED
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   351  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   352  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   353  #define IFX_BMD_HDR_START_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   354  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   355  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   356  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   357  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   358  const BMD_HDR Bmiheader = 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   359  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   360    0x80000020,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   361    0x0370,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   362    0xB359,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   363    0x00000000,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   364    0x00000000,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   365    0x00000000,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   366    0x00000000,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   367    0x49E9B5B4,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   368    0xB6164A4B 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   369  };
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   370  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   371  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   372  #define BMD_HDR_STOP_SEC_CONST_UNSPECIFIED
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   373  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   374  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   375  #define IFX_BMD_HDR_STOP_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   376  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   377  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   378  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   379  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   380  #define MCAL_START_SEC_VAR_FAST_32BIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   381  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   382  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   383  #define IFX_MCAL_START_SEC_VAR_FAST_32BIT_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   384  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   385  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   386  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   387  #if defined (_GNU_C_TRICORE_) || defined (_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   388  #if (_GNU_C_TRICORE_ == 1U) || (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   389  static uint32 Mcal_SmallDataAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   390  static uint32 Mcal_LiteralDataAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   391  static uint32* Mcal_StackEndAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   392  #endif /* #if (_GNU_C_TRICORE_ == 1U) || (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   393  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   394  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   395  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   396  /* Semaphore to signal the completed of Init sequence of different Cores */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   397  /* Element 0 signifies CPU0 -> This signifies if EcuM Init is completed by CPU0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   398     Element 1 signifies CPU1 -> This signifies if CPU1 startup code is executed
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   399     Element 1 signifies CPU1 -> This signifies if CPU1 startup code is executed
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   400     This is implemented as an array to prevent parallel updation by seperate
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   401     cores
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   402  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   403  volatile uint8  Mcal_CpuInitCompletedSem[MCAL_NO_OF_CORES];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   404  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   405  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   406  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   407  #define MCAL_STOP_SEC_VAR_FAST_32BIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   408  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   409  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   410  #define IFX_MCAL_STOP_SEC_VAR_FAST_32BIT_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   411  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   412  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   413  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   414  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   415  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   416  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   417  extern void cpu0_trap_0 (void); /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   418  extern void inttab (void);      /* interrupt table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   419  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   420  extern uint8 * _SMALL_DATA_ ;       /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   421  extern uint8 * _SMALL_DATA_TC1;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   422  extern uint8 * _SMALL_DATA_TC2;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   423  extern uint8 * _LITERAL_DATA_ ;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   424  extern uint8 * _LITERAL_DATA_TC1;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   425  extern uint8 * _LITERAL_DATA_TC2;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   426  extern uint8 * _A8_DATA_ ;          /* centre of A8 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   427  extern uint8 * _A9_DATA_ ;          /* centre of A9 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   428  extern uint8 * _lc_ub_table ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   429  extern uint8 * _lc_ub_table_tc1 ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   430  extern uint8 * _lc_ub_table_tc2 ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   431  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   432  extern uint8 __far * _lc_ue_ustack_tc0 ; /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   433  extern uint8 __far * _lc_ue_ustack_tc1 ; /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   434  extern uint8 __far * _lc_ue_ustack_tc2 ; /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   435  extern uint8 __far * _lc_ub_csa_01 ;       /* context save area begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   436  extern uint8 __far * _lc_ue_csa_01 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   437  extern uint8 __far * _lc_ue_csa_tc0 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   438  extern uint8 __far * _lc_ue_csa_tc1 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   439  extern uint8 __far * _lc_ue_csa_tc2 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   440  extern uint8 __far * _lc_ub_csa_tc0 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   441  extern uint8 __far * _lc_ub_csa_tc1 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   442  extern uint8 __far * _lc_ub_csa_tc2 ;       /* context save area end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   443  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   444  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   445  extern uint8 __far * _lc_u_trap_tab_tc0; /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   446  extern uint8 __far * _lc_u_trap_tab_tc1; /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   447  extern uint8 __far * _lc_u_trap_tab_tc2; /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   448  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   449  extern uint8 __far * _lc_u_int_tab ; /* interrupt table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   450  extern uint8 __far * _lc_ue_istack_tc0 ; /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   451  extern uint8 __far * _lc_ue_istack_tc1 ; /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   452  extern uint8 __far * _lc_ue_istack_tc2 ; /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   453  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   454  extern uint32 __far  *_lc_cp ;       /* copy table (cinit) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   455  #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_LOADABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   456  extern uint32 __far *_lc_gb_FLS_STATE_VAR ; /* FLS state variable */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   457  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   458  #define __INTTAB _lc_u_int_tab
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   459  #define __TRAPTAB cpu0_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   460  #define __CPU0_ISTACK (&_lc_ue_istack_tc0)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   461  #define __CPU1_ISTACK (&_lc_ue_istack_tc1)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   462  #define __CPU2_ISTACK (&_lc_ue_istack_tc2)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   463  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   464  #define __CPU0_TRAPTAB (&_lc_u_trap_tab_tc0)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   465  #define __CPU1_TRAPTAB (&_lc_u_trap_tab_tc1)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   466  #define __CPU2_TRAPTAB (&_lc_u_trap_tab_tc2)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   467  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   468  #define __CPU0_USTACK (&_lc_ue_ustack_tc0)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   469  #define __CPU1_USTACK (&_lc_ue_ustack_tc1)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   470  #define __CPU2_USTACK (&_lc_ue_ustack_tc2)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   471  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   472  #define CPU0_BASE_MEM_ADRRESS     (0x70000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   473  #define CPU1_BASE_MEM_ADRRESS     (0x60000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   474  #define CPU2_BASE_MEM_ADRRESS     (0x50000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   475  #define CPUX_BASE_MEM_ADDR_MASK   (0xF0000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   476  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   477  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   478  #elif defined(_GNU_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   479  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   480  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   481  extern void cpu0_trap_0 (void); /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   482  extern void cpu1_trap_0 (void); /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   483  extern void cpu2_trap_0 (void); /* trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   484  extern void inttab (void);      /* interrupt table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   485  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   486  extern void *__CPU0_USTACK;          /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   487  extern void *__CPU1_USTACK;          /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   488  extern void *__CPU2_USTACK;          /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   489  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   490  extern void *__INTTAB_CPU0;          /* interrupt vector table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   491  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   492  extern uint32 __CPU0_ISTACK[];       /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   493  extern uint32 __CPU1_ISTACK[];       /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   494  extern uint32 __CPU2_ISTACK[];       /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   495  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   496  extern void *__CPU0_SMALL_DATA;      /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   497  extern void *__CPU1_SMALL_DATA;      /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   498  extern void *__CPU2_SMALL_DATA;      /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   499  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   500  extern void *__CPU0_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   501  extern void *__CPU1_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   502  extern void *__CPU2_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   503  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   504  extern void *_SMALL_DATA3_;     /* centre of A8 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   505  extern void *_SMALL_DATA4_;     /* centre of A9 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   506  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   507  extern uint32 __shared_clear_table[];  /* clear table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   508  extern uint32 __cpu0_clear_table[];  /* clear table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   509  extern uint32 __cpu1_clear_table[];  /* clear table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   510  extern uint32 __cpu2_clear_table[];  /* clear table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   511  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   512  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   513  extern uint32 __shared_copy_table[];   /* copy table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   514  extern uint32 __cpu0_copy_table[];   /* copy table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   515  extern uint32 __cpu1_copy_table[];   /* copy table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   516  extern uint32 __cpu2_copy_table[];   /* copy table entry */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   517  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   518  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   519  extern uint32 __CPU0_CSA_BEGIN[];    /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   520  extern uint32 __CPU0_CSA_END[];      /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   521  extern uint32 __CPU1_CSA_BEGIN[];    /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   522  extern uint32 __CPU1_CSA_END[];      /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   523  extern uint32 __CPU2_CSA_BEGIN[];    /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   524  extern uint32 __CPU2_CSA_END[];      /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   525  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   526  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   527  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   528  #define __INTTAB __INTTAB_CPU0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   529  #define __CPU0_TRAPTAB (uint32*)cpu0_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   530  #define __CPU1_TRAPTAB (uint32*)cpu1_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   531  #define __CPU2_TRAPTAB (uint32*)cpu2_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   532  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   533  #define __setareg(areg,val) \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   534  { \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   535    __asm volatile (" movh.a\t %%"#areg",hi:"#val"\n\tlea\t %%"#areg",\ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   536                                          [%%"#areg"]lo:"#val"" : : : "memory"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   537  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   538  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   539  #define __setreg(areg,val) \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   540  { \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   541    __asm volatile ("mov.aa %%"#areg", %0" :: "a" (val)); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   542  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   543  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   544  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   545  __asm ("\t .weak _SMALL_DATA3_,_SMALL_DATA4_");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   546  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   547  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   548  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   549  #elif defined(_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   550  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   551  /* first trap table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   552  extern void cpu0_trap_0 (void) __attribute__ ((section (".cpu0_trap_0")));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   553  extern void cpu1_trap_0 (void) __attribute__ ((section (".cpu1_trap_0")));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   554  extern void cpu2_trap_0 (void) __attribute__ ((section (".cpu2_trap_0")));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   555  /* interrupt table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   556  extern void inttab (void) __attribute__ ((section (".inttab")));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   557  extern int __init_main(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   558  void copy_to_ram(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   559  extern uint32 __INTTAB_CPU0;          /* interrupt vector table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   560  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   561  extern char __LMU[], __LMU__END__[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   562  extern char __CORE0[], __CORE0__END__[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   563  extern char __CORE1[], __CORE1__END__[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   564  extern char __CORE2[], __CORE2__END__[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   565  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   566  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   567  __asm ("\t .weak __LMU, __LMU__END__, __PMIDMI, __PMIDMI__END__");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   568  __asm ("\t .weak __CORE0, __CORE0__END__, __CORE1, __CORE1__END__");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   569  __asm ("\t .weak __CORE2, __CORE2__END__");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   570  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   571  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   572  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   573  #define __INTTAB __INTTAB_CPU0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   574  #define __CPU0_TRAPTAB (uint32*)cpu0_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   575  #define __CPU1_TRAPTAB (uint32*)cpu1_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   576  #define __CPU2_TRAPTAB (uint32*)cpu2_trap_0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   577  #define _SMALL_DATA3_ __SDA8_BASE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   578  #define _SMALL_DATA4_ __SDA9_BASE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   579  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   580  extern uint32 __CPU0_CSA_BEGIN[];    /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   581  extern uint32 __CPU0_CSA_END[];      /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   582  extern uint32 __CPU1_CSA_BEGIN[];    /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   583  extern uint32 __CPU1_CSA_END[];      /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   584  extern uint32 __CPU2_CSA_BEGIN[];    /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   585  extern uint32 __CPU2_CSA_END[];      /* context save area 1 begin */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   586  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   587  extern uint32 const __CPU0_USTACK;          /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   588  extern uint32 const __CPU1_USTACK;          /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   589  extern uint32 const __CPU2_USTACK;          /* user stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   590  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   591  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   592  extern uint32 __CPU0_ISTACK[];       /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   593  extern uint32 __CPU1_ISTACK[];       /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   594  extern uint32 __CPU2_ISTACK[];       /* interrupt stack end */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   595  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   596  extern uint32 __CPU0_SMALL_DATA;      /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   597  extern uint32 __CPU1_SMALL_DATA;      /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   598  extern uint32 __CPU2_SMALL_DATA;      /* centre of A0 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   599  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   600  extern uint32 __CPU0_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   601  extern uint32 __CPU1_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   602  extern uint32 __CPU2_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   603  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   604  extern uint32 __SOURCE[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   605  extern uint32 __END_SOURCE[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   606  extern uint32 __DESTINATION[];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   607  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   608  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   609  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   610  __asm ("\t .weak __SDA8_BASE, __SDA9_BASE");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   611  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   612  #define __setareg(areg,val) ___setareg(areg,val)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   613  /* we need to use a15 for the address register and not direct that the compiler this will not remove */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   614  #define ___setareg(areg,val) \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   615    { __asm("#$$bp");                \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   616            __asm ("  movh.a\t %a15,"#val"@ha\n"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   617      __asm ("  lea\t %a15,[%a15]"#val"@l\n"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   618      __asm ("  mov.aa %"#areg", %a15\n"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   619      __asm ("#$$ep"); }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   620  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   621  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   622  #define __setreg(areg,val) \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   623  { __asm("#$$bp"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   624    __asm ("ld.w %d0, "#val"@abs"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   625    __asm ("mov.a %"#areg", %d0"); \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   626    __asm ("#$$ep"); }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   627  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   628  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   629  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   630  #pragma error "No Compiler specified."
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   631  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   632  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   633  /* Semaphore Operations */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   634  #define MCAL_SET_SEMAPHORE(Sem)   (Sem = 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   635  #define MCAL_CLEAR_SEMAPHORE(Sem) (Sem = 0U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   636  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   637  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   638  **                      Private Constant Definitions                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   639  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   640  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   641  #define MCAL_START_SEC_CONST_UNSPECIFIED
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   642  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   643  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   644  #define IFX_MCAL_START_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   645  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   646  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   647  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   648  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   649  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   650  const Mcal_CoreInit_t Mcal_CoreInit[MCAL_NO_OF_CORES] = {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   651    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   652      (uint32)__CPU0_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   653      (uint32)&_lc_ub_csa_tc0,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   654      (uint32)&_lc_ue_csa_tc0,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   655      (uint32*)__CPU0_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   656      (uint32)__CPU0_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   657      (uint32)&_SMALL_DATA_,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   658      (uint32)&_LITERAL_DATA_,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   659      (uint32)&_lc_ub_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   660      0,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   661      &Mcal_Core0Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   662  #if ( MCAL_NO_OF_CORES > 1U )      
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   663    },
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   664    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   665      (uint32)__CPU1_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   666      (uint32)&_lc_ub_csa_tc1,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   667      (uint32)&_lc_ue_csa_tc1,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   668      (uint32*)__CPU1_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   669      (uint32)__CPU1_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   670      (uint32)&_SMALL_DATA_TC1,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   671      (uint32)&_LITERAL_DATA_TC1,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   672      (uint32)&_lc_ub_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   673      0,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   674      &Mcal_Core1Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   675  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   676    },
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   677    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   678      (uint32)__CPU2_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   679      (uint32)&_lc_ub_csa_tc2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   680      (uint32)&_lc_ue_csa_tc2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   681      (uint32*)__CPU2_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   682      (uint32)__CPU2_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   683      (uint32)&_SMALL_DATA_TC2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   684      (uint32)&_LITERAL_DATA_TC2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   685      (uint32)&_lc_ub_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   686      0,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   687      &Mcal_Core2Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   688  #endif /* ( MCAL_NO_OF_CORES == 3U )  */ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   689  #endif /* ( MCAL_NO_OF_CORES > 1U )  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   690    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   691  };
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   692  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   693  #elif defined(_GNU_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   694  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   695  Mcal_CoreInit_t const Mcal_CoreInit[MCAL_NO_OF_CORES] = {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   696    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   697      (uint32)&__CPU0_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   698      (uint32)__CPU0_CSA_BEGIN,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   699      (uint32)__CPU0_CSA_END,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   700      __CPU0_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   701      (uint32)__CPU0_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   702      (uint32)&__CPU0_SMALL_DATA,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   703      (uint32)&__CPU0_SMALL_DATA2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   704      (uint32)__cpu0_copy_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   705      (uint32)__cpu0_clear_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   706      &Mcal_Core0Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   707  #if ( MCAL_NO_OF_CORES > 1U )    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   708    },
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   709    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   710      (uint32)&__CPU1_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   711      (uint32)__CPU1_CSA_BEGIN,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   712      (uint32)__CPU1_CSA_END,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   713      __CPU1_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   714      (uint32)__CPU1_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   715      (uint32)&__CPU1_SMALL_DATA,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   716      (uint32)&__CPU1_SMALL_DATA2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   717      (uint32)__cpu1_copy_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   718      (uint32)__cpu1_clear_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   719      &Mcal_Core1Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   720  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   721    },
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   722    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   723      (uint32)&__CPU2_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   724      (uint32)__CPU2_CSA_BEGIN,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   725      (uint32)__CPU2_CSA_END,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   726      __CPU2_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   727      (uint32)__CPU2_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   728      (uint32)&__CPU2_SMALL_DATA,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   729      (uint32)&__CPU2_SMALL_DATA2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   730      (uint32)__cpu2_copy_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   731      (uint32)__cpu2_clear_table,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   732      &Mcal_Core2Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   733  #endif /* ( MCAL_NO_OF_CORES == 3U )   */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   734  #endif /* ( MCAL_NO_OF_CORES > 1U )  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   735    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   736  };
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   737  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   738  #elif defined(_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   739  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   740  const Mcal_CoreInit_t Mcal_CoreInit[MCAL_NO_OF_CORES] = {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   741    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   742      (uint32)&__CPU0_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   743      (uint32)__CPU0_CSA_BEGIN,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   744      (uint32)__CPU0_CSA_END,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   745      __CPU0_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   746      (uint32)__CPU0_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   747      (uint32)&__CPU0_SMALL_DATA,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   748      (uint32)&__CPU0_SMALL_DATA2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   749      (uint32)__CORE0,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   750      (uint32)__CORE0__END__,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   751      &Mcal_Core0Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   752  #if ( MCAL_NO_OF_CORES > 1U )      
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   753    },
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   754    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   755      (uint32)&__CPU1_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   756      (uint32)__CPU1_CSA_BEGIN,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   757      (uint32)__CPU1_CSA_END,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   758      __CPU1_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   759      (uint32)__CPU1_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   760      (uint32)&__CPU1_SMALL_DATA,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   761      (uint32)&__CPU1_SMALL_DATA2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   762      (uint32)__CORE1,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   763      (uint32)__CORE1__END__,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   764      &Mcal_Core1Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   765  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   766    },
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   767    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   768      (uint32)&__CPU2_USTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   769      (uint32)__CPU2_CSA_BEGIN,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   770      (uint32)__CPU2_CSA_END,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   771      __CPU2_TRAPTAB,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   772      (uint32)__CPU2_ISTACK,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   773      (uint32)&__CPU2_SMALL_DATA,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   774      (uint32)&__CPU2_SMALL_DATA2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   775      (uint32)__CORE2,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   776      (uint32)__CORE2__END__,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   777      &Mcal_Core2Container
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   778  #endif /* ( MCAL_NO_OF_CORES == 3U )   */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   779  #endif /* ( MCAL_NO_OF_CORES > 1U )  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   780    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   781  };
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   782  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   783  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   784  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   785  #define MCAL_STOP_SEC_CONST_UNSPECIFIED
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   786  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   787  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   788  #define IFX_MCAL_STOP_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   789  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   790  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   791  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   792  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   793  **                      Private Variable Definitions                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   794  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   795  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   796  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   797  **                      Private Function Definitions                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   798  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   799  #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   800  uint8 Mcal_lGetEcumCfgSelector(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   801  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   802  /* Semaphore to halt the processing of other cores until CORE0 completes
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   803     initialization */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   804  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   805  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   806  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   807  void Mcal_Core1Functionality(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   808  void Mcal_Core2Functionality(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   809  void Mcal_EcuMInit(void);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   810  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   811  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   812  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   813  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   814  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   815  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   816  ** Syntax : void _START(void)                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   817  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   818  ** Service ID:  0                                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   819  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   820  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   821  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   822  ** Reentrancy:  Non reentrant                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   823  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   824  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   825  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   826  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   827  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   828  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   829  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   830  ** Description : Reset vector address                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   831  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   832  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   833  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   834  #pragma section code "libc.reset"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   835  #pragma align 4
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   836  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   837  void _START(void)
; Function _START
.L46:
_START:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   838  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   839    __asm("j _Mcal_Start");      /* jump to reset start address */
	j _Mcal_Start
.L353:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   840  }
	ret
.L184:
	
___START_function_end:
	.size	_START,___START_function_end-_START
.L91:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('_Mcal_Start')
	.sect	'.text.libc'
	.align	2
	
	.global	_Mcal_Start

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   841  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   842  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   843  #pragma section code "libc"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   844  #pragma align 4
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   845  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   846  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   847  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   848  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   849  #ifdef _GNU_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   850  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   851  #pragma section ".startup_code" awx
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   852  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   853  #elif defined(_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   854  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   855  #pragma section CODE ".startup_code" X
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   856  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   857  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   858  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   859  ** Syntax : int _RESET(void)                                                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   860  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   861  ** Service ID:  0                                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   862  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   863  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   864  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   865  ** Reentrancy:  Non reentrant                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   866  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   867  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   868  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   869  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   870  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   871  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   872  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   873  ** Description : Reset vector address                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   874  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   875  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   876  void _RESET (void)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   877  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   878    __asm (".global _START");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   879    /* we must make a jump to cached segment, why trap_tab follow */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   880  #ifdef _GNU_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   881  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   882    __asm ("_START: ja _Mcal_Start");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   883  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   884  #elif defined(_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   885  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   886    __asm ("_START: movh.a %a15,_Mcal_Start@ha");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   887    __asm ("  lea  %a15,[%a15]_Mcal_Start@l");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   888    __asm ("  ji %a15");
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   889  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   890  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   891  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   892  #ifdef _GNU_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   893  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   894  #pragma section
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   895  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   896  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   897  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   898  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   899  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   900  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   901  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   902  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   903  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   904  ** Syntax : int main(void)                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   905  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   906  ** Service ID:  0                                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   907  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   908  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   909  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   910  ** Reentrancy:  Non reentrant                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   911  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   912  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   913  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   914  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   915  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   916  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   917  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   918  ** Description : Reset vector address                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   919  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   920  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   921  int main(void)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   922  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   923  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   924  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   925  /* we switch to normal region to habe cpu0 traptab on 0x80000100 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   926  #pragma section CODE X
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   927  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   928  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   929  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   930  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   931  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   932  ** Syntax : void _Mcal_Start(void)                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   933  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   934  ** Service ID:  0                                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   935  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   936  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   937  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   938  ** Reentrancy:  Non reentrant                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   939  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   940  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   941  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   942  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   943  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   944  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   945  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   946  ** Description :  MCAL Specific Start up code (Sample Test Code)              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   947  **                CrossView Requirement: Re-enable and reset the call depth   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   948  **                counter and  make A0,A1,A8,A9 accessible. User Stack        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   949  **                Pointer Initialization. PCX Reset: Clear Previous Context   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   950  **                Pointer Segment Address and Offset Field. CSA               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   951  **                initialization followed by clearing endinit bit.            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   952  **                Disable Watchdog.                                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   953  **                Trap vector base address initialization.                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   954  **                ISP - initlaization                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   955  **                Base Interrupt vector table initalization.                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   956  **                Flash waitstates configuration followed by endinit set      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   957  **                A0,A1 addressing.                                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   958  **                A8,A9 addressing.                                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   959  **                Bus and LMB configuration                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   960  **                Initialization of RAM variables.                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   961  **                Call to Mcal_Main                                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   962  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   963  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   964  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   965  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   966  __attribute__((use_frame_pointer)) void _Mcal_Start(void)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   967  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   968  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   969  void _Mcal_Start(void)
; Function _Mcal_Start
.L48:
_Mcal_Start:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   970  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   971  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   972  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   973  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   974    const Mcal_CoreInit_t * CoreTable;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   975    #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   976    #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   977    uint32 sp;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   978    #ifndef _NO_A0A1_ADDRESSING
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   979      void *a0 ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   980      void *a1;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   981    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   982    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   983    #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   984    uint8 CoreNumber;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   985  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   986  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   987    CoreNumber = MFCR(CPU_CORE_ID);
	mfcr	d15,#65052
	extr.u	d8,d15,#0,#8
.L216:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   988  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   989    CoreTable = &(Mcal_CoreInit[CoreNumber]);
	mul	d15,d8,#40
.L290:
	movh.a	a15,#@his(Mcal_CoreInit)
	lea	a15,[a15]@los(Mcal_CoreInit)
.L291:
	addsc.a	a15,a15,d15,#0
.L217:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   990  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   991  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   992  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   993    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   994     Re-enable and reset the call depth counter and  make A0,A1,A8,A9
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   995     write-able. It is required for CrossView that these RESET values are
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   996     restored for each time the startup code is executed.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   997    */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   998    #ifndef _NO_PSW_RESET
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	   999       MTCR(CPU_PSW, 0x00000980);        /* clear PSW.IS and set to User Stack*/
	dsync
	mov	d0,#2432
	mtcr	#65028,d0
	isync
.L292:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1000    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1001  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1002    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1003     user stack init
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1004    */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1005    #ifndef _NO_USP_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1006      sp = (uint32)(CoreTable->StackEndAddress) & STACK_ALIGN;
	ld.w	d0,[a15]
.L293:
	insert	d0,d0,#0,#0,#3
.L218:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1007      __asm("mov.a\tsp,%0"::"d"(sp));
	mov.a	sp,d0
.L171:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1008    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1009  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1010  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1011    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1012     Clear Previous Context Pointer Segment Address and Offset Field.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1013     It is required for CrossView stack trace that these RESET values
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1014     are restored for each time the startup code is executed.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1015    */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1016  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1017    #ifndef _NO_PCX_RESET
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1018    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1019        sint32 PCXValue ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1020        PCXValue = __mfcr(CPU_PCXI) ;
	mfcr	d0,#65024
.L219:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1021        MTCR(CPU_PCXI, (sint32)((uint32)PCXValue & 0xfff00000UL)) ;
	dsync
	insert	d0,d0,#0,#0,#20
.L220:
	mtcr	#65024,d0
	isync
.L294:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1022        __isync() ;
	isync
.L172:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1023    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1024    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1025  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1026    #ifndef _NO_CSA_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1027    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1028        uint32 loopCount ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1029        uint32 x ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1030        uint32 _csa_index;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1031        uint32 _lcx_index;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1032        uint32 * _prev_csa;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1033  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1034    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1035     The total no of CSA's is computed between the difference of CSA boundary
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1036     address.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1037     The logic goes like this , assume the CSA starts as 0xd0004000 and ends at
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1038     0xd0005000. 64 CSA's and each CSA occupying 64 bytes ( total 0x1000 bytes)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1039     At the address 0xd0004000 ZERO is written, to indicate last CSA.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1040     At 0xd0004040 - link to the 0th CSA is written as 0x000D0100. ( D stands for segment number)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1041     At 0xd0004080 - link to the 1st CSA is written as 0x000D0101. 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1042     The list continues finally 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1043     At 0xd0004fc0 , link to the 62nd CSA is written as 0x000D013E
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1044    */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1045        _prev_csa = (uint32 *)(CoreTable->CsaStartAddress) ;
	ld.w	d15,[a15]4
.L221:
	mov.a	a2,d15
.L223:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1046        /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1047         Load the count with the value of total CSA
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1048        */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1049        loopCount = (((uint32)(CoreTable->CsaEndAddress - CoreTable->CsaStartAddress) >> 6) - 1UL) ;
	ld.w	d15,[a15]8
.L222:
	ld.w	d0,[a15]4
.L295:
	sub	d15,d0
.L296:
	sh	d15,#-6
.L297:
	add	d0,d15,#-1
.L225:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1050        x = (((uint32)(CoreTable->CsaStartAddress) >> 28) << 16) ;
	ld.w	d15,[a15]4
.L298:
	sh	d15,d15,#-28
.L299:
	sh	d1,d15,#16
.L227:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1051  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1052        /*   Load the null pointer for initial CSA (0th)      */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1053        *(_prev_csa) = 0 ;
	mov	d15,#0
.L300:
	st.w	[a2],d15
.L301:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1054        /* Fill the complete list */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1055        while(loopCount != 0)
	j	.L2
.L3:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1056        {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1057          _csa_index = ((((uint32)(_prev_csa) << 10) >> 16) | x ) ;
	mov.d	d15,a2
.L229:
	sh	d15,d15,#10
.L230:
	sh	d15,d15,#-16
.L231:
	or	d15,d1
.L302:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1058          _prev_csa += 0x10 ;
	lea	a2,[a2]64
.L303:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1059          *(_prev_csa) = _csa_index ;
	st.w	[a2],d15
.L304:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1060          loopCount-- ;
	add	d0,#-1
.L2:
	jne	d0,#0,.L3
.L305:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1061        }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1062        _csa_index = ((((uint32)(_prev_csa) << 10) >> 16) | x ) ;
	mov.d	d15,a2
.L232:
	sh	d15,d15,#10
.L233:
	sh	d0,d15,#-16
.L226:
	or	d0,d1
.L306:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1063        
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1064        /* Load the last but 2 CSA link into LCX register */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1065        _lcx_index = (uint32)( (uint32 *)(CoreTable->CsaStartAddress) + 0x20);
	ld.w	d15,[a15]4
.L307:
	add	d15,d15,#128
.L234:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1066        _lcx_index = (uint32)(((_lcx_index << 10) >> 16) | x );
	sh	d15,d15,#10
.L235:
	sh	d15,d15,#-16
.L236:
	or	d1,d15
.L228:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1067        MTCR(CPU_LCX,(sint32)_lcx_index) ;
	dsync
	mtcr	#65084,d1
	isync
.L308:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1068        __isync() ;
	isync
.L309:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1069  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1070        /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1071         Load FCX with the free context pointer
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1072         Write the last segment number into FCX register
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1073        */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1074        MTCR(CPU_FCX,(sint32)_csa_index) ;
	dsync
	mtcr	#65080,d0
	isync
.L310:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1075        __isync() ;
	isync
.L175:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1076  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1077    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1078  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1079  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1080  /* #elif _DIABDATA_C_TRICORE_ or _GNU_C_TRICORE_*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1081  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1082  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1083    uint32 pcxi;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1084    sint32 k;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1085    sint32 no_of_csas;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1086    sint32 *pCsa;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1087    uint32 seg_nr, seg_idx, pcxi_val = 0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1088    sint32 *csa_area_begin = (sint32 *)(CoreTable->CsaStartAddress);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1089    sint32 *csa_area_end = (sint32 *)(CoreTable->CsaEndAddress);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1090  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1091    #ifndef _NO_USP_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1092    Mcal_StackEndAddress = (uint32*)CoreTable->StackEndAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1093    __setreg (sp, Mcal_StackEndAddress);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1094  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1095    DSYNC();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1096    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1097  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1098    #ifndef _NO_PSW_RESET
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1099    /* Set the PSW to its reset value in case of a warm start */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1100    MTCR (CPU_PSW, 0x00000980);     /* clear PSW.IS */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1101    ISYNC();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1102    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1103  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1104    /* Set the PCXS and PCXO to its reset value in case of a warm start */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1105    pcxi = __mfcr (CPU_PCXI);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1106    pcxi &= 0xfff00000;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1107    MTCR (CPU_PCXI, pcxi);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1108  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1109  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1110    /* Setup the context save area linked list. */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1111    /* first calculate nr of CSAs in this area */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1112    no_of_csas = (csa_area_end - csa_area_begin) >> 4;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1113    pCsa = csa_area_begin;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1114  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1115    for (k = 0; k < no_of_csas; k++)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1116    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1117      /* Store null pointer in last CSA (= very first time!) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1118      *pCsa = pcxi_val;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1119      /* get segment number */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1120      seg_nr = EXTRACT((sint32)pCsa, 28, 4) << 16;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1121      /* get idx number */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1122      seg_idx = EXTRACT((sint32)pCsa, 6, 16);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1123      /* calculate vaid pcxi value */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1124      pcxi_val = seg_nr | seg_idx;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1125      /* if this is the last but 2 csa, then we store the new pcxi value to LCX */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1126      if (k == 2)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1127      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1128        MTCR (CPU_LCX, pcxi_val);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1129      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1130      /* next CSA */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1131      pCsa += 16;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1132    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1133    /* store actual pcxi value to the FCX (this is our first free context) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1134    MTCR (CPU_FCX, pcxi_val);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1135    ISYNC();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1136  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1137  #endif /* _TASKING_C_TRICORE_ */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1138  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1139    endinit_reset();
	call	endinit_reset
.L224:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1140  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1141    /* Icache enabling steps */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1142    /* Step 1: Set PCBYP to 1 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1143    MTCR(CPU_PCON0,PCON0_PCBYP);
	dsync
	mov	d15,#2
	mtcr	#37388,d15
	isync
.L311:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1144    /* Step 2: Call Isync */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1145    ISYNC();
	isync
.L312:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1146  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1147    endinit_set();
	call	endinit_set
.L313:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1148  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1149    /* Step 3: Invalidate current settings */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1150    MTCR(CPU_PCON1,PCON1_PCINV);
	dsync
	mov	d15,#1
	mtcr	#37380,d15
	isync
.L314:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1151  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1152    /* Step 5: wait till PCINV becomes zero */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1153    while((__mfcr(CPU_PCON1) & PCON1_PCINV) == PCON1_PCINV);
	j	.L4
.L5:
.L4:
	mfcr	d15,#37380
.L315:
	jnz.t	d15:0,.L5
.L316:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1154  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1155    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1156     Clear the ENDINIT bit in the WDT_CON0 register in order
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1157     to disable the write-protection for registers protected
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1158     via the EndInit feature (for example: WDT_CON1).
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1159    */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1160    endinit_reset();
	call	endinit_reset
.L317:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1161  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1162  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1163  #ifndef NO_WATCHDOG_DISABLE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1164      /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1165       disable Safety watchdog & Cpu0 watchdog
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1166      */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1167      if(CoreNumber==0)
	jne	d8,#0,.L6
.L318:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1168      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1169        safety_endinit_reset();
	call	safety_endinit_reset
.L319:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1170        SCU_WDTSCON1.U = 0x00000008 ;
	mov	d15,#8
.L320:
	movh.a	a2,#61443
	st.w	[a2]@los(0xf00360f4),d15
.L321:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1171        safety_endinit_set();
	call	safety_endinit_set
.L6:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1172      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1173  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1174  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1175      MODULE_SCU.WDTCPU[CoreNumber].CON1.U = 0x00000008;
	mul	d15,d8,#12
	mov.a	a2,d15
	movh.a	a3,#61443
	add.a	a3,a2
	lea	a2,[a3]24832
.L322:
	mov	d15,#8
.L323:
	st.w	[a2]4,d15
.L324:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1176  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1177  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1178  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1179   Load Base Address of Trap Vector Table
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1180   Disable this if not started from RESET vector. (E.g.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1181   ROM monitors require to keep in control of vectors)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1182  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1183  #ifndef _NO_BTV_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1184    MTCR(CPU_BTV,(uint32)(CoreTable->TrapFn)) ; /* initialize BTV    */
	dsync
	ld.w	d15,[a15]12
	mtcr	#65060,d15
	isync
.L325:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1185  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1186  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1187  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1188   Load Base Address of Interrupt Vector Table
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1189   Disable this if not started from RESET vector. (E.g.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1190   ROM monitors require to keep in control of vectors)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1191  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1192  #ifndef _NO_BIV_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1193    MTCR (CPU_BIV, (uint32)&__INTTAB);
	dsync
	movh.a	a2,#@his(_lc_u_int_tab)
	lea	a2,[a2]@los(_lc_u_int_tab)
	mov.d	d15,a2
	mtcr	#65056,d15
	isync
.L326:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1194  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1195  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1196  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1197   Load interupt stack pointer
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1198   Disable this if not started from RESET vector. (E.g.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1199   ROM monitors require to keep in control of vectors)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1200  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1201  #ifndef _NO_ISP_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1202    MTCR(CPU_ISP,(uint32)((uint32)(CoreTable->IStackAddress))) ;
	dsync
	ld.w	d15,[a15]16
	mtcr	#65064,d15
	isync
.L327:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1203  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1204  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1205  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1206  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1207  #ifdef _ENABLE_ICACHE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1208     /* After setting the size, enable end init protection */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1209  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1210     /* Step 6: Enable ICACHE memory, followed by ISYNC instruction */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1211     MTCR(CPU_PCON0,0);
	dsync
	mov	d15,#0
	mtcr	#37388,d15
	isync
.L328:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1212  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1213     ISYNC(); 
	isync
.L329:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1214  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1215  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1216  #ifdef _ENABLE_DCACHE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1217     /* After setting the size, enable end init protection */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1218  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1219     /* Step 6: Enable DCACHE memory, followed by ISYNC instruction */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1220     MTCR(CPU_DCON0,0);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1221  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1222    ISYNC(); 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1223    DSYNC();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1224  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1225  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1226  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1227   Set the ENDINIT bit in the WDT_CON0 register again
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1228   to enable the write-protection and to prevent a time-out.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1229  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1230      endinit_set();
	call	endinit_set
.L330:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1231      
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1232  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1233  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1234  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1235   Inititialize global address registers a0/a1 to support
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1236   __a0/__a1 storage qualifiers of the C compiler.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1237  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1238  #ifndef _NO_A0A1_ADDRESSING
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1239        a0 = (uint32*)CoreTable->SmallData0;
	ld.w	d15,[a15]20
.L237:
	mov.a	a2,d15
.L239:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1240      __asm( "mov.aa\ta0,%0"::"a"(a0) );
	mov.aa	a0,a2
.L331:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1241  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1242        a1 = (uint32*)CoreTable->SmallData2;
	ld.w	d15,[a15]24
.L238:
	mov.a	a2,d15
.L240:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1243      __asm( "mov.aa\ta1,%0"::"a"(a1) );
	mov.aa	a1,a2
.L332:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1244  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1245  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1246  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1247  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1248   Inititialize global address registers a8/a9 to support
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1249   __a8/__a9 storage qualifiers of the C compiler. A8 and A9
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1250   are reserved for OS use, or for application use in cases
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1251   where the application ans OS are tightly coupled.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1252  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1253  #ifndef _NO_A8A9_ADDRESSING
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1254      void * a8 = _A8_DATA_;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1255      __asm( "mov.aa\ta8,%0"::"a"(a8) );
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1256  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1257      void * a9 = _A9_DATA_;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1258      __asm( "mov.aa\ta9,%0"::"a"(a9) );
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1259  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1260  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1261  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1262  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1263   /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1264     * initialize SDA base pointers
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1265     */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1266    Mcal_SmallDataAddress = CoreTable->SmallData0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1267    Mcal_LiteralDataAddress = CoreTable->SmallData2;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1268  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1269    __setareg (a8, _SMALL_DATA3_);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1270  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1271    __setareg (a9, _SMALL_DATA4_);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1272  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1273    __setreg(a0, Mcal_SmallDataAddress);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1274    __setreg(a1, Mcal_LiteralDataAddress);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1275  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1276  #endif /* _TASKING_C_TRICORE_ */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1277  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1278  /* 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1279     Example configuration for tPF = 30 ns, tPFECC = 10 ns, tDF = 200 ns, 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1280     tDFECC = 20 ns with fFSI2 = 200 MHz and fFSI = 100 MHz: 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1281  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1282     FCON.WSPFLASH = 5
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1283     FCON.WSECPF = 1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1284  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1285     FCON.WSPFLASH =  Ceil (tPF * fFSI2) - 1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1286     FCON.WSECPF = Ceil (tPFECC * fFSI2) - 1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1287  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1288     The Ceil(r) function rounds a real number up, i.e. the result is the 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1289     smallest integer not less than the real argument. 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1290     The mathematical function name is Ceiling(r).
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1291  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1292  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1293     Demo configuration: 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1294     tPF = 30 ns, tPFECC = 10 ns,fFSI2 = 200 MHz
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1295     FCON.WSPFLASH = 5
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1296     FCON.WSECPF = 1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1297     Wait States for DFLASH is updated in FLS driver.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1298     Application shall reconfigure FCON based on clock configuration.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1299  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1300  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1301    if(CoreNumber==0U)
	jne	d8,#0,.L7
.L182:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1302    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1303      uint32 FconVal;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1304      FconVal = FLASH0_FCON.U;
	movh.a	a2,#63488
.L242:
	ld.w	d15,[a2]@los(0xf8002014)
.L241:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1305      FconVal &= (uint32)0xFFFFFFC0U;
	insert	d15,d15,#0,#0,#6
.L333:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1306      FconVal |= (uint32)0x00000015U;
	or	d15,#21
.L334:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1307      endinit_reset();
	call	endinit_reset
.L335:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1308      FLASH0_FCON.U = FconVal;
	movh.a	a2,#63488
	st.w	[a2]@los(0xf8002014),d15
.L336:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1309      endinit_set();
	call	endinit_set
.L7:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1310    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1311  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1312  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1313   Enabling LMB split mode means all LMB reads accepted by LFI where the LMB
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1314   Master is not asserting lmb_no_split_n are taken as split transactions.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1315   Default state is All LMB reads accepted by LFI are taken as no split
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1316   transactions.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1317   Modification of LFI_CON register is done only when the LMB mode is enabled.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1318   Its left to default state if the split is not  enabled hence code will not
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1319   be generated
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1320   In LFI_CON.U register the bit 0 is modified for the same, if LMB split
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1321   is enabled.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1322  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1323  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1324  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1325  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1326  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1327   Initialize and clear C variables
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1328  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1329  #ifndef _NO_C_INIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1330      /* initialize data for all cores */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1331     {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1332       _c_init(CoreNumber, CoreTable->CopyTable) ;
	ld.w	d5,[a15]28
	mov	d4,d8
.L243:
	call	_c_init
.L244:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1333     }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1334  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1335  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1336  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1337  #elif defined(_GNU_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1338  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1339      /* initialize data */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1340  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1341     if(CoreNumber == 0)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1342     {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1343       _Gnu_CopyTable((uint32)__shared_clear_table, (uint32)__shared_copy_table);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1344     }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1345  #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1346    _Gnu_CopyTable(CoreTable->ClearTable, CoreTable->CopyTable);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1347  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1348  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1349  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1350  #elif defined(_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1351  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1352      __isync ();  /* mtcr will don't do this for us */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1353      /* initialize data */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1354      copy_to_ram();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1355      __init_main();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1356  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1357  #endif /* _TASKING_C_TRICORE_ */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1358    /* IFX_SAFETLIB_USED enable in case of SafeTlib standalone and Integration */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1359    #if (IFX_SAFETLIB_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1360      #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1361      if(CoreNumber == 0)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1362      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1363        /* Set program counter of core 1 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1364        CPU1_PC.U = (unsigned int)_Mcal_Start;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1365          
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1366        #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1367        /* Set program counter of core 2 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1368        CPU2_PC.U = (unsigned int)_Mcal_Start;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1369        #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1370      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1371      #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1372      SafeTlib_main(CoreNumber);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1373    #endif/* #if (IFX_SAFETLIB_USED == STD_ON) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1374  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1375    #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1376     #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1377     if(CoreNumber == 0)
	jne	d8,#0,.L8
.L337:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1378     {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1379       #if (IFX_SAFETLIB_USED == STD_OFF)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1380         Mcal_StartCore(1, (uint32)&_Mcal_Start);
	mov	d4,#1
.L338:
	movh.a	a2,#@his(_Mcal_Start)
	lea	a2,[a2]@los(_Mcal_Start)
	mov.d	d5,a2
.L339:
	call	Mcal_StartCore
.L340:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1381         #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1382         Mcal_StartCore(2, (uint32)&_Mcal_Start);
	mov	d4,#2
.L341:
	movh.a	a2,#@his(_Mcal_Start)
	lea	a2,[a2]@los(_Mcal_Start)
	mov.d	d5,a2
.L342:
	call	Mcal_StartCore
.L343:
	j	.L9
.L8:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1383         #endif /* ( MCAL_NO_OF_CORES == 3U )  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1384       #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1385  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1386  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1387     }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1388     else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1389     {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1390       Mcal_CpuInitCompletedSem[CoreNumber] = 1;
	lea	a2,Mcal_CpuInitCompletedSem
.L344:
	addsc.a	a2,a2,d8,#0
.L345:
	mov	d15,#1
.L346:
	st.b	[a2],d15
.L9:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1391     }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1392     #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1393    /* Call the Core specifc functionalities */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1394    CoreTable->CoreFn();
	ld.a	a15,[a15]36
.L347:
	calli	a15
.L348:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1395    #endif /* #if (IFX_MCAL_USED == STD_ON) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1396  }
	ret
.L162:
	
___Mcal_Start_function_end:
	.size	_Mcal_Start,___Mcal_Start_function_end-_Mcal_Start
.L86:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('_Exit')
	.sect	'.text.libc'
	.align	2
	
	.global	_Exit

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1397  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1398  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1399   End of Function Start
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1400  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1401  #if defined(_DIABDATA_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1402  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1403  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1404  void copy_to_ram(void)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1405  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1406    uint32 i;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1407    uint32 n;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1408    /* Calculate length of the region in ints */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1409    n = (__END_SOURCE) - (__DESTINATION);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1410    for (i = 0; i < n; i++)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1411    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1412      __DESTINATION[i] = __SOURCE[i];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1413    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1414  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1415  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1416  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1417  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1418  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1419  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1420  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1421  ** Syntax : void _Exit(void)                                                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1422  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1423  ** Service ID:  0                                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1424  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1425  ** Sync/Async:                                                                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1426  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1427  ** Reentrancy:                                                                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1428  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1429  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1430  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1431  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1432  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1433  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1434  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1435  ** Description : Exits and calls debug16 instruction                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1436  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1437  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1438  void _Exit(void)
; Function _Exit
.L50:
_Exit:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1439  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1440    while(1)
	j	.L10
.L11:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1441    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1442      __asm("debug16") ;
	debug16
.L10:
	j	.L11
.L358:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1443    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1444  }
	ret
.L185:
	
___Exit_function_end:
	.size	_Exit,___Exit_function_end-_Exit
.L96:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('_c_init')
	.sect	'.text.libc'
	.align	2
	
	.global	_c_init

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1445  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1446  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1447  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1448  #pragma section code "libc"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1449  #pragma align 4
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1450  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1451  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1452  ** Syntax : void _c_init(uint32 CoreNumber, uint32 Copytable)                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1453  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1454  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1455  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1456  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1457  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1458  ** Reentrancy:  Non reentrant                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1459  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1460  ** Parameters (in) :  CoreNumber - CoreId of the core executing               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1461  **                    Copytable - Copytable to be initialized/copied          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1462  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1463  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1464  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1465  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1466  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1467  ** Description : Initialize or clear data segments as specified by the copy   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1468  **               table, It is an array of 4 word entries generated by the     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1469  **               locator. offset  0: type- 0=end, 1=copy, 2=clear             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1470  **               offset  4: destination address                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1471  **               offset  8: source address (copy only)                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1472  **               offset 12: length             - length in bytes.             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1473  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1474  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1475  void _c_init(uint32 CoreNumber, uint32 Copytable)
; Function _c_init
.L52:
_c_init:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1476  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1477    uint32 *table ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1478  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1479    uint32 type ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1480    uint32 *src ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1481    uint32 *dest ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1482    uint32 lenb ; /* length in bytes */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1483    uint8 *tempsrc;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1484    uint8 *tempdest ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1485  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1486    table = (uint32 *)Copytable ;
	mov.a	a15,d5
.L245:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1487    type  = *table++ ; /* extract the first table entry; */
	ld.w	d1,[a15]
.L246:
	add.a	a15,#4
.L363:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1488  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1489    while( (1==type) || (2==type))
	j	.L12
.L13:
.L14:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1490    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1491      dest = (uint32 *)*table++  ;
	ld.w	d0,[a15]
.L247:
	mov.a	a2,d0
.L249:
	add.a	a15,#4
.L364:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1492      src = (uint32 *)*table++  ;
	ld.w	d0,[a15]
.L248:
	mov.a	a4,d0
.L251:
	add.a	a15,#4
.L365:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1493      lenb = *table++  ;
	ld.w	d2,[a15]
.L252:
	add.a	a15,#4
.L366:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1494  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1495      /* Do copytable only if shared address and CPU0 address */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1496      if ( (CoreNumber == 0U) && 
	jne	d4,#0,.L15
.L367:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1497           ((((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) == CPU1_BASE_MEM_ADRRESS) || 
	mov.d	d0,a2
.L250:
	insert	d0,d0,#0,#0,#28
.L253:
	movh	d15,#24576
.L368:
	jeq	d15,d0,.L16
.L369:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1498           (((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) == CPU2_BASE_MEM_ADRRESS)) 
	mov.d	d0,a2
.L254:
	insert	d0,d0,#0,#0,#28
.L255:
	movh	d15,#20480
.L370:
	jne	d15,d0,.L17
.L16:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1499          )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1500      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1501        type = *table++ ; /* extract the next table entry */
	ld.w	d1,[a15]
.L371:
	add.a	a15,#4
.L372:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1502        continue;    
	j	.L18
.L17:
.L15:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1503      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1504  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1505      #if ( MCAL_NO_OF_CORES > 1U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1506      /* Core 1 - Do copytable only if CPU1 address */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1507      if ((CoreNumber == 1U) && 
	jne	d4,#1,.L19
.L373:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1508          ((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) != CPU1_BASE_MEM_ADRRESS)
	mov.d	d0,a2
.L256:
	insert	d0,d0,#0,#0,#28
.L257:
	movh	d15,#24576
.L374:
	jeq	d15,d0,.L20
.L375:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1509      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1510        type = *table++ ; /* extract the next table entry */
	ld.w	d1,[a15]
.L376:
	add.a	a15,#4
.L377:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1511        continue;
	j	.L21
.L20:
.L19:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1512      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1513  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1514      #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1515      /* Core 2 - Do copytable only if CPU2 address */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1516      if ((CoreNumber == 2U) && 
	jne	d4,#2,.L22
.L378:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1517          ((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) != CPU2_BASE_MEM_ADRRESS)
	mov.d	d0,a2
.L258:
	insert	d0,d0,#0,#0,#28
.L259:
	movh	d15,#20480
.L379:
	jeq	d15,d0,.L23
.L380:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1518      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1519        type = *table++ ; /* extract the next table entry */
	ld.w	d1,[a15]
.L381:
	add.a	a15,#4
.L382:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1520        continue;
	j	.L24
.L23:
.L22:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1521      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1522      #endif /* #if ( MCAL_NO_OF_CORES == 3U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1523      #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1524  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1525      if(1 == type )
	jne	d1,#1,.L25
.L383:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1526      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1527        tempsrc = (uint8 *)src ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1528        tempdest = (uint8 *)dest ;
	mov.aa	a5,a2
.L260:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1529  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1530        while(lenb)
	j	.L26
.L27:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1531        {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1532          *tempdest++ = *tempsrc++ ;
	ld.bu	d0,[a4]
.L384:
	st.b	[a5],d0
.L385:
	add.a	a4,#1
.L386:
	add.a	a5,#1
.L387:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1533          lenb-- ;
	add	d2,#-1
.L26:
	jne	d2,#0,.L27
.L25:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1534        }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1535      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1536      if(2 == type) /* clear */
	jne	d1,#2,.L28
.L388:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1537      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1538        tempdest = (uint8 *)dest ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1539  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1540        while(lenb)
	j	.L29
.L30:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1541        {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1542          *tempdest++ = 0 ;
	mov	d15,#0
.L389:
	st.b	[a2],d15
.L390:
	add.a	a2,#1
.L391:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1543          lenb-- ;
	add	d2,#-1
.L29:
	jne	d2,#0,.L30
.L28:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1544        }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1545      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1546      type = *table++ ; /* extract the next table entry */
	ld.w	d1,[a15]
.L392:
	add.a	a15,#4
.L24:
.L21:
.L18:
.L12:
	jeq	d1,#1,.L14
.L393:
	jeq	d1,#2,.L13
.L394:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1547    } /* while (type == 1 || type == 2) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1548  }
	ret
.L186:
	
___c_init_function_end:
	.size	_c_init,___c_init_function_end-_c_init
.L101:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_lGetEcumCfgSelector

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1549  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1550  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1551  #elif defined(_GNU_C_TRICORE_)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1552  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1553  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1554  ** Syntax : void _Gnu_CopyTable(uint32 ClearTable, uint32 CopyTable)          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1555  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1556  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1557  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1558  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1559  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1560  ** Reentrancy:  Non reentrant                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1561  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1562  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1563  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1564  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1565  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1566  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1567  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1568  ** Description : Initialize or clear data segments as specified by the copy   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1569  **               table, It is an array of 4 word entries generated by the     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1570  **               locator. offset  0: type- 0=end, 1=copy, 2=clear             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1571  **               offset  4: destination address                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1572  **               offset  8: source address (copy only)                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1573  **               offset 12: length             - length in bytes.             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1574  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1575  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1576  void _Gnu_CopyTable(uint32 ClearTable, uint32 CopyTable)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1577  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1578    typedef volatile union
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1579    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1580      uint8 *ucPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1581      uint16 *usPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1582      uint32 *uiPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1583      unsigned long long *ullPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1584    } TABLE_PTR;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1585  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1586    uint32 uiLength, uiCnt;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1587    uint32 *pTable;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1588    TABLE_PTR pBlockDest;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1589    TABLE_PTR pBlockSrc;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1590    /* clear table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1591    pTable = (uint32*)ClearTable;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1592    while (pTable)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1593    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1594      pBlockDest.uiPtr = (uint32 *)*pTable++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1595      uiLength = *pTable++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1596      /* we are finished when length == -1 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1597      if (uiLength == 0xFFFFFFFF)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1598      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1599        break;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1600      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1601  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1602      uiCnt = uiLength / 8;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1603  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1604      while (uiCnt--)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1605      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1606        *pBlockDest.ullPtr++ = 0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1607      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1608  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1609      if ((uiLength) & 0x4)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1610      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1611        *pBlockDest.uiPtr++ = 0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1612      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1613  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1614      if ((uiLength) & 0x2)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1615      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1616        *pBlockDest.usPtr++ = 0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1617      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1618  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1619      if ((uiLength) & 0x1)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1620      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1621        *pBlockDest.ucPtr = 0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1622      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1623    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1624    /* copy table */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1625    pTable = (uint32*)CopyTable;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1626    while (pTable)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1627    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1628      pBlockSrc.uiPtr = (uint32 *)*pTable++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1629      pBlockDest.uiPtr = (uint32 *)*pTable++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1630      uiLength = *pTable++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1631      /* we are finished when length == -1 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1632      if (uiLength == 0xFFFFFFFF)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1633      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1634        break;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1635      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1636  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1637      uiCnt = uiLength / 8;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1638  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1639      while (uiCnt--)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1640      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1641        *pBlockDest.ullPtr++ = *pBlockSrc.ullPtr++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1642      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1643  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1644      if ((uiLength) & 0x4)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1645      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1646        *pBlockDest.uiPtr++ = *pBlockSrc.uiPtr++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1647      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1648  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1649      if ((uiLength) & 0x2)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1650      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1651        *pBlockDest.usPtr++ = *pBlockSrc.usPtr++;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1652      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1653  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1654      if ((uiLength) & 0x1)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1655      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1656        *pBlockDest.ucPtr = *pBlockSrc.ucPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1657      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1658    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1659  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1660  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1661  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1662  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1663  ** Syntax           : uint8 EcuM_lGetCfgSelector(void)                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1664  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1665  ** Service ID       : None/<Specified>                                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1666  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1667  ** Sync/Async       : Synchronous / Asynchronous                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1668  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1669  ** Reentrancy       : Non-reentrant / Reentrant                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1670  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1671  ** Parameters(in)   : None/<Specified>                                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1672  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1673  ** Parameters (out) : None/<Specified>                                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1674  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1675  ** Return value     : None/<Specified>                                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1676  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1677  ** Description      : <Suitable Description>                                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1678  **                                                                            **                                                                                                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1679  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1680  #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1681  uint8 Mcal_lGetEcumCfgSelector(void)
; Function Mcal_lGetEcumCfgSelector
.L54:
Mcal_lGetEcumCfgSelector:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1682  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1683   /* Get Selector based on ......*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1684  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1685   return(0);
	mov	d2,#0
.L449:
	j	.L31

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1686  }
.L31:
	ret
.L206:
	
__Mcal_lGetEcumCfgSelector_function_end:
	.size	Mcal_lGetEcumCfgSelector,__Mcal_lGetEcumCfgSelector_function_end-Mcal_lGetEcumCfgSelector
.L141:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_EcuMInit')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_EcuMInit

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1687  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1688  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1689  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1690  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1691  void Mcal_EcuMInit()
; Function Mcal_EcuMInit
.L56:
Mcal_EcuMInit:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1692  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1693    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1694    uint8 CfgSelector;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1695    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1696  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1697    const struct EcuM_ConfigType_Tag*   EcuMConfigPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1698  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1699  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1700    /*Determine ECU Configuration Set */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1701    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_LOADABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1702    /*Get Memory Location of the EcuM Configuration Set*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1703    EcuMConfigPtr = EcuM_ConfigAddressPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1704    /* In case of loadable the FlsStateVar memory area 48 bytes should be cleared.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1705     */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1706    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1707  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1708    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1709    /*Get Configuration Set from available alternatives*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1710    CfgSelector = Mcal_lGetEcumCfgSelector();
	call	Mcal_lGetEcumCfgSelector
.L261:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1711    EcuMConfigPtr =  &EcuM_ConfigAlternative[CfgSelector];
	movh.a	a15,#@his(EcuM_ConfigAlternative)
	lea	a15,[a15]@los(EcuM_ConfigAlternative)
.L454:
	sha	d2,#4
.L262:
	addsc.a	a15,a15,d2,#0
.L263:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1712    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1713  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1714    #if (OS_DELIVERY == STD_OFF)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1715     Test_InitTime(); /* Initialize Time Measurement For Run Time Calc */
	movh.a	a2,#@his(Test_InitTime)
	lea	a2,[a2]@los(Test_InitTime)
.L455:
	calli	a2
.L456:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1716     Test_InitPrint();/* Initialize ASC0 for Hyperterminal Communication*/
	call	Test_InitPrint
.L457:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1717    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1718     /*Initialize ECUM Module*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1719    EcuM_Init(EcuMConfigPtr);
	mov.aa	a4,a15
.L264:
	call	EcuM_Init
.L265:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1720  }
	ret
.L207:
	
__Mcal_EcuMInit_function_end:
	.size	Mcal_EcuMInit,__Mcal_EcuMInit_function_end-Mcal_EcuMInit
.L146:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_Core0Container')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_Core0Container

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1721  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1722  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1723  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1724  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1725  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1726  void Mcal_Core0Container()
; Function Mcal_Core0Container
.L58:
Mcal_Core0Container:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1727  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1728    /* EcuM Init will be done only after all the other cores startup is completed
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1729       This is because, if any of Core0's code accesses information belonging to
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1730       other cores, then this information will not hold correct value until
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1731       copy table is initialized. Also, if Core 0 updates a variable that resides
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1732       in the memory allocated to other cores, then this data will  vanish during
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1733       the copy table/clear table routine of the other cores. Hence it is safe
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1734       to wait for the completion of the startup of the other cores before
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1735       starting the application */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1736    #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1737    #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1738    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1739    while((Mcal_CpuInitCompletedSem[1] & Mcal_CpuInitCompletedSem[2] ) != 1);
	j	.L32
.L33:
.L32:
	ld.bu	d15,Mcal_CpuInitCompletedSem+1
.L399:
	ld.bu	d0,Mcal_CpuInitCompletedSem+2
.L400:
	and	d15,d0
.L401:
	jne	d15,#1,.L33
.L402:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1740    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1741    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1742    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1743    while(Mcal_CpuInitCompletedSem[1] != 1);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1744    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1745    #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1746    #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1747    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1748    #if (OS_DELIVERY == STD_OFF)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1749      
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1750      #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1751      Mcal_EcuMInit();
	call	Mcal_EcuMInit
.L403:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1752      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1753  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1754      #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1755      /* This line will signify basic initializations are completed by CPU0. Other
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1756      initializations can be started by other cores from now on */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1757      Mcal_CpuInitCompletedSem[0] = 1;
	mov	d15,#1
.L404:
	st.b	Mcal_CpuInitCompletedSem,d15
.L405:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1758      #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1759      
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1760      #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1761      #ifdef MCAL_CALL_DEMOAPP
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1762      DemoApp();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1763  	#else			// by hhh
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1764      core0_main();
	call	core0_main
.L406:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1765      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1766      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1767    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1768    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1769     * OS Init - in OS Background Task, EcuM_Init shall happen
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1770     */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1771    Ifx_OSTask_ApplicationInit();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1772    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1773    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1774  }
	ret
.L197:
	
__Mcal_Core0Container_function_end:
	.size	Mcal_Core0Container,__Mcal_Core0Container_function_end-Mcal_Core0Container
.L106:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_Core1Container')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_Core1Container

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1775  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1776  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1777  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1778  volatile uint32 TempCounterCPU1=0, TempCounterCPU2=0;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1779  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1780  void Mcal_Core1Container()
; Function Mcal_Core1Container
.L60:
Mcal_Core1Container:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1781  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1782     /* This is to wait until basic initializations are completed by CPU0. Other
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1783    initializations can be started by other cores from now on */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1784    while(Mcal_CpuInitCompletedSem[0] != 1);
	j	.L34
.L35:
.L34:
	ld.bu	d15,Mcal_CpuInitCompletedSem
.L411:
	jne	d15,#1,.L35
.L412:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1785    Mcal_EnableAllInterrupts();       /* Enable Global Interrupt Flag. */
	enable
.L413:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1786  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1787    while(1)
	j	.L36
.L37:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1788    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1789      TempCounterCPU1++;
	ld.w	d15,TempCounterCPU1
.L414:
	add	d15,#1
	st.w	TempCounterCPU1,d15
.L36:
	j	.L37
.L415:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1790      
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1791      /************* Function Calls Start **************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1792      #if (IFX_SAFETLIB_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1793      SAFET_core1_RunTimeTest();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1794      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1795      #if (WDG_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1796        Wdg_17_Scu_Core1Demo();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1797      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1798  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1799      #if (GPT_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1800      Gpt_StartMCDemo();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1801      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1802      /************* Function Calls End   **************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1803  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1804    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1805  }
	ret
.L198:
	
__Mcal_Core1Container_function_end:
	.size	Mcal_Core1Container,__Mcal_Core1Container_function_end-Mcal_Core1Container
.L111:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_Core2Container')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_Core2Container

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1806  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1807  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1808  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1809  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1810  void Mcal_Core2Container()
; Function Mcal_Core2Container
.L62:
Mcal_Core2Container:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1811  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1812    #ifdef IFX_MCAL_RUN_MODE_DEFINE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1813    #if (IFX_MCAL_RUN_MODE_DEFINE!=0U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1814    uint32 lCpu_PSW;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1815    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1816    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1817    #if ((IFX_MCAL_USED == STD_ON) && (WDG_DELIVERY == STD_ON))
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1818      const struct EcuM_ConfigType_Tag*   EcuMConfigPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1819      #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1820      uint8 CfgSelector;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1821      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1822    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1823  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1824    /* This is to wait until basic initializations are completed by CPU0. Other
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1825    initializations can be started by other cores from now on */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1826    while(Mcal_CpuInitCompletedSem[0] != 1);
	j	.L38
.L39:
.L38:
	ld.bu	d15,Mcal_CpuInitCompletedSem
.L420:
	jne	d15,#1,.L39
.L421:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1827  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1828    #if ((IFX_MCAL_USED == STD_ON) && (WDG_DELIVERY == STD_ON))
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1829    /*Determine ECU Configuration Set */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1830    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_LOADABLE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1831    /*Get Memory Location of the EcuM Configuration Set*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1832    EcuMConfigPtr = EcuM_ConfigAddressPtr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1833    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1834    /*Get Configuration Set from available alternatives*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1835    CfgSelector = Mcal_lGetEcumCfgSelector();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1836    EcuMConfigPtr =  &EcuM_ConfigAlternative[CfgSelector];
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1837    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1838    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1839    Mcal_EnableAllInterrupts();       /* Enable Global Interrupt Flag. */
	enable
.L422:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1840  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1841    /*************** Init Section Start ************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1842    #if (WDG_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1843    #if(WDG_PB_FIXEDADDR == STD_OFF)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1844       Wdg_17_Scu_Init(EcuMConfigPtr->Wdg_ConfigData);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1845    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1846     Wdg_17_Scu_Init(&Wdg_ConfigRoot[0]);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1847    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1848    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1849    /*************** Init Section End   ************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1850  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1851    #ifdef IFX_MCAL_RUN_MODE_DEFINE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1852    #if (IFX_MCAL_RUN_MODE_DEFINE!=0U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1853      /* Set the user-1 mode on*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1854    lCpu_PSW = (uint32)MFCR(CPU_PSW);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1855    lCpu_PSW = (lCpu_PSW & CPU_PSW_USER_MODE_MASK);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1856    lCpu_PSW = (lCpu_PSW | SET_USER_MODE_MASK);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1857    MTCR (CPU_PSW, lCpu_PSW); /* Set mode to user-1 mode. */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1858    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1859    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1860    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1861    while(1)
	j	.L40
.L41:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1862    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1863      TempCounterCPU2++;
	ld.w	d15,TempCounterCPU2
.L423:
	add	d15,#1
	st.w	TempCounterCPU2,d15
.L40:
	j	.L41
.L424:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1864      #if (WDG_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1865        Wdg_17_Scu_Core2Demo();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1866      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1867      #if (DIO_DELIVERY == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1868        DemoApp_McDioDemo();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1869      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1870      /************* Function Calls Start **************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1871      #if (IFX_SAFETLIB_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1872      SAFET_core2_RunTimeTest();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1873      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1874      /************* Function Calls End ****************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1875  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1876    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1877  }
	ret
.L199:
	
__Mcal_Core2Container_function_end:
	.size	Mcal_Core2Container,__Mcal_Core2Container_function_end-Mcal_Core2Container
.L116:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('safety_endinit_reset')
	.sect	'.text.libc'
	.align	2
	

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1878  #endif /* ( MCAL_NO_OF_CORES == 3U )  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1879  #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1880  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1881  /* Function to reset the endinit bit of Safety watchdog */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1882  static void safety_endinit_reset(void) 
; Function safety_endinit_reset
.L64:
safety_endinit_reset:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1883  { 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1884    Mcal_ResetCpuENDINIT( -1 ); 
	mov	d4,#-1
	call	Mcal_ResetCpuENDINIT
.L429:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1885  }
	ret
.L200:
	
__safety_endinit_reset_function_end:
	.size	safety_endinit_reset,__safety_endinit_reset_function_end-safety_endinit_reset
.L121:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('safety_endinit_set')
	.sect	'.text.libc'
	.align	2
	

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1886  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1887  /* Function to set the endinit bit of Safety watchdog */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1888  static void safety_endinit_set  (void) 
; Function safety_endinit_set
.L66:
safety_endinit_set:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1889  { 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1890    Mcal_SetCpuENDINIT( -1 );
	mov	d4,#-1
	call	Mcal_SetCpuENDINIT
.L434:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1891  }
	ret
.L201:
	
__safety_endinit_set_function_end:
	.size	safety_endinit_set,__safety_endinit_set_function_end-safety_endinit_set
.L126:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('endinit_reset')
	.sect	'.text.libc'
	.align	2
	

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1892  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1893  /* Function to reset the endinit bit of executing CPU watchdog */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1894  static void endinit_reset(void) 
; Function endinit_reset
.L68:
endinit_reset:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1895  { 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1896    uint32 CoreID = ((uint32)MFCR(CPU_CORE_ID) & MCAL_CORE_ID_MASK);
	mfcr	d15,#65052
.L439:
	and	d4,d15,#7
.L266:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1897    Mcal_ResetCpuENDINIT( (sint8)CoreID );
	call	Mcal_ResetCpuENDINIT
.L267:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1898  }
	ret
.L202:
	
__endinit_reset_function_end:
	.size	endinit_reset,__endinit_reset_function_end-endinit_reset
.L131:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('endinit_set')
	.sect	'.text.libc'
	.align	2
	

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1899  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1900  /* Function to set the endinit bit of executing CPU watchdog */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1901  static void endinit_set  (void) 
; Function endinit_set
.L70:
endinit_set:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1902  { 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1903    uint32 CoreID = ((uint32)MFCR(CPU_CORE_ID) & MCAL_CORE_ID_MASK);
	mfcr	d15,#65052
.L444:
	and	d4,d15,#7
.L268:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1904    Mcal_SetCpuENDINIT( (sint8)CoreID );
	call	Mcal_SetCpuENDINIT
.L269:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1905  }
	ret
.L204:
	
__endinit_set_function_end:
	.size	endinit_set,__endinit_set_function_end-endinit_set
.L136:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_SafeErrorHandler')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_SafeErrorHandler

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1906  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1907  ** Syntax           : void Mcal_SafeErrorHandler(uint32 ErrorType)            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1908  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1909  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1910  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1911  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1912  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1913  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1914  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1915  ** Parameters(in)   : ErrorType                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1916  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1917  ** Parameters (out) : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1918  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1919  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1920  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1921  ** Description      : This is an Error handler function which can be called   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1922                        in two conditions                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1923  ** 1. Any detection of inconsistency in copies of relevant global variables   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1924  **    is reported to the user via the function Mcal_SafeErrorHandler.         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1925  **    Mcal_SafeErrorHandler shall never return, else it may lead to           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1926  **    unpredictable behavior.The user is expected to perform the error        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1927  **    handling in this function.                                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1928  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1929  **    The error reported is MCAL_DIV_INCONSISTENCY:Typical error reactions    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1930  **    could be to reset the microcontroller (software reset)                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1931  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1932  ** 2. Support functions are called to access the protected registers,         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1933  **    these functions can be called from multiple cores concurrently, a       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1934  **    spinlock mechanism with timeout is provided. In case, the timeout       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1935  **    expires, it is reported to the user via Mcal_SafeErrorHandler.          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1936  **    The user is expected to perform the error handling in this function.    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1937  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1938  **    The error reported is MCAL_SPINLOCK_TIMEOUT:Typical error reactions     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1939  **    could be to the terminate the operating system task or restart the      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1940  **    partition or reset the microcontroller.                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1941  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1942  **    This funtion is written here only to avoid build error.                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1943  **    The user needs to implement this functionality (Mcal_SafeErrorHandler)  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1944  **    in a separate file and needs to add this file as part of the build.     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1945  **                                                                            **                                                                                                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1946  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1947  void Mcal_SafeErrorHandler(uint32 ErrorType)
; Function Mcal_SafeErrorHandler
.L72:
Mcal_SafeErrorHandler:	.type	func
	sub.a	a10,#8
.L270:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1948  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1949    volatile uint32 TimeOut;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1950    
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1951    TimeOut = 0U;
	mov	d15,#0
.L279:
	st.w	[a10],d15
.L280:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1952    /* User can add the code here */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1953    UNUSED_PARAMETER(ErrorType)
	jeq	d4,#0,.L42
.L42:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1954    /* While loop added for UTP AI00252128 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1955    while(TimeOut < 0xFFFFFFFFU)
	j	.L43
.L44:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1956    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1957      TimeOut++;
	ld.w	d15,[a10]
.L281:
	add	d15,#1
	st.w	[a10],d15
.L43:
	ld.w	d15,[a10]
.L282:
	mov	d0,#-1
.L283:
	jlt.u	d15,d0,.L44
.L284:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1958    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1959    /* Control should not reach here. WDG timeout happens before this. */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1960    DEBUG();
	debug
.L285:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1961  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal.c	  1962  }
	ret
.L157:
	
__Mcal_SafeErrorHandler_function_end:
	.size	Mcal_SafeErrorHandler,__Mcal_SafeErrorHandler_function_end-Mcal_SafeErrorHandler
.L81:
	; End of function
	
	.sdecl	'.rodata.BMD_HDR_CONST_FAR_UNSPECIFIED',data,rom,cluster('Bmiheader')
	.sect	'.rodata.BMD_HDR_CONST_FAR_UNSPECIFIED'
	.global	Bmiheader
	.align	4
Bmiheader:	.type	object
	.size	Bmiheader,32
	.word	-2147483616
	.half	880,45913
	.space	16
	.word	1240053172,-1240053173
	.sdecl	'.zbss.Shared.DEFAULT_RAM_FAST_32BIT',data,cluster('Mcal_CpuInitCompletedSem')
	.sect	'.zbss.Shared.DEFAULT_RAM_FAST_32BIT'
	.global	Mcal_CpuInitCompletedSem
Mcal_CpuInitCompletedSem:	.type	object
	.size	Mcal_CpuInitCompletedSem,3
	.space	3
	.sdecl	'.rodata.Shared.DEFAULT_CONST_FAR_UNSPECIFIED',data,rom,cluster('Mcal_CoreInit')
	.sect	'.rodata.Shared.DEFAULT_CONST_FAR_UNSPECIFIED'
	.global	Mcal_CoreInit
	.align	4
Mcal_CoreInit:	.type	object
	.size	Mcal_CoreInit,120
	.word	_lc_ue_ustack_tc0,_lc_ub_csa_tc0,_lc_ue_csa_tc0,_lc_u_trap_tab_tc0,_lc_ue_istack_tc0,_SMALL_DATA_,_LITERAL_DATA_,_lc_ub_table
	.space	4
	.word	Mcal_Core0Container,_lc_ue_ustack_tc1,_lc_ub_csa_tc1,_lc_ue_csa_tc1,_lc_u_trap_tab_tc1,_lc_ue_istack_tc1,_SMALL_DATA_TC1,_LITERAL_DATA_TC1
	.word	_lc_ub_table
	.space	4
	.word	Mcal_Core1Container,_lc_ue_ustack_tc2,_lc_ub_csa_tc2,_lc_ue_csa_tc2,_lc_u_trap_tab_tc2,_lc_ue_istack_tc2,_SMALL_DATA_TC2,_LITERAL_DATA_TC2
	.word	_lc_ub_table
	.space	4
	.word	Mcal_Core2Container
	.sdecl	'.zdata.Mcal.TempCounterCPU1',data,cluster('TempCounterCPU1')
	.sect	'.zdata.Mcal.TempCounterCPU1'
	.global	TempCounterCPU1
	.align	4
TempCounterCPU1:	.type	object
	.size	TempCounterCPU1,4
	.space	4
	.sdecl	'.zdata.Mcal.TempCounterCPU2',data,cluster('TempCounterCPU2')
	.sect	'.zdata.Mcal.TempCounterCPU2'
	.global	TempCounterCPU2
	.align	4
TempCounterCPU2:	.type	object
	.size	TempCounterCPU2,4
	.space	4
	.calls	'__INDIRECT__','_Mcal_Start'
	.calls	'__INDIRECT__','Mcal_Core0Container'
	.calls	'__INDIRECT__','Mcal_Core1Container'
	.calls	'__INDIRECT__','Mcal_Core2Container'
	.calls	'_Mcal_Start','endinit_reset'
	.calls	'_Mcal_Start','endinit_set'
	.calls	'_Mcal_Start','safety_endinit_reset'
	.calls	'_Mcal_Start','safety_endinit_set'
	.calls	'_Mcal_Start','_c_init'
	.calls	'_Mcal_Start','Mcal_StartCore'
	.calls	'_Mcal_Start','__INDIRECT__'
	.calls	'Mcal_EcuMInit','Mcal_lGetEcumCfgSelector'
	.calls	'Mcal_EcuMInit','Test_InitTime'
	.calls	'Mcal_EcuMInit','Test_InitPrint'
	.calls	'Mcal_EcuMInit','EcuM_Init'
	.calls	'Mcal_Core0Container','Mcal_EcuMInit'
	.calls	'Mcal_Core0Container','core0_main'
	.calls	'safety_endinit_reset','Mcal_ResetCpuENDINIT'
	.calls	'safety_endinit_set','Mcal_SetCpuENDINIT'
	.calls	'endinit_reset','Mcal_ResetCpuENDINIT'
	.calls	'endinit_set','Mcal_SetCpuENDINIT'
	.calls	'_START','',0
	.calls	'_Mcal_Start','',0
	.calls	'_Exit','',0
	.calls	'_c_init','',0
	.calls	'Mcal_lGetEcumCfgSelector','',0
	.calls	'Mcal_EcuMInit','',0
	.calls	'Mcal_Core0Container','',0
	.calls	'Mcal_Core1Container','',0
	.calls	'Mcal_Core2Container','',0
	.calls	'safety_endinit_reset','',0
	.calls	'safety_endinit_set','',0
	.calls	'endinit_reset','',0
	.calls	'endinit_set','',0
	.extern	Mcal_StartCore
	.extern	Mcal_ResetCpuENDINIT
	.extern	Mcal_SetCpuENDINIT
	.extern	EcuM_ConfigAlternative
	.extern	EcuM_Init
	.extern	Test_InitPrint
	.extern	core0_main
	.extern	Test_InitTime
	.extern	_SMALL_DATA_
	.extern	_SMALL_DATA_TC1
	.extern	_SMALL_DATA_TC2
	.extern	_LITERAL_DATA_
	.extern	_LITERAL_DATA_TC1
	.extern	_LITERAL_DATA_TC2
	.extern	_lc_ub_table
	.extern	_lc_ue_ustack_tc0
	.extern	_lc_ue_ustack_tc1
	.extern	_lc_ue_ustack_tc2
	.extern	_lc_ue_csa_tc0
	.extern	_lc_ue_csa_tc1
	.extern	_lc_ue_csa_tc2
	.extern	_lc_ub_csa_tc0
	.extern	_lc_ub_csa_tc1
	.extern	_lc_ub_csa_tc2
	.extern	_lc_u_trap_tab_tc0
	.extern	_lc_u_trap_tab_tc1
	.extern	_lc_u_trap_tab_tc2
	.extern	_lc_u_int_tab
	.extern	_lc_ue_istack_tc0
	.extern	_lc_ue_istack_tc1
	.extern	_lc_ue_istack_tc2
	.extern	__INDIRECT__
	.calls	'Mcal_SafeErrorHandler','',8
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L74:
	.word	52469
	.half	3
	.word	.L75
	.byte	4
.L73:
	.byte	1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L76
	.byte	2
	.byte	'__mtcr',0,1,1,1,1,3
	.byte	'int',0,4,5,4
	.word	166
	.byte	4
	.word	166
	.byte	0,5
	.word	166
	.byte	6
	.byte	'__mfcr',0
	.word	184
	.byte	1,1,1,1,4
	.word	166
	.byte	0,7
	.byte	'__debug',0,1,1,1,1,7
	.byte	'__isync',0,1,1,1,1,7
	.byte	'__dsync',0,1,1,1,1,7
	.byte	'__enable',0,1,1,1,1,8
	.byte	'Mcal_StartCore',0,1,180,2,13,1,1,1,1
.L169:
	.byte	3
	.byte	'unsigned char',0,1,8,9
	.byte	'CpuNo',0,1,180,2,35
	.word	288
.L158:
	.byte	3
	.byte	'unsigned long int',0,4,7,9
	.byte	'Pcval',0,1,180,2,49
	.word	320
	.byte	0,8
	.byte	'Mcal_ResetCpuENDINIT',0,2,160,2,13,1,1,1,1,3
	.byte	'char',0,1,6,10
	.word	387
	.byte	9
	.byte	'wdt',0,2,160,2,47
	.word	395
	.byte	0,8
	.byte	'Mcal_SetCpuENDINIT',0,2,162,2,13,1,1,1,1,10
	.word	387
	.byte	9
	.byte	'wdt',0,2,162,2,45
	.word	442
	.byte	0
.L160:
	.byte	5
	.word	320
	.byte	8
	.byte	'EcuM_Init',0,3,68,13,1,1,1,1,11
	.byte	'EcuM_ConfigType_Tag',0,4,127,16,16,3
	.byte	'unsigned short int',0,2,7,10
	.word	509
	.byte	12
	.byte	'ConfigurationIdentifier',0,2
	.word	531
	.byte	2,35,0,10
	.word	320
	.byte	12
	.byte	'PreCompileIdentifier',0,4
	.word	569
	.byte	2,35,2,13
	.byte	'Mcu_ConfigType',0,4,135,1,16,1,10
	.word	604
	.byte	14
	.word	625
	.byte	12
	.byte	'Mcu_ConfigData',0,4
	.word	630
	.byte	2,35,8,10
	.word	288
	.byte	12
	.byte	'LocalConfigData',0,1
	.word	659
	.byte	2,35,12,0,10
	.word	484
	.byte	14
	.word	690
	.byte	9
	.byte	'configptr',0,3,68,46
	.word	695
	.byte	0,15
	.byte	'Test_InitPrint',0,5,107,13,1,1,1,1,15
	.byte	'core0_main',0,6,148,1,13,1,1,1,1,16,6,255,1,9,40,12
	.byte	'StackEndAddress',0,4
	.word	320
	.byte	2,35,0,12
	.byte	'CsaStartAddress',0,4
	.word	320
	.byte	2,35,4,12
	.byte	'CsaEndAddress',0,4
	.word	320
	.byte	2,35,8
.L180:
	.byte	14
	.word	320
	.byte	12
	.byte	'TrapFn',0,4
	.word	841
	.byte	2,35,12,12
	.byte	'IStackAddress',0,4
	.word	320
	.byte	2,35,16,12
	.byte	'SmallData0',0,4
	.word	320
	.byte	2,35,20,12
	.byte	'SmallData2',0,4
	.word	320
	.byte	2,35,24,12
	.byte	'CopyTable',0,4
	.word	320
	.byte	2,35,28,12
	.byte	'ClearTable',0,4
	.word	320
	.byte	2,35,32,17,1,1,14
	.word	964
	.byte	12
	.byte	'CoreFn',0,4
	.word	967
	.byte	2,35,36,0,10
	.word	762
.L163:
	.byte	14
	.word	989
	.byte	18
	.byte	'void',0
.L166:
	.byte	14
	.word	999
.L173:
	.byte	3
	.byte	'long int',0,4,5
.L194:
	.byte	14
	.word	288
	.byte	15
	.byte	'Test_InitTime',0,6,204,2,24,1,1,1,1,10
	.word	484
.L209:
	.byte	14
	.word	1050
	.byte	19
	.byte	'__INDIRECT__',0,6,1,1,1,1,1,20
	.byte	'__prof_adm',0,6,1,1
	.word	1005
	.byte	21,1,14
	.word	1099
	.byte	20
	.byte	'__codeptr',0,6,1,1
	.word	1101
	.byte	20
	.byte	'sint8',0,7,89,29
	.word	387
	.byte	20
	.byte	'uint8',0,7,90,29
	.word	288
	.byte	20
	.byte	'uint16',0,7,92,29
	.word	509
	.byte	20
	.byte	'uint32',0,7,94,29
	.word	320
	.byte	11
	.byte	'_Ifx_CPU_A_Bits',0,8,45,16,4,3
	.byte	'unsigned int',0,4,7,22
	.byte	'ADDR',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_A_Bits',0,8,48,3
	.word	1182
	.byte	11
	.byte	'_Ifx_CPU_BIV_Bits',0,8,51,16,4,22
	.byte	'VSS',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'BIV',0,4
	.word	1203
	.byte	31,0,2,35,0,0,20
	.byte	'Ifx_CPU_BIV_Bits',0,8,55,3
	.word	1259
	.byte	11
	.byte	'_Ifx_CPU_BTV_Bits',0,8,58,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'BTV',0,4
	.word	1203
	.byte	31,0,2,35,0,0,20
	.byte	'Ifx_CPU_BTV_Bits',0,8,62,3
	.word	1338
	.byte	11
	.byte	'_Ifx_CPU_CCNT_Bits',0,8,65,16,4,22
	.byte	'CountValue',0,4
	.word	1203
	.byte	31,1,2,35,0,22
	.byte	'SOvf',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_CCNT_Bits',0,8,69,3
	.word	1424
	.byte	11
	.byte	'_Ifx_CPU_CCTRL_Bits',0,8,72,16,4,22
	.byte	'CM',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'CE',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'M1',0,4
	.word	1203
	.byte	3,27,2,35,0,22
	.byte	'M2',0,4
	.word	1203
	.byte	3,24,2,35,0,22
	.byte	'M3',0,4
	.word	1203
	.byte	3,21,2,35,0,22
	.byte	'reserved_11',0,4
	.word	1203
	.byte	21,0,2,35,0,0,20
	.byte	'Ifx_CPU_CCTRL_Bits',0,8,80,3
	.word	1513
	.byte	11
	.byte	'_Ifx_CPU_COMPAT_Bits',0,8,83,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'RM',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'SP',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'reserved_5',0,4
	.word	1203
	.byte	27,0,2,35,0,0,20
	.byte	'Ifx_CPU_COMPAT_Bits',0,8,89,3
	.word	1659
	.byte	11
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,8,92,16,4,22
	.byte	'CORE_ID',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'reserved_3',0,4
	.word	1203
	.byte	29,0,2,35,0,0,20
	.byte	'Ifx_CPU_CORE_ID_Bits',0,8,96,3
	.word	1786
	.byte	11
	.byte	'_Ifx_CPU_CPR_L_Bits',0,8,99,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'LOWBND',0,4
	.word	1203
	.byte	29,0,2,35,0,0,20
	.byte	'Ifx_CPU_CPR_L_Bits',0,8,103,3
	.word	1884
	.byte	11
	.byte	'_Ifx_CPU_CPR_U_Bits',0,8,106,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'UPPBND',0,4
	.word	1203
	.byte	29,0,2,35,0,0,20
	.byte	'Ifx_CPU_CPR_U_Bits',0,8,110,3
	.word	1977
	.byte	11
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,8,113,16,4,22
	.byte	'MOD_REV',0,4
	.word	1203
	.byte	8,24,2,35,0,22
	.byte	'MOD_32B',0,4
	.word	1203
	.byte	8,16,2,35,0,22
	.byte	'MOD',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_CPU_ID_Bits',0,8,118,3
	.word	2070
	.byte	11
	.byte	'_Ifx_CPU_CPXE_Bits',0,8,121,16,4,22
	.byte	'XE',0,4
	.word	1203
	.byte	8,24,2,35,0,22
	.byte	'reserved_8',0,4
	.word	1203
	.byte	24,0,2,35,0,0,20
	.byte	'Ifx_CPU_CPXE_Bits',0,8,125,3
	.word	2178
	.byte	11
	.byte	'_Ifx_CPU_CREVT_Bits',0,8,128,1,16,4,22
	.byte	'EVTA',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'BBM',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'BOD',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'SUSP',0,4
	.word	1203
	.byte	1,26,2,35,0,22
	.byte	'CNT',0,4
	.word	1203
	.byte	2,24,2,35,0,22
	.byte	'reserved_8',0,4
	.word	1203
	.byte	24,0,2,35,0,0,20
	.byte	'Ifx_CPU_CREVT_Bits',0,8,136,1,3
	.word	2265
	.byte	11
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,8,139,1,16,4,22
	.byte	'CID',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'reserved_3',0,4
	.word	1203
	.byte	29,0,2,35,0,0,20
	.byte	'Ifx_CPU_CUS_ID_Bits',0,8,143,1,3
	.word	2419
	.byte	11
	.byte	'_Ifx_CPU_D_Bits',0,8,146,1,16,4,22
	.byte	'DATA',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_D_Bits',0,8,149,1,3
	.word	2513
	.byte	11
	.byte	'_Ifx_CPU_DATR_Bits',0,8,152,1,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'SBE',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'reserved_4',0,4
	.word	1203
	.byte	5,23,2,35,0,22
	.byte	'CWE',0,4
	.word	1203
	.byte	1,22,2,35,0,22
	.byte	'CFE',0,4
	.word	1203
	.byte	1,21,2,35,0,22
	.byte	'reserved_11',0,4
	.word	1203
	.byte	3,18,2,35,0,22
	.byte	'SOE',0,4
	.word	1203
	.byte	1,17,2,35,0,22
	.byte	'SME',0,4
	.word	1203
	.byte	1,16,2,35,0,22
	.byte	'reserved_16',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_DATR_Bits',0,8,163,1,3
	.word	2576
	.byte	11
	.byte	'_Ifx_CPU_DBGSR_Bits',0,8,166,1,16,4,22
	.byte	'DE',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'HALT',0,4
	.word	1203
	.byte	2,29,2,35,0,22
	.byte	'SIH',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'SUSP',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'reserved_5',0,4
	.word	1203
	.byte	1,26,2,35,0,22
	.byte	'PREVSUSP',0,4
	.word	1203
	.byte	1,25,2,35,0,22
	.byte	'PEVT',0,4
	.word	1203
	.byte	1,24,2,35,0,22
	.byte	'EVTSRC',0,4
	.word	1203
	.byte	5,19,2,35,0,22
	.byte	'reserved_13',0,4
	.word	1203
	.byte	19,0,2,35,0,0,20
	.byte	'Ifx_CPU_DBGSR_Bits',0,8,177,1,3
	.word	2794
	.byte	11
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,8,180,1,16,4,22
	.byte	'DTA',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'reserved_1',0,4
	.word	1203
	.byte	31,0,2,35,0,0,20
	.byte	'Ifx_CPU_DBGTCR_Bits',0,8,184,1,3
	.word	3009
	.byte	11
	.byte	'_Ifx_CPU_DCON0_Bits',0,8,187,1,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'DCBYP',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'reserved_2',0,4
	.word	1203
	.byte	30,0,2,35,0,0,20
	.byte	'Ifx_CPU_DCON0_Bits',0,8,192,1,3
	.word	3103
	.byte	11
	.byte	'_Ifx_CPU_DCON2_Bits',0,8,195,1,16,4,22
	.byte	'DCACHE_SZE',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'DSCRATCH_SZE',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_DCON2_Bits',0,8,199,1,3
	.word	3219
	.byte	11
	.byte	'_Ifx_CPU_DCX_Bits',0,8,202,1,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	6,26,2,35,0,22
	.byte	'DCXValue',0,4
	.word	1203
	.byte	26,0,2,35,0,0,20
	.byte	'Ifx_CPU_DCX_Bits',0,8,206,1,3
	.word	3320
	.byte	11
	.byte	'_Ifx_CPU_DEADD_Bits',0,8,209,1,16,4,22
	.byte	'ERROR_ADDRESS',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_DEADD_Bits',0,8,212,1,3
	.word	3413
	.byte	11
	.byte	'_Ifx_CPU_DIEAR_Bits',0,8,215,1,16,4,22
	.byte	'TA',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_DIEAR_Bits',0,8,218,1,3
	.word	3493
	.byte	11
	.byte	'_Ifx_CPU_DIETR_Bits',0,8,221,1,16,4,22
	.byte	'IED',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'IE_T',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'IE_C',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'IE_S',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'IE_BI',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'E_INFO',0,4
	.word	1203
	.byte	6,21,2,35,0,22
	.byte	'IE_DUAL',0,4
	.word	1203
	.byte	1,20,2,35,0,22
	.byte	'IE_SP',0,4
	.word	1203
	.byte	1,19,2,35,0,22
	.byte	'IE_BS',0,4
	.word	1203
	.byte	1,18,2,35,0,22
	.byte	'reserved_14',0,4
	.word	1203
	.byte	18,0,2,35,0,0,20
	.byte	'Ifx_CPU_DIETR_Bits',0,8,233,1,3
	.word	3562
	.byte	11
	.byte	'_Ifx_CPU_DMS_Bits',0,8,236,1,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'DMSValue',0,4
	.word	1203
	.byte	31,0,2,35,0,0,20
	.byte	'Ifx_CPU_DMS_Bits',0,8,240,1,3
	.word	3791
	.byte	11
	.byte	'_Ifx_CPU_DPR_L_Bits',0,8,243,1,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'LOWBND',0,4
	.word	1203
	.byte	29,0,2,35,0,0,20
	.byte	'Ifx_CPU_DPR_L_Bits',0,8,247,1,3
	.word	3884
	.byte	11
	.byte	'_Ifx_CPU_DPR_U_Bits',0,8,250,1,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'UPPBND',0,4
	.word	1203
	.byte	29,0,2,35,0,0,20
	.byte	'Ifx_CPU_DPR_U_Bits',0,8,254,1,3
	.word	3979
	.byte	11
	.byte	'_Ifx_CPU_DPRE_Bits',0,8,129,2,16,4,22
	.byte	'RE',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'reserved_16',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_DPRE_Bits',0,8,133,2,3
	.word	4074
	.byte	11
	.byte	'_Ifx_CPU_DPWE_Bits',0,8,136,2,16,4,22
	.byte	'WE',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'reserved_16',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_DPWE_Bits',0,8,140,2,3
	.word	4164
	.byte	11
	.byte	'_Ifx_CPU_DSTR_Bits',0,8,143,2,16,4,22
	.byte	'SRE',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'GAE',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'LBE',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'reserved_3',0,4
	.word	1203
	.byte	3,26,2,35,0,22
	.byte	'CRE',0,4
	.word	1203
	.byte	1,25,2,35,0,22
	.byte	'reserved_7',0,4
	.word	1203
	.byte	7,18,2,35,0,22
	.byte	'DTME',0,4
	.word	1203
	.byte	1,17,2,35,0,22
	.byte	'LOE',0,4
	.word	1203
	.byte	1,16,2,35,0,22
	.byte	'SDE',0,4
	.word	1203
	.byte	1,15,2,35,0,22
	.byte	'SCE',0,4
	.word	1203
	.byte	1,14,2,35,0,22
	.byte	'CAC',0,4
	.word	1203
	.byte	1,13,2,35,0,22
	.byte	'MPE',0,4
	.word	1203
	.byte	1,12,2,35,0,22
	.byte	'CLE',0,4
	.word	1203
	.byte	1,11,2,35,0,22
	.byte	'reserved_21',0,4
	.word	1203
	.byte	3,8,2,35,0,22
	.byte	'ALN',0,4
	.word	1203
	.byte	1,7,2,35,0,22
	.byte	'reserved_25',0,4
	.word	1203
	.byte	7,0,2,35,0,0,20
	.byte	'Ifx_CPU_DSTR_Bits',0,8,161,2,3
	.word	4254
	.byte	11
	.byte	'_Ifx_CPU_EXEVT_Bits',0,8,164,2,16,4,22
	.byte	'EVTA',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'BBM',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'BOD',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'SUSP',0,4
	.word	1203
	.byte	1,26,2,35,0,22
	.byte	'CNT',0,4
	.word	1203
	.byte	2,24,2,35,0,22
	.byte	'reserved_8',0,4
	.word	1203
	.byte	24,0,2,35,0,0,20
	.byte	'Ifx_CPU_EXEVT_Bits',0,8,172,2,3
	.word	4578
	.byte	11
	.byte	'_Ifx_CPU_FCX_Bits',0,8,175,2,16,4,22
	.byte	'FCXO',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'FCXS',0,4
	.word	1203
	.byte	4,12,2,35,0,22
	.byte	'reserved_20',0,4
	.word	1203
	.byte	12,0,2,35,0,0,20
	.byte	'Ifx_CPU_FCX_Bits',0,8,180,2,3
	.word	4732
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,8,183,2,16,4,22
	.byte	'TST',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'TCL',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'reserved_2',0,4
	.word	1203
	.byte	6,24,2,35,0,22
	.byte	'RM',0,4
	.word	1203
	.byte	2,22,2,35,0,22
	.byte	'reserved_10',0,4
	.word	1203
	.byte	8,14,2,35,0,22
	.byte	'FXE',0,4
	.word	1203
	.byte	1,13,2,35,0,22
	.byte	'FUE',0,4
	.word	1203
	.byte	1,12,2,35,0,22
	.byte	'FZE',0,4
	.word	1203
	.byte	1,11,2,35,0,22
	.byte	'FVE',0,4
	.word	1203
	.byte	1,10,2,35,0,22
	.byte	'FIE',0,4
	.word	1203
	.byte	1,9,2,35,0,22
	.byte	'reserved_23',0,4
	.word	1203
	.byte	3,6,2,35,0,22
	.byte	'FX',0,4
	.word	1203
	.byte	1,5,2,35,0,22
	.byte	'FU',0,4
	.word	1203
	.byte	1,4,2,35,0,22
	.byte	'FZ',0,4
	.word	1203
	.byte	1,3,2,35,0,22
	.byte	'FV',0,4
	.word	1203
	.byte	1,2,2,35,0,22
	.byte	'FI',0,4
	.word	1203
	.byte	1,1,2,35,0,22
	.byte	'reserved_31',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,8,202,2,3
	.word	4838
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,8,205,2,16,4,22
	.byte	'OPC',0,4
	.word	1203
	.byte	8,24,2,35,0,22
	.byte	'FMT',0,4
	.word	1203
	.byte	1,23,2,35,0,22
	.byte	'reserved_9',0,4
	.word	1203
	.byte	7,16,2,35,0,22
	.byte	'DREG',0,4
	.word	1203
	.byte	4,12,2,35,0,22
	.byte	'reserved_20',0,4
	.word	1203
	.byte	12,0,2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,8,212,2,3
	.word	5187
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,8,215,2,16,4,22
	.byte	'PC',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,8,218,2,3
	.word	5347
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,8,221,2,16,4,22
	.byte	'SRC1',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,8,224,2,3
	.word	5428
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,8,227,2,16,4,22
	.byte	'SRC2',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,8,230,2,3
	.word	5515
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,8,233,2,16,4,22
	.byte	'SRC3',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,8,236,2,3
	.word	5602
	.byte	11
	.byte	'_Ifx_CPU_ICNT_Bits',0,8,239,2,16,4,22
	.byte	'CountValue',0,4
	.word	1203
	.byte	31,1,2,35,0,22
	.byte	'SOvf',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_ICNT_Bits',0,8,243,2,3
	.word	5689
	.byte	11
	.byte	'_Ifx_CPU_ICR_Bits',0,8,246,2,16,4,22
	.byte	'CCPN',0,4
	.word	1203
	.byte	10,22,2,35,0,22
	.byte	'reserved_10',0,4
	.word	1203
	.byte	5,17,2,35,0,22
	.byte	'IE',0,4
	.word	1203
	.byte	1,16,2,35,0,22
	.byte	'PIPN',0,4
	.word	1203
	.byte	10,6,2,35,0,22
	.byte	'reserved_26',0,4
	.word	1203
	.byte	6,0,2,35,0,0,20
	.byte	'Ifx_CPU_ICR_Bits',0,8,253,2,3
	.word	5780
	.byte	11
	.byte	'_Ifx_CPU_ISP_Bits',0,8,128,3,16,4,22
	.byte	'ISP',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_ISP_Bits',0,8,131,3,3
	.word	5923
	.byte	11
	.byte	'_Ifx_CPU_LCX_Bits',0,8,134,3,16,4,22
	.byte	'LCXO',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'LCXS',0,4
	.word	1203
	.byte	4,12,2,35,0,22
	.byte	'reserved_20',0,4
	.word	1203
	.byte	12,0,2,35,0,0,20
	.byte	'Ifx_CPU_LCX_Bits',0,8,139,3,3
	.word	5989
	.byte	11
	.byte	'_Ifx_CPU_M1CNT_Bits',0,8,142,3,16,4,22
	.byte	'CountValue',0,4
	.word	1203
	.byte	31,1,2,35,0,22
	.byte	'SOvf',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_M1CNT_Bits',0,8,146,3,3
	.word	6095
	.byte	11
	.byte	'_Ifx_CPU_M2CNT_Bits',0,8,149,3,16,4,22
	.byte	'CountValue',0,4
	.word	1203
	.byte	31,1,2,35,0,22
	.byte	'SOvf',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_M2CNT_Bits',0,8,153,3,3
	.word	6188
	.byte	11
	.byte	'_Ifx_CPU_M3CNT_Bits',0,8,156,3,16,4,22
	.byte	'CountValue',0,4
	.word	1203
	.byte	31,1,2,35,0,22
	.byte	'SOvf',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_M3CNT_Bits',0,8,160,3,3
	.word	6281
	.byte	11
	.byte	'_Ifx_CPU_PC_Bits',0,8,163,3,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'PC',0,4
	.word	1203
	.byte	31,0,2,35,0,0,20
	.byte	'Ifx_CPU_PC_Bits',0,8,167,3,3
	.word	6374
	.byte	11
	.byte	'_Ifx_CPU_PCON0_Bits',0,8,170,3,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'PCBYP',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'reserved_2',0,4
	.word	1203
	.byte	30,0,2,35,0,0,20
	.byte	'Ifx_CPU_PCON0_Bits',0,8,175,3,3
	.word	6459
	.byte	11
	.byte	'_Ifx_CPU_PCON1_Bits',0,8,178,3,16,4,22
	.byte	'PCINV',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'PBINV',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'reserved_2',0,4
	.word	1203
	.byte	30,0,2,35,0,0,20
	.byte	'Ifx_CPU_PCON1_Bits',0,8,183,3,3
	.word	6575
	.byte	11
	.byte	'_Ifx_CPU_PCON2_Bits',0,8,186,3,16,4,22
	.byte	'PCACHE_SZE',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'PSCRATCH_SZE',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_PCON2_Bits',0,8,190,3,3
	.word	6686
	.byte	11
	.byte	'_Ifx_CPU_PCXI_Bits',0,8,193,3,16,4,22
	.byte	'PCXO',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'PCXS',0,4
	.word	1203
	.byte	4,12,2,35,0,22
	.byte	'UL',0,4
	.word	1203
	.byte	1,11,2,35,0,22
	.byte	'PIE',0,4
	.word	1203
	.byte	1,10,2,35,0,22
	.byte	'PCPN',0,4
	.word	1203
	.byte	10,0,2,35,0,0,20
	.byte	'Ifx_CPU_PCXI_Bits',0,8,200,3,3
	.word	6787
	.byte	11
	.byte	'_Ifx_CPU_PIEAR_Bits',0,8,203,3,16,4,22
	.byte	'TA',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_PIEAR_Bits',0,8,206,3,3
	.word	6917
	.byte	11
	.byte	'_Ifx_CPU_PIETR_Bits',0,8,209,3,16,4,22
	.byte	'IED',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'IE_T',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'IE_C',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'IE_S',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'IE_BI',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'E_INFO',0,4
	.word	1203
	.byte	6,21,2,35,0,22
	.byte	'IE_DUAL',0,4
	.word	1203
	.byte	1,20,2,35,0,22
	.byte	'IE_SP',0,4
	.word	1203
	.byte	1,19,2,35,0,22
	.byte	'IE_BS',0,4
	.word	1203
	.byte	1,18,2,35,0,22
	.byte	'reserved_14',0,4
	.word	1203
	.byte	18,0,2,35,0,0,20
	.byte	'Ifx_CPU_PIETR_Bits',0,8,221,3,3
	.word	6986
	.byte	11
	.byte	'_Ifx_CPU_PMA0_Bits',0,8,224,3,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	13,19,2,35,0,22
	.byte	'DAC',0,4
	.word	1203
	.byte	3,16,2,35,0,22
	.byte	'reserved_16',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_PMA0_Bits',0,8,229,3,3
	.word	7215
	.byte	11
	.byte	'_Ifx_CPU_PMA1_Bits',0,8,232,3,16,4,22
	.byte	'reserved_0',0,4
	.word	1203
	.byte	14,18,2,35,0,22
	.byte	'CAC',0,4
	.word	1203
	.byte	2,16,2,35,0,22
	.byte	'reserved_16',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_PMA1_Bits',0,8,237,3,3
	.word	7328
	.byte	11
	.byte	'_Ifx_CPU_PMA2_Bits',0,8,240,3,16,4,22
	.byte	'PSI',0,4
	.word	1203
	.byte	16,16,2,35,0,22
	.byte	'reserved_16',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_CPU_PMA2_Bits',0,8,244,3,3
	.word	7441
	.byte	11
	.byte	'_Ifx_CPU_PSTR_Bits',0,8,247,3,16,4,22
	.byte	'FRE',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'reserved_1',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'FBE',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'reserved_3',0,4
	.word	1203
	.byte	9,20,2,35,0,22
	.byte	'FPE',0,4
	.word	1203
	.byte	1,19,2,35,0,22
	.byte	'reserved_13',0,4
	.word	1203
	.byte	1,18,2,35,0,22
	.byte	'FME',0,4
	.word	1203
	.byte	1,17,2,35,0,22
	.byte	'reserved_15',0,4
	.word	1203
	.byte	17,0,2,35,0,0,20
	.byte	'Ifx_CPU_PSTR_Bits',0,8,129,4,3
	.word	7532
	.byte	11
	.byte	'_Ifx_CPU_PSW_Bits',0,8,132,4,16,4,22
	.byte	'CDC',0,4
	.word	1203
	.byte	7,25,2,35,0,22
	.byte	'CDE',0,4
	.word	1203
	.byte	1,24,2,35,0,22
	.byte	'GW',0,4
	.word	1203
	.byte	1,23,2,35,0,22
	.byte	'IS',0,4
	.word	1203
	.byte	1,22,2,35,0,22
	.byte	'IO',0,4
	.word	1203
	.byte	2,20,2,35,0,22
	.byte	'PRS',0,4
	.word	1203
	.byte	2,18,2,35,0,22
	.byte	'S',0,4
	.word	1203
	.byte	1,17,2,35,0,22
	.byte	'reserved_15',0,4
	.word	1203
	.byte	12,5,2,35,0,22
	.byte	'SAV',0,4
	.word	1203
	.byte	1,4,2,35,0,22
	.byte	'AV',0,4
	.word	1203
	.byte	1,3,2,35,0,22
	.byte	'SV',0,4
	.word	1203
	.byte	1,2,2,35,0,22
	.byte	'V',0,4
	.word	1203
	.byte	1,1,2,35,0,22
	.byte	'C',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_PSW_Bits',0,8,147,4,3
	.word	7735
	.byte	11
	.byte	'_Ifx_CPU_SEGEN_Bits',0,8,150,4,16,4,22
	.byte	'ADFLIP',0,4
	.word	1203
	.byte	8,24,2,35,0,22
	.byte	'ADTYPE',0,4
	.word	1203
	.byte	2,22,2,35,0,22
	.byte	'reserved_10',0,4
	.word	1203
	.byte	21,1,2,35,0,22
	.byte	'AE',0,4
	.word	1203
	.byte	1,0,2,35,0,0,20
	.byte	'Ifx_CPU_SEGEN_Bits',0,8,156,4,3
	.word	7978
	.byte	11
	.byte	'_Ifx_CPU_SMACON_Bits',0,8,159,4,16,4,22
	.byte	'PC',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'reserved_1',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'PT',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'reserved_3',0,4
	.word	1203
	.byte	5,24,2,35,0,22
	.byte	'DC',0,4
	.word	1203
	.byte	1,23,2,35,0,22
	.byte	'reserved_9',0,4
	.word	1203
	.byte	1,22,2,35,0,22
	.byte	'DT',0,4
	.word	1203
	.byte	1,21,2,35,0,22
	.byte	'reserved_11',0,4
	.word	1203
	.byte	13,8,2,35,0,22
	.byte	'IODT',0,4
	.word	1203
	.byte	1,7,2,35,0,22
	.byte	'reserved_25',0,4
	.word	1203
	.byte	7,0,2,35,0,0,20
	.byte	'Ifx_CPU_SMACON_Bits',0,8,171,4,3
	.word	8106
	.byte	11
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,8,174,4,16,4,3
	.byte	'unsigned int',0,4,7,22
	.byte	'EN',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,8,177,4,3
	.word	8347
	.byte	11
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,8,180,4,16,4,22
	.byte	'reserved_0',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,8,183,4,3
	.word	8446
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,8,186,4,16,4,22
	.byte	'EN',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,8,189,4,3
	.word	8537
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,8,192,4,16,4,22
	.byte	'reserved_0',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,8,195,4,3
	.word	8628
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,8,198,4,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	5,3,2,35,0,22
	.byte	'ADDR',0,4
	.word	8380
	.byte	27,0,2,35,2,0,20
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,8,202,4,3
	.word	8727
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,8,205,4,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	5,3,2,35,0,22
	.byte	'ADDR',0,4
	.word	8380
	.byte	27,0,2,35,2,0,20
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,8,209,4,3
	.word	8834
	.byte	11
	.byte	'_Ifx_CPU_SWEVT_Bits',0,8,212,4,16,4,22
	.byte	'EVTA',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'BBM',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'BOD',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'SUSP',0,4
	.word	1203
	.byte	1,26,2,35,0,22
	.byte	'CNT',0,4
	.word	1203
	.byte	2,24,2,35,0,22
	.byte	'reserved_8',0,4
	.word	1203
	.byte	24,0,2,35,0,0,20
	.byte	'Ifx_CPU_SWEVT_Bits',0,8,220,4,3
	.word	8941
	.byte	11
	.byte	'_Ifx_CPU_SYSCON_Bits',0,8,223,4,16,4,22
	.byte	'FCDSF',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'PROTEN',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'TPROTEN',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'IS',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'IT',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'RES',0,4
	.word	1203
	.byte	11,16,2,35,0,22
	.byte	'U1_IED',0,4
	.word	1203
	.byte	1,15,2,35,0,22
	.byte	'U1_IOS',0,4
	.word	1203
	.byte	1,14,2,35,0,22
	.byte	'reserved_18',0,4
	.word	1203
	.byte	14,0,2,35,0,0,20
	.byte	'Ifx_CPU_SYSCON_Bits',0,8,234,4,3
	.word	9095
	.byte	11
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,8,237,4,16,4,22
	.byte	'ASI',0,4
	.word	1203
	.byte	5,27,2,35,0,22
	.byte	'reserved_5',0,4
	.word	1203
	.byte	27,0,2,35,0,0,20
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,8,241,4,3
	.word	9308
	.byte	11
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,8,244,4,16,4,22
	.byte	'TEXP0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'TEXP1',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'TEXP2',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'reserved_3',0,4
	.word	1203
	.byte	13,16,2,35,0,22
	.byte	'TTRAP',0,4
	.word	1203
	.byte	1,15,2,35,0,22
	.byte	'reserved_17',0,4
	.word	1203
	.byte	15,0,2,35,0,0,20
	.byte	'Ifx_CPU_TPS_CON_Bits',0,8,252,4,3
	.word	9406
	.byte	11
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,8,255,4,16,4,22
	.byte	'Timer',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,8,130,5,3
	.word	9578
	.byte	11
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,8,133,5,16,4,22
	.byte	'ADDR',0,4
	.word	1203
	.byte	32,0,2,35,0,0,20
	.byte	'Ifx_CPU_TR_ADR_Bits',0,8,136,5,3
	.word	9658
	.byte	11
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,8,139,5,16,4,22
	.byte	'EVTA',0,4
	.word	1203
	.byte	3,29,2,35,0,22
	.byte	'BBM',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'BOD',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'SUSP',0,4
	.word	1203
	.byte	1,26,2,35,0,22
	.byte	'CNT',0,4
	.word	1203
	.byte	2,24,2,35,0,22
	.byte	'reserved_8',0,4
	.word	1203
	.byte	4,20,2,35,0,22
	.byte	'TYP',0,4
	.word	1203
	.byte	1,19,2,35,0,22
	.byte	'RNG',0,4
	.word	1203
	.byte	1,18,2,35,0,22
	.byte	'reserved_14',0,4
	.word	1203
	.byte	1,17,2,35,0,22
	.byte	'ASI_EN',0,4
	.word	1203
	.byte	1,16,2,35,0,22
	.byte	'ASI',0,4
	.word	1203
	.byte	5,11,2,35,0,22
	.byte	'reserved_21',0,4
	.word	1203
	.byte	6,5,2,35,0,22
	.byte	'AST',0,4
	.word	1203
	.byte	1,4,2,35,0,22
	.byte	'ALD',0,4
	.word	1203
	.byte	1,3,2,35,0,22
	.byte	'reserved_29',0,4
	.word	1203
	.byte	3,0,2,35,0,0,20
	.byte	'Ifx_CPU_TR_EVT_Bits',0,8,156,5,3
	.word	9731
	.byte	11
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,8,159,5,16,4,22
	.byte	'T0',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'T1',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'T2',0,4
	.word	1203
	.byte	1,29,2,35,0,22
	.byte	'T3',0,4
	.word	1203
	.byte	1,28,2,35,0,22
	.byte	'T4',0,4
	.word	1203
	.byte	1,27,2,35,0,22
	.byte	'T5',0,4
	.word	1203
	.byte	1,26,2,35,0,22
	.byte	'T6',0,4
	.word	1203
	.byte	1,25,2,35,0,22
	.byte	'T7',0,4
	.word	1203
	.byte	1,24,2,35,0,22
	.byte	'reserved_8',0,4
	.word	1203
	.byte	24,0,2,35,0,0,20
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,8,170,5,3
	.word	10049
	.byte	23,8,178,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1182
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_A',0,8,183,5,3
	.word	10244
	.byte	23,8,186,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1259
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_BIV',0,8,191,5,3
	.word	10303
	.byte	23,8,194,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1338
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_BTV',0,8,199,5,3
	.word	10364
	.byte	23,8,202,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1424
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CCNT',0,8,207,5,3
	.word	10425
	.byte	23,8,210,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1513
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CCTRL',0,8,215,5,3
	.word	10487
	.byte	23,8,218,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1659
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_COMPAT',0,8,223,5,3
	.word	10550
	.byte	23,8,226,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1786
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CORE_ID',0,8,231,5,3
	.word	10614
	.byte	23,8,234,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1884
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CPR_L',0,8,239,5,3
	.word	10679
	.byte	23,8,242,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	1977
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CPR_U',0,8,247,5,3
	.word	10742
	.byte	23,8,250,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2070
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CPU_ID',0,8,255,5,3
	.word	10805
	.byte	23,8,130,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2178
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CPXE',0,8,135,6,3
	.word	10869
	.byte	23,8,138,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2265
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CREVT',0,8,143,6,3
	.word	10931
	.byte	23,8,146,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2419
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_CUS_ID',0,8,151,6,3
	.word	10994
	.byte	23,8,154,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2513
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_D',0,8,159,6,3
	.word	11058
	.byte	23,8,162,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2576
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DATR',0,8,167,6,3
	.word	11117
	.byte	23,8,170,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	2794
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DBGSR',0,8,175,6,3
	.word	11179
	.byte	23,8,178,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3009
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DBGTCR',0,8,183,6,3
	.word	11242
	.byte	23,8,186,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3103
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DCON0',0,8,191,6,3
	.word	11306
	.byte	23,8,194,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3219
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DCON2',0,8,199,6,3
	.word	11369
	.byte	23,8,202,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3320
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DCX',0,8,207,6,3
	.word	11432
	.byte	23,8,210,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3413
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DEADD',0,8,215,6,3
	.word	11493
	.byte	23,8,218,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3493
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DIEAR',0,8,223,6,3
	.word	11556
	.byte	23,8,226,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3562
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DIETR',0,8,231,6,3
	.word	11619
	.byte	23,8,234,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3791
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DMS',0,8,239,6,3
	.word	11682
	.byte	23,8,242,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3884
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DPR_L',0,8,247,6,3
	.word	11743
	.byte	23,8,250,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	3979
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DPR_U',0,8,255,6,3
	.word	11806
	.byte	23,8,130,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	4074
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DPRE',0,8,135,7,3
	.word	11869
	.byte	23,8,138,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	4164
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DPWE',0,8,143,7,3
	.word	11931
	.byte	23,8,146,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	4254
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_DSTR',0,8,151,7,3
	.word	11993
	.byte	23,8,154,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	4578
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_EXEVT',0,8,159,7,3
	.word	12055
	.byte	23,8,162,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	4732
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FCX',0,8,167,7,3
	.word	12118
	.byte	23,8,170,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	4838
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,8,175,7,3
	.word	12179
	.byte	23,8,178,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5187
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,8,183,7,3
	.word	12249
	.byte	23,8,186,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5347
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,8,191,7,3
	.word	12319
	.byte	23,8,194,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5428
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,8,199,7,3
	.word	12388
	.byte	23,8,202,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5515
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,8,207,7,3
	.word	12459
	.byte	23,8,210,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5602
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,8,215,7,3
	.word	12530
	.byte	23,8,218,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5689
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_ICNT',0,8,223,7,3
	.word	12601
	.byte	23,8,226,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5780
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_ICR',0,8,231,7,3
	.word	12663
	.byte	23,8,234,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5923
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_ISP',0,8,239,7,3
	.word	12724
	.byte	23,8,242,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	5989
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_LCX',0,8,247,7,3
	.word	12785
	.byte	23,8,250,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6095
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_M1CNT',0,8,255,7,3
	.word	12846
	.byte	23,8,130,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6188
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_M2CNT',0,8,135,8,3
	.word	12909
	.byte	23,8,138,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6281
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_M3CNT',0,8,143,8,3
	.word	12972
	.byte	23,8,146,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6374
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PC',0,8,151,8,3
	.word	13035
	.byte	23,8,154,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6459
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PCON0',0,8,159,8,3
	.word	13095
	.byte	23,8,162,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6575
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PCON1',0,8,167,8,3
	.word	13158
	.byte	23,8,170,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6686
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PCON2',0,8,175,8,3
	.word	13221
	.byte	23,8,178,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6787
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PCXI',0,8,183,8,3
	.word	13284
	.byte	23,8,186,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6917
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PIEAR',0,8,191,8,3
	.word	13346
	.byte	23,8,194,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	6986
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PIETR',0,8,199,8,3
	.word	13409
	.byte	23,8,202,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	7215
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PMA0',0,8,207,8,3
	.word	13472
	.byte	23,8,210,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	7328
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PMA1',0,8,215,8,3
	.word	13534
	.byte	23,8,218,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	7441
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PMA2',0,8,223,8,3
	.word	13596
	.byte	23,8,226,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	7532
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PSTR',0,8,231,8,3
	.word	13658
	.byte	23,8,234,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	7735
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_PSW',0,8,239,8,3
	.word	13720
	.byte	23,8,242,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	7978
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SEGEN',0,8,247,8,3
	.word	13781
	.byte	23,8,250,8,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8106
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SMACON',0,8,255,8,3
	.word	13844
	.byte	23,8,130,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8347
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SPROT_ACCENA',0,8,135,9,3
	.word	13908
	.byte	23,8,138,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8446
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SPROT_ACCENB',0,8,143,9,3
	.word	13978
	.byte	23,8,146,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8537
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,8,151,9,3
	.word	14048
	.byte	23,8,154,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8628
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,8,159,9,3
	.word	14122
	.byte	23,8,162,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8727
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,8,167,9,3
	.word	14196
	.byte	23,8,170,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8834
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,8,175,9,3
	.word	14266
	.byte	23,8,178,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	8941
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SWEVT',0,8,183,9,3
	.word	14336
	.byte	23,8,186,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	9095
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_SYSCON',0,8,191,9,3
	.word	14399
	.byte	23,8,194,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	9308
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_TASK_ASI',0,8,199,9,3
	.word	14463
	.byte	23,8,202,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	9406
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_TPS_CON',0,8,207,9,3
	.word	14529
	.byte	23,8,210,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	9578
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_TPS_TIMER',0,8,215,9,3
	.word	14594
	.byte	23,8,218,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	9658
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_TR_ADR',0,8,223,9,3
	.word	14661
	.byte	23,8,226,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	9731
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_TR_EVT',0,8,231,9,3
	.word	14725
	.byte	23,8,234,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	10049
	.byte	2,35,0,0,20
	.byte	'Ifx_CPU_TRIG_ACC',0,8,239,9,3
	.word	14789
	.byte	11
	.byte	'_Ifx_CPU_CPR',0,8,250,9,25,8,12
	.byte	'L',0,4
	.word	10679
	.byte	2,35,0,12
	.byte	'U',0,4
	.word	10742
	.byte	2,35,4,0,5
	.word	14855
	.byte	20
	.byte	'Ifx_CPU_CPR',0,8,254,9,3
	.word	14897
	.byte	11
	.byte	'_Ifx_CPU_DPR',0,8,129,10,25,8,12
	.byte	'L',0,4
	.word	11743
	.byte	2,35,0,12
	.byte	'U',0,4
	.word	11806
	.byte	2,35,4,0,5
	.word	14923
	.byte	20
	.byte	'Ifx_CPU_DPR',0,8,133,10,3
	.word	14965
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN',0,8,136,10,25,16,12
	.byte	'LA',0,4
	.word	14196
	.byte	2,35,0,12
	.byte	'UA',0,4
	.word	14266
	.byte	2,35,4,12
	.byte	'ACCENA',0,4
	.word	14048
	.byte	2,35,8,12
	.byte	'ACCENB',0,4
	.word	14122
	.byte	2,35,12,0,5
	.word	14991
	.byte	20
	.byte	'Ifx_CPU_SPROT_RGN',0,8,142,10,3
	.word	15073
	.byte	11
	.byte	'_Ifx_CPU_TPS',0,8,145,10,25,16,12
	.byte	'CON',0,4
	.word	14529
	.byte	2,35,0,24,12
	.word	14594
	.byte	25,2,0,12
	.byte	'TIMER',0,12
	.word	15137
	.byte	2,35,4,0,5
	.word	15105
	.byte	20
	.byte	'Ifx_CPU_TPS',0,8,149,10,3
	.word	15162
	.byte	11
	.byte	'_Ifx_CPU_TR',0,8,152,10,25,8,12
	.byte	'EVT',0,4
	.word	14725
	.byte	2,35,0,12
	.byte	'ADR',0,4
	.word	14661
	.byte	2,35,4,0,5
	.word	15188
	.byte	20
	.byte	'Ifx_CPU_TR',0,8,156,10,3
	.word	15233
	.byte	11
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,9,45,16,4,22
	.byte	'EN0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'EN1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'EN2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'EN3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'EN4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'EN5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'EN6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'EN7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'EN8',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'EN9',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'EN10',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'EN11',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'EN12',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'EN13',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'EN14',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'EN15',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'EN16',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'EN17',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'EN18',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'EN19',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'EN20',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'EN21',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'EN22',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'EN23',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'EN24',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'EN25',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'EN26',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'EN27',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'EN28',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'EN29',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'EN30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'EN31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_ACCEN0_Bits',0,9,79,3
	.word	15258
	.byte	11
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,9,82,16,4,22
	.byte	'reserved_0',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_SCU_ACCEN1_Bits',0,9,85,3
	.word	15815
	.byte	11
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,9,88,16,4,22
	.byte	'STM0DIS',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'STM1DIS',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'STM2DIS',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'reserved_3',0,4
	.word	8380
	.byte	29,0,2,35,2,0,20
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,9,94,3
	.word	15892
	.byte	11
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,9,97,16,4,22
	.byte	'BAUD1DIV',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'BAUD2DIV',0,1
	.word	288
	.byte	4,0,2,35,0,22
	.byte	'SRIDIV',0,1
	.word	288
	.byte	4,4,2,35,1,22
	.byte	'LPDIV',0,1
	.word	288
	.byte	4,0,2,35,1,22
	.byte	'SPBDIV',0,1
	.word	288
	.byte	4,4,2,35,2,22
	.byte	'FSI2DIV',0,1
	.word	288
	.byte	2,2,2,35,2,22
	.byte	'reserved_22',0,1
	.word	288
	.byte	2,0,2,35,2,22
	.byte	'FSIDIV',0,1
	.word	288
	.byte	2,6,2,35,3,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	2,4,2,35,3,22
	.byte	'CLKSEL',0,1
	.word	288
	.byte	2,2,2,35,3,22
	.byte	'UP',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CCUCON0_Bits',0,9,111,3
	.word	16028
	.byte	11
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,9,114,16,4,22
	.byte	'CANDIV',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'ERAYDIV',0,1
	.word	288
	.byte	4,0,2,35,0,22
	.byte	'STMDIV',0,1
	.word	288
	.byte	4,4,2,35,1,22
	.byte	'GTMDIV',0,1
	.word	288
	.byte	4,0,2,35,1,22
	.byte	'ETHDIV',0,1
	.word	288
	.byte	4,4,2,35,2,22
	.byte	'ASCLINFDIV',0,1
	.word	288
	.byte	4,0,2,35,2,22
	.byte	'ASCLINSDIV',0,1
	.word	288
	.byte	4,4,2,35,3,22
	.byte	'INSEL',0,1
	.word	288
	.byte	2,2,2,35,3,22
	.byte	'UP',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CCUCON1_Bits',0,9,126,3
	.word	16308
	.byte	11
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,9,129,1,16,4,22
	.byte	'BBBDIV',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	26,2,2,35,2,22
	.byte	'UP',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CCUCON2_Bits',0,9,135,1,3
	.word	16546
	.byte	11
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,9,138,1,16,4,22
	.byte	'PLLDIV',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'PLLSEL',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'PLLERAYDIV',0,1
	.word	288
	.byte	6,2,2,35,1,22
	.byte	'PLLERAYSEL',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'SRIDIV',0,1
	.word	288
	.byte	6,2,2,35,2,22
	.byte	'SRISEL',0,1
	.word	288
	.byte	2,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	5,3,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'UP',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CCUCON3_Bits',0,9,150,1,3
	.word	16674
	.byte	11
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,9,153,1,16,4,22
	.byte	'SPBDIV',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'SPBSEL',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'GTMDIV',0,1
	.word	288
	.byte	6,2,2,35,1,22
	.byte	'GTMSEL',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'STMDIV',0,1
	.word	288
	.byte	6,2,2,35,2,22
	.byte	'STMSEL',0,1
	.word	288
	.byte	2,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	5,3,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'UP',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CCUCON4_Bits',0,9,165,1,3
	.word	16917
	.byte	11
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,9,168,1,16,4,22
	.byte	'MAXDIV',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	26,2,2,35,2,22
	.byte	'UP',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CCUCON5_Bits',0,9,174,1,3
	.word	17152
	.byte	11
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,9,177,1,16,4,22
	.byte	'CPU0DIV',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_SCU_CCUCON6_Bits',0,9,181,1,3
	.word	17280
	.byte	11
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,9,184,1,16,4,22
	.byte	'CPU1DIV',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_SCU_CCUCON7_Bits',0,9,188,1,3
	.word	17380
	.byte	11
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,9,191,1,16,4,22
	.byte	'CPU2DIV',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_SCU_CCUCON8_Bits',0,9,195,1,3
	.word	17480
	.byte	11
	.byte	'_Ifx_SCU_CHIPID_Bits',0,9,198,1,16,4,22
	.byte	'CHREV',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'CHTEC',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'CHID',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'EEA',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'UCODE',0,1
	.word	288
	.byte	7,0,2,35,2,22
	.byte	'FSIZE',0,1
	.word	288
	.byte	4,4,2,35,3,22
	.byte	'SP',0,1
	.word	288
	.byte	2,2,2,35,3,22
	.byte	'SEC',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'reserved_31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_CHIPID_Bits',0,9,209,1,3
	.word	17580
	.byte	11
	.byte	'_Ifx_SCU_DTSCON_Bits',0,9,212,1,16,4,22
	.byte	'PWD',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'START',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'CAL',0,4
	.word	8380
	.byte	22,6,2,35,2,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	5,1,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_DTSCON_Bits',0,9,220,1,3
	.word	17788
	.byte	11
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,9,223,1,16,4,22
	.byte	'LOWER',0,2
	.word	509
	.byte	10,6,2,35,0,22
	.byte	'reserved_10',0,1
	.word	288
	.byte	5,1,2,35,1,22
	.byte	'LLU',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'UPPER',0,2
	.word	509
	.byte	10,6,2,35,2,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	4,2,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'UOF',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_DTSLIM_Bits',0,9,232,1,3
	.word	17953
	.byte	11
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,9,235,1,16,4,22
	.byte	'RESULT',0,2
	.word	509
	.byte	10,6,2,35,0,22
	.byte	'reserved_10',0,1
	.word	288
	.byte	4,2,2,35,1,22
	.byte	'RDY',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'BUSY',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,9,242,1,3
	.word	18136
	.byte	11
	.byte	'_Ifx_SCU_EICR_Bits',0,9,245,1,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'EXIS0',0,1
	.word	288
	.byte	3,1,2,35,0,22
	.byte	'reserved_7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'FEN0',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'REN0',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'LDEN0',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'EIEN0',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'INP0',0,1
	.word	288
	.byte	3,1,2,35,1,22
	.byte	'reserved_15',0,4
	.word	8380
	.byte	5,12,2,35,2,22
	.byte	'EXIS1',0,1
	.word	288
	.byte	3,1,2,35,2,22
	.byte	'reserved_23',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'FEN1',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'REN1',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'LDEN1',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'EIEN1',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'INP1',0,1
	.word	288
	.byte	3,1,2,35,3,22
	.byte	'reserved_31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EICR_Bits',0,9,136,2,3
	.word	18290
	.byte	11
	.byte	'_Ifx_SCU_EIFR_Bits',0,9,139,2,16,4,22
	.byte	'INTF0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'INTF1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'INTF2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'INTF3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'INTF4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'INTF5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'INTF6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'INTF7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,4
	.word	8380
	.byte	24,0,2,35,2,0,20
	.byte	'Ifx_SCU_EIFR_Bits',0,9,150,2,3
	.word	18654
	.byte	11
	.byte	'_Ifx_SCU_EMSR_Bits',0,9,153,2,16,4,22
	.byte	'POL',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'MODE',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'ENON',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'PSEL',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,2
	.word	509
	.byte	12,0,2,35,0,22
	.byte	'EMSF',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'SEMSF',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'reserved_18',0,1
	.word	288
	.byte	6,0,2,35,2,22
	.byte	'EMSFM',0,1
	.word	288
	.byte	2,6,2,35,3,22
	.byte	'SEMSFM',0,1
	.word	288
	.byte	2,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_SCU_EMSR_Bits',0,9,166,2,3
	.word	18865
	.byte	11
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,9,169,2,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	7,1,2,35,0,22
	.byte	'EDCON',0,2
	.word	509
	.byte	2,7,2,35,0,22
	.byte	'reserved_9',0,4
	.word	8380
	.byte	23,0,2,35,2,0,20
	.byte	'Ifx_SCU_ESRCFG_Bits',0,9,174,2,3
	.word	19117
	.byte	11
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,9,177,2,16,4,22
	.byte	'ARI',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ARC',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	30,0,2,35,2,0,20
	.byte	'Ifx_SCU_ESROCFG_Bits',0,9,182,2,3
	.word	19235
	.byte	11
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,9,185,2,16,4,22
	.byte	'reserved_0',0,4
	.word	8380
	.byte	28,4,2,35,2,22
	.byte	'EVR13OFF',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'BPEVR13OFF',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'reserved_30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVR13CON_Bits',0,9,192,2,3
	.word	19346
	.byte	11
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,9,195,2,16,4,22
	.byte	'reserved_0',0,4
	.word	8380
	.byte	28,4,2,35,2,22
	.byte	'EVR33OFF',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'BPEVR33OFF',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'reserved_30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVR33CON_Bits',0,9,202,2,3
	.word	19509
	.byte	11
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,9,205,2,16,4,22
	.byte	'ADC13V',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'ADC33V',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'ADCSWDV',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'VAL',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,9,212,2,3
	.word	19672
	.byte	11
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,9,215,2,16,4,22
	.byte	'DVS13TRIM',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'reserved_8',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'DVS33TRIM',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'VAL',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,9,222,2,3
	.word	19830
	.byte	11
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,9,225,2,16,4,22
	.byte	'EVR13OVMOD',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'EVR13UVMOD',0,1
	.word	288
	.byte	2,2,2,35,0,22
	.byte	'reserved_6',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'EVR33OVMOD',0,1
	.word	288
	.byte	2,6,2,35,1,22
	.byte	'reserved_10',0,1
	.word	288
	.byte	2,4,2,35,1,22
	.byte	'EVR33UVMOD',0,1
	.word	288
	.byte	2,2,2,35,1,22
	.byte	'reserved_14',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'SWDOVMOD',0,1
	.word	288
	.byte	2,6,2,35,2,22
	.byte	'reserved_18',0,1
	.word	288
	.byte	2,4,2,35,2,22
	.byte	'SWDUVMOD',0,1
	.word	288
	.byte	2,2,2,35,2,22
	.byte	'reserved_22',0,2
	.word	509
	.byte	8,2,2,35,2,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'reserved_31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,9,241,2,3
	.word	19995
	.byte	11
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,9,244,2,16,4,22
	.byte	'EVR13OVVAL',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'EVR33OVVAL',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'SWDOVVAL',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	6,2,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVROVMON_Bits',0,9,252,2,3
	.word	20363
	.byte	11
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,9,255,2,16,4,22
	.byte	'RST13TRIM',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'reserved_8',0,4
	.word	8380
	.byte	16,8,2,35,2,22
	.byte	'RST13OFF',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'BPRST13OFF',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'RST33OFF',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'BPRST33OFF',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'RSTSWDOFF',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'BPRSTSWDOFF',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,9,139,3,3
	.word	20542
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,9,142,3,16,4,22
	.byte	'SD5P',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'SD5I',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'SD5D',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,9,149,3,3
	.word	20807
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,9,152,3,16,4,22
	.byte	'SD33P',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'SD33I',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'SD33D',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,9,159,3,3
	.word	20960
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,9,162,3,16,4,22
	.byte	'CT5REG0',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'CT5REG1',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'CT5REG2',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,9,169,3,3
	.word	21116
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,9,172,3,16,4,22
	.byte	'CT5REG3',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'CT5REG4',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	15,1,2,35,2,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,9,178,3,3
	.word	21278
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,9,181,3,16,4,22
	.byte	'CT33REG0',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'CT33REG1',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'CT33REG2',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,9,188,3,3
	.word	21421
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,9,191,3,16,4,22
	.byte	'CT33REG3',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'CT33REG4',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	15,1,2,35,2,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,9,197,3,3
	.word	21586
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,9,200,3,16,4,22
	.byte	'SDFREQSPRD',0,2
	.word	509
	.byte	16,0,2,35,0,22
	.byte	'SDFREQ',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'SDSTEP',0,1
	.word	288
	.byte	4,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	2,2,2,35,3,22
	.byte	'SDSAMPLE',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,9,208,3,3
	.word	21731
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,9,211,3,16,4,22
	.byte	'DRVP',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'SDMINMAXDC',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'DRVN',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'SDLUT',0,1
	.word	288
	.byte	6,2,2,35,3,22
	.byte	'reserved_30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,9,219,3,3
	.word	21912
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,9,222,3,16,4,22
	.byte	'SDPWMPRE',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'SDPID',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'SDVOKLVL',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,9,229,3,3
	.word	22086
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,9,232,3,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'SYNCDIV',0,1
	.word	288
	.byte	3,5,2,35,1,22
	.byte	'reserved_11',0,4
	.word	8380
	.byte	20,1,2,35,2,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,9,238,3,3
	.word	22246
	.byte	11
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,9,241,3,16,4,22
	.byte	'EVR13',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'OV13',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'EVR33',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'OV33',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'OVSWD',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'UV13',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'UV33',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'UVSWD',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'EXTPASS13',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'EXTPASS33',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'BGPROK',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'reserved_11',0,4
	.word	8380
	.byte	21,0,2,35,2,0,20
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,9,255,3,3
	.word	22390
	.byte	11
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,9,130,4,16,4,22
	.byte	'EVR13TRIM',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'SDVOUTSEL',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	14,2,2,35,2,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,9,137,4,3
	.word	22664
	.byte	11
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,9,140,4,16,4,22
	.byte	'EVR13UVVAL',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'EVR33UVVAL',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'SWDUVVAL',0,1
	.word	288
	.byte	8,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	6,2,2,35,3,22
	.byte	'SLCK',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,9,148,4,3
	.word	22819
	.byte	11
	.byte	'_Ifx_SCU_EXTCON_Bits',0,9,151,4,16,4,22
	.byte	'EN0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'reserved_1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'SEL0',0,1
	.word	288
	.byte	4,2,2,35,0,22
	.byte	'reserved_6',0,2
	.word	509
	.byte	10,0,2,35,0,22
	.byte	'EN1',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'NSEL',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'SEL1',0,1
	.word	288
	.byte	4,2,2,35,2,22
	.byte	'reserved_22',0,1
	.word	288
	.byte	2,0,2,35,2,22
	.byte	'DIV1',0,1
	.word	288
	.byte	8,0,2,35,3,0,20
	.byte	'Ifx_SCU_EXTCON_Bits',0,9,162,4,3
	.word	22998
	.byte	11
	.byte	'_Ifx_SCU_FDR_Bits',0,9,165,4,16,4,22
	.byte	'STEP',0,2
	.word	509
	.byte	10,6,2,35,0,22
	.byte	'reserved_10',0,1
	.word	288
	.byte	4,2,2,35,1,22
	.byte	'DM',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'RESULT',0,2
	.word	509
	.byte	10,6,2,35,2,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	5,1,2,35,3,22
	.byte	'DISCLK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_FDR_Bits',0,9,173,4,3
	.word	23216
	.byte	11
	.byte	'_Ifx_SCU_FMR_Bits',0,9,176,4,16,4,22
	.byte	'FS0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'FS1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'FS2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'FS3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'FS4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'FS5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'FS6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'FS7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'FC0',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'FC1',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'FC2',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'FC3',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'FC4',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'FC5',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'FC6',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'FC7',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	8,0,2,35,3,0,20
	.byte	'Ifx_SCU_FMR_Bits',0,9,196,4,3
	.word	23379
	.byte	11
	.byte	'_Ifx_SCU_ID_Bits',0,9,199,4,16,4,22
	.byte	'MODREV',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'MODTYPE',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'MODNUMBER',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_ID_Bits',0,9,204,4,3
	.word	23715
	.byte	11
	.byte	'_Ifx_SCU_IGCR_Bits',0,9,207,4,16,4,22
	.byte	'IPEN00',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'IPEN01',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'IPEN02',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'IPEN03',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'IPEN04',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'IPEN05',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'IPEN06',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'IPEN07',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,1
	.word	288
	.byte	5,3,2,35,1,22
	.byte	'GEEN0',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'IGP0',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'IPEN10',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'IPEN11',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'IPEN12',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'IPEN13',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'IPEN14',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'IPEN15',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'IPEN16',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'IPEN17',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	5,3,2,35,3,22
	.byte	'GEEN1',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'IGP1',0,1
	.word	288
	.byte	2,0,2,35,3,0,20
	.byte	'Ifx_SCU_IGCR_Bits',0,9,231,4,3
	.word	23822
	.byte	11
	.byte	'_Ifx_SCU_IN_Bits',0,9,234,4,16,4,22
	.byte	'P0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'P1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	30,0,2,35,2,0,20
	.byte	'Ifx_SCU_IN_Bits',0,9,239,4,3
	.word	24274
	.byte	11
	.byte	'_Ifx_SCU_IOCR_Bits',0,9,242,4,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'PC0',0,1
	.word	288
	.byte	4,0,2,35,0,22
	.byte	'reserved_8',0,1
	.word	288
	.byte	4,4,2,35,1,22
	.byte	'PC1',0,1
	.word	288
	.byte	4,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_IOCR_Bits',0,9,249,4,3
	.word	24373
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,9,252,4,16,4,22
	.byte	'LBISTREQ',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'LBISTREQP',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'PATTERNS',0,2
	.word	509
	.byte	14,0,2,35,0,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,9,130,5,3
	.word	24523
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,9,133,5,16,4,22
	.byte	'SEED',0,4
	.word	8380
	.byte	23,9,2,35,2,22
	.byte	'reserved_23',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'SPLITSH',0,1
	.word	288
	.byte	3,5,2,35,3,22
	.byte	'BODY',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'LBISTFREQU',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,9,140,5,3
	.word	24672
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,9,143,5,16,4,22
	.byte	'SIGNATURE',0,4
	.word	8380
	.byte	24,8,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	7,1,2,35,3,22
	.byte	'LBISTDONE',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,9,148,5,3
	.word	24833
	.byte	11
	.byte	'_Ifx_SCU_LCLCON_Bits',0,9,151,5,16,4,22
	.byte	'reserved_0',0,2
	.word	509
	.byte	16,0,2,35,0,22
	.byte	'LS',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'reserved_17',0,2
	.word	509
	.byte	14,1,2,35,2,22
	.byte	'LSEN',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_LCLCON_Bits',0,9,157,5,3
	.word	24963
	.byte	11
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,9,160,5,16,4,22
	.byte	'LCLT0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'LCLT1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	30,0,2,35,2,0,20
	.byte	'Ifx_SCU_LCLTEST_Bits',0,9,165,5,3
	.word	25095
	.byte	11
	.byte	'_Ifx_SCU_MANID_Bits',0,9,168,5,16,4,22
	.byte	'DEPT',0,1
	.word	288
	.byte	5,3,2,35,0,22
	.byte	'MANUF',0,2
	.word	509
	.byte	11,0,2,35,0,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_MANID_Bits',0,9,173,5,3
	.word	25210
	.byte	11
	.byte	'_Ifx_SCU_OMR_Bits',0,9,176,5,16,4,22
	.byte	'PS0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'PS1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,2
	.word	509
	.byte	14,0,2,35,0,22
	.byte	'PCL0',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'PCL1',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'reserved_18',0,2
	.word	509
	.byte	14,0,2,35,2,0,20
	.byte	'Ifx_SCU_OMR_Bits',0,9,184,5,3
	.word	25321
	.byte	11
	.byte	'_Ifx_SCU_OSCCON_Bits',0,9,187,5,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'PLLLV',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'OSCRES',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'GAINSEL',0,1
	.word	288
	.byte	2,3,2,35,0,22
	.byte	'MODE',0,1
	.word	288
	.byte	2,1,2,35,0,22
	.byte	'SHBY',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'PLLHV',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'reserved_9',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'X1D',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'X1DEN',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'reserved_12',0,1
	.word	288
	.byte	4,0,2,35,1,22
	.byte	'OSCVAL',0,1
	.word	288
	.byte	5,3,2,35,2,22
	.byte	'reserved_21',0,1
	.word	288
	.byte	2,1,2,35,2,22
	.byte	'APREN',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'CAP0EN',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'CAP1EN',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'CAP2EN',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'CAP3EN',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_SCU_OSCCON_Bits',0,9,208,5,3
	.word	25479
	.byte	11
	.byte	'_Ifx_SCU_OUT_Bits',0,9,211,5,16,4,22
	.byte	'P0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'P1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	30,0,2,35,2,0,20
	.byte	'Ifx_SCU_OUT_Bits',0,9,216,5,3
	.word	25891
	.byte	11
	.byte	'_Ifx_SCU_OVCCON_Bits',0,9,219,5,16,4,22
	.byte	'CSEL0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'CSEL1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'CSEL2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'reserved_3',0,2
	.word	509
	.byte	13,0,2,35,0,22
	.byte	'OVSTRT',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'OVSTP',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'DCINVAL',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'reserved_19',0,1
	.word	288
	.byte	5,0,2,35,2,22
	.byte	'OVCONF',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'POVCONF',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	6,0,2,35,3,0,20
	.byte	'Ifx_SCU_OVCCON_Bits',0,9,232,5,3
	.word	25992
	.byte	11
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,9,235,5,16,4,22
	.byte	'OVEN0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'OVEN1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'OVEN2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'reserved_3',0,4
	.word	8380
	.byte	29,0,2,35,2,0,20
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,9,241,5,3
	.word	26259
	.byte	11
	.byte	'_Ifx_SCU_PDISC_Bits',0,9,244,5,16,4,22
	.byte	'PDIS0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'PDIS1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	30,0,2,35,2,0,20
	.byte	'Ifx_SCU_PDISC_Bits',0,9,249,5,3
	.word	26395
	.byte	11
	.byte	'_Ifx_SCU_PDR_Bits',0,9,252,5,16,4,22
	.byte	'PD0',0,1
	.word	288
	.byte	3,5,2,35,0,22
	.byte	'PL0',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'PD1',0,1
	.word	288
	.byte	3,1,2,35,0,22
	.byte	'PL1',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,4
	.word	8380
	.byte	24,0,2,35,2,0,20
	.byte	'Ifx_SCU_PDR_Bits',0,9,131,6,3
	.word	26506
	.byte	11
	.byte	'_Ifx_SCU_PDRR_Bits',0,9,134,6,16,4,22
	.byte	'PDR0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'PDR1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'PDR2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'PDR3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'PDR4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'PDR5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'PDR6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PDR7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,4
	.word	8380
	.byte	24,0,2,35,2,0,20
	.byte	'Ifx_SCU_PDRR_Bits',0,9,145,6,3
	.word	26639
	.byte	11
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,9,148,6,16,4,22
	.byte	'VCOBYP',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'VCOPWD',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'MODEN',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'reserved_3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'SETFINDIS',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'CLRFINDIS',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'OSCDISCDIS',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'reserved_7',0,2
	.word	509
	.byte	2,7,2,35,0,22
	.byte	'NDIV',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'PLLPWD',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'reserved_17',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'RESLD',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'reserved_19',0,1
	.word	288
	.byte	5,0,2,35,2,22
	.byte	'PDIV',0,1
	.word	288
	.byte	4,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_SCU_PLLCON0_Bits',0,9,165,6,3
	.word	26842
	.byte	11
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,9,168,6,16,4,22
	.byte	'K2DIV',0,1
	.word	288
	.byte	7,1,2,35,0,22
	.byte	'reserved_7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'K3DIV',0,1
	.word	288
	.byte	7,1,2,35,1,22
	.byte	'reserved_15',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'K1DIV',0,1
	.word	288
	.byte	7,1,2,35,2,22
	.byte	'reserved_23',0,2
	.word	509
	.byte	9,0,2,35,2,0,20
	.byte	'Ifx_SCU_PLLCON1_Bits',0,9,176,6,3
	.word	27198
	.byte	11
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,9,179,6,16,4,22
	.byte	'MODCFG',0,2
	.word	509
	.byte	16,0,2,35,0,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_PLLCON2_Bits',0,9,183,6,3
	.word	27376
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,9,186,6,16,4,22
	.byte	'VCOBYP',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'VCOPWD',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'SETFINDIS',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'CLRFINDIS',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'OSCDISCDIS',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'reserved_7',0,2
	.word	509
	.byte	2,7,2,35,0,22
	.byte	'NDIV',0,1
	.word	288
	.byte	5,2,2,35,1,22
	.byte	'reserved_14',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'PLLPWD',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'reserved_17',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'RESLD',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'reserved_19',0,1
	.word	288
	.byte	5,0,2,35,2,22
	.byte	'PDIV',0,1
	.word	288
	.byte	4,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,9,203,6,3
	.word	27476
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,9,206,6,16,4,22
	.byte	'K2DIV',0,1
	.word	288
	.byte	7,1,2,35,0,22
	.byte	'reserved_7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'K3DIV',0,1
	.word	288
	.byte	4,4,2,35,1,22
	.byte	'reserved_12',0,1
	.word	288
	.byte	4,0,2,35,1,22
	.byte	'K1DIV',0,1
	.word	288
	.byte	7,1,2,35,2,22
	.byte	'reserved_23',0,2
	.word	509
	.byte	9,0,2,35,2,0,20
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,9,214,6,3
	.word	27846
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,9,217,6,16,4,22
	.byte	'VCOBYST',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'PWDSTAT',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'VCOLOCK',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'FINDIS',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'K1RDY',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'K2RDY',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,9,226,6,3
	.word	28032
	.byte	11
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,9,229,6,16,4,22
	.byte	'VCOBYST',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'reserved_1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'VCOLOCK',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'FINDIS',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'K1RDY',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'K2RDY',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'reserved_6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'MODRUN',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,4
	.word	8380
	.byte	24,0,2,35,2,0,20
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,9,240,6,3
	.word	28230
	.byte	11
	.byte	'_Ifx_SCU_PMCSR_Bits',0,9,243,6,16,4,22
	.byte	'REQSLP',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'SMUSLP',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'reserved_3',0,1
	.word	288
	.byte	5,0,2,35,0,22
	.byte	'PMST',0,1
	.word	288
	.byte	3,5,2,35,1,22
	.byte	'reserved_11',0,4
	.word	8380
	.byte	21,0,2,35,2,0,20
	.byte	'Ifx_SCU_PMCSR_Bits',0,9,250,6,3
	.word	28463
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,9,253,6,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ESR1WKEN',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'PINAWKEN',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'PINBWKEN',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'ESR0DFEN',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'ESR0EDCON',0,1
	.word	288
	.byte	2,1,2,35,0,22
	.byte	'ESR1DFEN',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'ESR1EDCON',0,1
	.word	288
	.byte	2,6,2,35,1,22
	.byte	'PINADFEN',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'PINAEDCON',0,1
	.word	288
	.byte	2,3,2,35,1,22
	.byte	'PINBDFEN',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'PINBEDCON',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'reserved_16',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'STBYRAMSEL',0,1
	.word	288
	.byte	2,5,2,35,2,22
	.byte	'reserved_19',0,1
	.word	288
	.byte	2,3,2,35,2,22
	.byte	'TRISTEN',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'TRISTREQ',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'PORSTDF',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'PWRWKEN',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'DCDCSYNC',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'BLNKFIL',0,1
	.word	288
	.byte	3,3,2,35,3,22
	.byte	'ESR0TRIST',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'reserved_30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'LCK',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,9,151,7,3
	.word	28615
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,9,154,7,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'CPUIDLSEL',0,1
	.word	288
	.byte	3,5,2,35,1,22
	.byte	'reserved_11',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'IRADIS',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'reserved_13',0,4
	.word	8380
	.byte	11,8,2,35,2,22
	.byte	'CPUSEL',0,1
	.word	288
	.byte	3,5,2,35,3,22
	.byte	'STBYEVEN',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'STBYEV',0,1
	.word	288
	.byte	3,1,2,35,3,22
	.byte	'reserved_31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,9,165,7,3
	.word	29163
	.byte	11
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,9,168,7,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'ESR1WKP',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'ESR1OVRUN',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'PINAWKP',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'PINAOVRUN',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'PINBWKP',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PINBOVRUN',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'PWRWKP',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'PORSTDF',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'HWCFGEVR',0,1
	.word	288
	.byte	3,3,2,35,1,22
	.byte	'STBYRAM',0,1
	.word	288
	.byte	2,1,2,35,1,22
	.byte	'TRIST',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'reserved_16',0,1
	.word	288
	.byte	4,4,2,35,2,22
	.byte	'ESR1WKEN',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'PINAWKEN',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'PINBWKEN',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'PWRWKEN',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'BLNKFIL',0,1
	.word	288
	.byte	3,5,2,35,3,22
	.byte	'ESR0TRIST',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,9,190,7,3
	.word	29408
	.byte	11
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,9,193,7,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'ESR1WKPCLR',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'ESR1OVRUNCLR',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'PINAWKPCLR',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'PINAOVRUNCLR',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'PINBWKPCLR',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PINBOVRUNCLR',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'PWRWKPCLR',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'reserved_9',0,4
	.word	8380
	.byte	23,0,2,35,2,0,20
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,9,204,7,3
	.word	29869
	.byte	11
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,9,207,7,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'CLRC',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,2
	.word	509
	.byte	10,4,2,35,0,22
	.byte	'CSS0',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'CSS1',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'CSS2',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'reserved_15',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'USRINFO',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_RSTCON2_Bits',0,9,217,7,3
	.word	30139
	.byte	11
	.byte	'_Ifx_SCU_RSTCON_Bits',0,9,220,7,16,4,22
	.byte	'ESR0',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'ESR1',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'reserved_4',0,1
	.word	288
	.byte	2,2,2,35,0,22
	.byte	'SMU',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'SW',0,1
	.word	288
	.byte	2,6,2,35,1,22
	.byte	'STM0',0,1
	.word	288
	.byte	2,4,2,35,1,22
	.byte	'STM1',0,1
	.word	288
	.byte	2,2,2,35,1,22
	.byte	'STM2',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_RSTCON_Bits',0,9,231,7,3
	.word	30348
	.byte	11
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,9,234,7,16,4,22
	.byte	'ESR0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ESR1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SMU',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'SW',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'STM0',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'STM1',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'STM2',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'reserved_8',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'PORST',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'reserved_17',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'CB0',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'CB1',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'CB3',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'reserved_21',0,1
	.word	288
	.byte	2,1,2,35,2,22
	.byte	'EVR13',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'EVR33',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'SWD',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	2,4,2,35,3,22
	.byte	'STBYR',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'reserved_29',0,1
	.word	288
	.byte	3,0,2,35,3,0,20
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,9,129,8,3
	.word	30559
	.byte	11
	.byte	'_Ifx_SCU_SAFECON_Bits',0,9,132,8,16,4,22
	.byte	'HBT',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'reserved_1',0,4
	.word	8380
	.byte	31,0,2,35,2,0,20
	.byte	'Ifx_SCU_SAFECON_Bits',0,9,136,8,3
	.word	30991
	.byte	11
	.byte	'_Ifx_SCU_STSTAT_Bits',0,9,139,8,16,4,22
	.byte	'HWCFG',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'FTM',0,1
	.word	288
	.byte	7,1,2,35,1,22
	.byte	'MODE',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'reserved_16',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'LUDIS',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'reserved_18',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'TRSTL',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'SPDEN',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'reserved_21',0,1
	.word	288
	.byte	3,0,2,35,2,22
	.byte	'RAMINT',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'reserved_25',0,1
	.word	288
	.byte	7,0,2,35,3,0,20
	.byte	'Ifx_SCU_STSTAT_Bits',0,9,152,8,3
	.word	31087
	.byte	11
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,9,155,8,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'SWRSTREQ',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	30,0,2,35,2,0,20
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,9,160,8,3
	.word	31353
	.byte	11
	.byte	'_Ifx_SCU_SYSCON_Bits',0,9,163,8,16,4,22
	.byte	'CCTRIG0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'reserved_1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'RAMINTM',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'SETLUDIS',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'reserved_5',0,1
	.word	288
	.byte	3,0,2,35,0,22
	.byte	'DATM',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'reserved_9',0,4
	.word	8380
	.byte	23,0,2,35,2,0,20
	.byte	'Ifx_SCU_SYSCON_Bits',0,9,172,8,3
	.word	31478
	.byte	11
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,9,175,8,16,4,22
	.byte	'ESR0T',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ESR1T',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SMUT',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	28,0,2,35,2,0,20
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,9,182,8,3
	.word	31675
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,9,185,8,16,4,22
	.byte	'ESR0T',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ESR1T',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SMUT',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	28,0,2,35,2,0,20
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,9,192,8,3
	.word	31828
	.byte	11
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,9,195,8,16,4,22
	.byte	'ESR0T',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ESR1T',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SMUT',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	28,0,2,35,2,0,20
	.byte	'Ifx_SCU_TRAPSET_Bits',0,9,202,8,3
	.word	31981
	.byte	11
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,9,205,8,16,4,22
	.byte	'ESR0T',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'ESR1T',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SMUT',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	28,0,2,35,2,0,20
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,9,212,8,3
	.word	32134
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,9,215,8,16,4,22
	.byte	'ENDINIT',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'LCK',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'PW',0,4
	.word	1203
	.byte	14,16,2,35,0,22
	.byte	'REL',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,9,221,8,3
	.word	32289
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,9,224,8,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'IR0',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'DR',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'IR1',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'UR',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PAR',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'TCR',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'TCTR',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,9,236,8,3
	.word	32419
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,9,239,8,16,4,22
	.byte	'AE',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'OE',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'IS0',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'DS',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'TO',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'IS1',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'US',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PAS',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'TCS',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'TCT',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'TIM',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,9,252,8,3
	.word	32657
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,9,255,8,16,4,22
	.byte	'ENDINIT',0,4
	.word	1203
	.byte	1,31,2,35,0,22
	.byte	'LCK',0,4
	.word	1203
	.byte	1,30,2,35,0,22
	.byte	'PW',0,4
	.word	1203
	.byte	14,16,2,35,0,22
	.byte	'REL',0,4
	.word	1203
	.byte	16,0,2,35,0,0,20
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,9,133,9,3
	.word	32880
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,9,136,9,16,4,22
	.byte	'CLRIRF',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'reserved_1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'IR0',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'DR',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'IR1',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'UR',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PAR',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'TCR',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'TCTR',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,9,149,9,3
	.word	33006
	.byte	11
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,9,152,9,16,4,22
	.byte	'AE',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'OE',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'IS0',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'DS',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'TO',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'IS1',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'US',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PAS',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'TCS',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'TCT',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'TIM',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,9,165,9,3
	.word	33258
	.byte	23,9,173,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	15258
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_ACCEN0',0,9,178,9,3
	.word	33477
	.byte	23,9,181,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	15815
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_ACCEN1',0,9,186,9,3
	.word	33541
	.byte	23,9,189,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	15892
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_ARSTDIS',0,9,194,9,3
	.word	33605
	.byte	23,9,197,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	16028
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON0',0,9,202,9,3
	.word	33670
	.byte	23,9,205,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	16308
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON1',0,9,210,9,3
	.word	33735
	.byte	23,9,213,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	16546
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON2',0,9,218,9,3
	.word	33800
	.byte	23,9,221,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	16674
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON3',0,9,226,9,3
	.word	33865
	.byte	23,9,229,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	16917
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON4',0,9,234,9,3
	.word	33930
	.byte	23,9,237,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17152
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON5',0,9,242,9,3
	.word	33995
	.byte	23,9,245,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17280
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON6',0,9,250,9,3
	.word	34060
	.byte	23,9,253,9,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17380
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON7',0,9,130,10,3
	.word	34125
	.byte	23,9,133,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17480
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CCUCON8',0,9,138,10,3
	.word	34190
	.byte	23,9,141,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17580
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_CHIPID',0,9,146,10,3
	.word	34255
	.byte	23,9,149,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17788
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_DTSCON',0,9,154,10,3
	.word	34319
	.byte	23,9,157,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	17953
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_DTSLIM',0,9,162,10,3
	.word	34383
	.byte	23,9,165,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	18136
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_DTSSTAT',0,9,170,10,3
	.word	34447
	.byte	23,9,173,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	18290
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EICR',0,9,178,10,3
	.word	34512
	.byte	23,9,181,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	18654
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EIFR',0,9,186,10,3
	.word	34574
	.byte	23,9,189,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	18865
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EMSR',0,9,194,10,3
	.word	34636
	.byte	23,9,197,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19117
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_ESRCFG',0,9,202,10,3
	.word	34698
	.byte	23,9,205,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19235
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_ESROCFG',0,9,210,10,3
	.word	34762
	.byte	23,9,213,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19346
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVR13CON',0,9,218,10,3
	.word	34827
	.byte	23,9,221,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19509
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVR33CON',0,9,226,10,3
	.word	34893
	.byte	23,9,229,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19672
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRADCSTAT',0,9,234,10,3
	.word	34959
	.byte	23,9,237,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19830
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRDVSTAT',0,9,242,10,3
	.word	35027
	.byte	23,9,245,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	19995
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRMONCTRL',0,9,250,10,3
	.word	35094
	.byte	23,9,253,10,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	20363
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVROVMON',0,9,130,11,3
	.word	35162
	.byte	23,9,133,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	20542
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRRSTCON',0,9,138,11,3
	.word	35228
	.byte	23,9,141,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	20807
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,9,146,11,3
	.word	35295
	.byte	23,9,149,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	20960
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,9,154,11,3
	.word	35364
	.byte	23,9,157,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	21116
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,9,162,11,3
	.word	35433
	.byte	23,9,165,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	21278
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,9,170,11,3
	.word	35502
	.byte	23,9,173,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	21421
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,9,178,11,3
	.word	35571
	.byte	23,9,181,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	21586
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,9,186,11,3
	.word	35640
	.byte	23,9,189,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	21731
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCTRL1',0,9,194,11,3
	.word	35709
	.byte	23,9,197,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	21912
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCTRL2',0,9,202,11,3
	.word	35777
	.byte	23,9,205,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	22086
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCTRL3',0,9,210,11,3
	.word	35845
	.byte	23,9,213,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	22246
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSDCTRL4',0,9,218,11,3
	.word	35913
	.byte	23,9,221,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	22390
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRSTAT',0,9,226,11,3
	.word	35981
	.byte	23,9,229,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	22664
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRTRIM',0,9,234,11,3
	.word	36046
	.byte	23,9,237,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	22819
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EVRUVMON',0,9,242,11,3
	.word	36111
	.byte	23,9,245,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	22998
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_EXTCON',0,9,250,11,3
	.word	36177
	.byte	23,9,253,11,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	23216
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_FDR',0,9,130,12,3
	.word	36241
	.byte	23,9,133,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	23379
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_FMR',0,9,138,12,3
	.word	36302
	.byte	23,9,141,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	23715
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_ID',0,9,146,12,3
	.word	36363
	.byte	23,9,149,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	23822
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_IGCR',0,9,154,12,3
	.word	36423
	.byte	23,9,157,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24274
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_IN',0,9,162,12,3
	.word	36485
	.byte	23,9,165,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24373
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_IOCR',0,9,170,12,3
	.word	36545
	.byte	23,9,173,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24523
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_LBISTCTRL0',0,9,178,12,3
	.word	36607
	.byte	23,9,181,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24672
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_LBISTCTRL1',0,9,186,12,3
	.word	36675
	.byte	23,9,189,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24833
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_LBISTCTRL2',0,9,194,12,3
	.word	36743
	.byte	23,9,197,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24963
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_LCLCON',0,9,202,12,3
	.word	36811
	.byte	23,9,205,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25095
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_LCLTEST',0,9,210,12,3
	.word	36875
	.byte	23,9,213,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25210
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_MANID',0,9,218,12,3
	.word	36940
	.byte	23,9,221,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25321
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_OMR',0,9,226,12,3
	.word	37003
	.byte	23,9,229,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25479
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_OSCCON',0,9,234,12,3
	.word	37064
	.byte	23,9,237,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25891
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_OUT',0,9,242,12,3
	.word	37128
	.byte	23,9,245,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25992
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_OVCCON',0,9,250,12,3
	.word	37189
	.byte	23,9,253,12,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26259
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_OVCENABLE',0,9,130,13,3
	.word	37253
	.byte	23,9,133,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26395
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PDISC',0,9,138,13,3
	.word	37320
	.byte	23,9,141,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26506
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PDR',0,9,146,13,3
	.word	37383
	.byte	23,9,149,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26639
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PDRR',0,9,154,13,3
	.word	37444
	.byte	23,9,157,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26842
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLCON0',0,9,162,13,3
	.word	37506
	.byte	23,9,165,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27198
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLCON1',0,9,170,13,3
	.word	37571
	.byte	23,9,173,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27376
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLCON2',0,9,178,13,3
	.word	37636
	.byte	23,9,181,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27476
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLERAYCON0',0,9,186,13,3
	.word	37701
	.byte	23,9,189,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27846
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLERAYCON1',0,9,194,13,3
	.word	37770
	.byte	23,9,197,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28032
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLERAYSTAT',0,9,202,13,3
	.word	37839
	.byte	23,9,205,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28230
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PLLSTAT',0,9,210,13,3
	.word	37908
	.byte	23,9,213,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28463
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PMCSR',0,9,218,13,3
	.word	37973
	.byte	23,9,221,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28615
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PMSWCR0',0,9,226,13,3
	.word	38036
	.byte	23,9,229,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29163
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PMSWCR1',0,9,234,13,3
	.word	38101
	.byte	23,9,237,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29408
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PMSWSTAT',0,9,242,13,3
	.word	38166
	.byte	23,9,245,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29869
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_PMSWSTATCLR',0,9,250,13,3
	.word	38232
	.byte	23,9,253,13,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30348
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_RSTCON',0,9,130,14,3
	.word	38301
	.byte	23,9,133,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30139
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_RSTCON2',0,9,138,14,3
	.word	38365
	.byte	23,9,141,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30559
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_RSTSTAT',0,9,146,14,3
	.word	38430
	.byte	23,9,149,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30991
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_SAFECON',0,9,154,14,3
	.word	38495
	.byte	23,9,157,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31087
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_STSTAT',0,9,162,14,3
	.word	38560
	.byte	23,9,165,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31353
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_SWRSTCON',0,9,170,14,3
	.word	38624
	.byte	23,9,173,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31478
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_SYSCON',0,9,178,14,3
	.word	38690
	.byte	23,9,181,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31675
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_TRAPCLR',0,9,186,14,3
	.word	38754
	.byte	23,9,189,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31828
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_TRAPDIS',0,9,194,14,3
	.word	38819
	.byte	23,9,197,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31981
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_TRAPSET',0,9,202,14,3
	.word	38884
	.byte	23,9,205,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32134
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_TRAPSTAT',0,9,210,14,3
	.word	38949
	.byte	23,9,213,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32289
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_WDTCPU_CON0',0,9,218,14,3
	.word	39015
	.byte	23,9,221,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32419
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_WDTCPU_CON1',0,9,226,14,3
	.word	39084
	.byte	23,9,229,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32657
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_WDTCPU_SR',0,9,234,14,3
	.word	39153
	.byte	23,9,237,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32880
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_WDTS_CON0',0,9,242,14,3
	.word	39220
	.byte	23,9,245,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33006
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_WDTS_CON1',0,9,250,14,3
	.word	39287
	.byte	23,9,253,14,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33258
	.byte	2,35,0,0,20
	.byte	'Ifx_SCU_WDTS_SR',0,9,130,15,3
	.word	39354
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU',0,9,141,15,25,12,12
	.byte	'CON0',0,4
	.word	39015
	.byte	2,35,0,12
	.byte	'CON1',0,4
	.word	39084
	.byte	2,35,4,12
	.byte	'SR',0,4
	.word	39153
	.byte	2,35,8,0,5
	.word	39419
	.byte	20
	.byte	'Ifx_SCU_WDTCPU',0,9,146,15,3
	.word	39482
	.byte	11
	.byte	'_Ifx_SCU_WDTS',0,9,149,15,25,12,12
	.byte	'CON0',0,4
	.word	39220
	.byte	2,35,0,12
	.byte	'CON1',0,4
	.word	39287
	.byte	2,35,4,12
	.byte	'SR',0,4
	.word	39354
	.byte	2,35,8,0,5
	.word	39511
	.byte	20
	.byte	'Ifx_SCU_WDTS',0,9,154,15,3
	.word	39572
	.byte	11
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,10,45,16,4,22
	.byte	'EN0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'EN1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'EN2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'EN3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'EN4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'EN5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'EN6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'EN7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'EN8',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'EN9',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'EN10',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'EN11',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'EN12',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'EN13',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'EN14',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'EN15',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'EN16',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'EN17',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'EN18',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'EN19',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'EN20',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'EN21',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'EN22',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'EN23',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'EN24',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'EN25',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'EN26',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'EN27',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'EN28',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'EN29',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'EN30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'EN31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,10,79,3
	.word	39599
	.byte	11
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,10,82,16,4,22
	.byte	'reserved_0',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,10,85,3
	.word	40160
	.byte	11
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,10,88,16,4,22
	.byte	'SEL',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'CLR',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'DIS',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'reserved_10',0,4
	.word	8380
	.byte	22,0,2,35,2,0,20
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,10,95,3
	.word	40241
	.byte	11
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,10,98,16,4,22
	.byte	'VLD0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'VLD1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'VLD2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'VLD3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'VLD4',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'VLD5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'VLD6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'VLD7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'VLD8',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'VLD9',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'reserved_10',0,4
	.word	8380
	.byte	22,0,2,35,2,0,20
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,10,111,3
	.word	40394
	.byte	11
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,10,114,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	5,3,2,35,0,22
	.byte	'ADDR',0,4
	.word	8380
	.byte	19,8,2,35,2,22
	.byte	'ERR',0,1
	.word	288
	.byte	6,2,2,35,3,22
	.byte	'VLD',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'CLR',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,10,121,3
	.word	40642
	.byte	11
	.byte	'_Ifx_FLASH_COMM0_Bits',0,10,124,16,4,22
	.byte	'STATUS',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'reserved_8',0,4
	.word	8380
	.byte	24,0,2,35,2,0,20
	.byte	'Ifx_FLASH_COMM0_Bits',0,10,128,1,3
	.word	40788
	.byte	11
	.byte	'_Ifx_FLASH_COMM1_Bits',0,10,131,1,16,4,22
	.byte	'STATUS',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'DATA',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_COMM1_Bits',0,10,136,1,3
	.word	40886
	.byte	11
	.byte	'_Ifx_FLASH_COMM2_Bits',0,10,139,1,16,4,22
	.byte	'STATUS',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'DATA',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_COMM2_Bits',0,10,144,1,3
	.word	41002
	.byte	11
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,10,147,1,16,4,22
	.byte	'RCODE',0,4
	.word	8380
	.byte	22,10,2,35,2,22
	.byte	'reserved_22',0,2
	.word	509
	.byte	8,2,2,35,2,22
	.byte	'EDCERRINJ',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'ECCORDIS',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_ECCRD_Bits',0,10,153,1,3
	.word	41118
	.byte	11
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,10,156,1,16,4,22
	.byte	'RCODE',0,4
	.word	8380
	.byte	22,10,2,35,2,22
	.byte	'reserved_22',0,2
	.word	509
	.byte	8,2,2,35,2,22
	.byte	'EDCERRINJ',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'ECCORDIS',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_ECCRP_Bits',0,10,162,1,3
	.word	41258
	.byte	11
	.byte	'_Ifx_FLASH_ECCW_Bits',0,10,165,1,16,4,22
	.byte	'WCODE',0,4
	.word	8380
	.byte	22,10,2,35,2,22
	.byte	'reserved_22',0,2
	.word	509
	.byte	8,2,2,35,2,22
	.byte	'DECENCDIS',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'PECENCDIS',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_ECCW_Bits',0,10,171,1,3
	.word	41398
	.byte	11
	.byte	'_Ifx_FLASH_FCON_Bits',0,10,174,1,16,4,22
	.byte	'WSPFLASH',0,1
	.word	288
	.byte	4,4,2,35,0,22
	.byte	'WSECPF',0,1
	.word	288
	.byte	2,2,2,35,0,22
	.byte	'WSDFLASH',0,2
	.word	509
	.byte	6,4,2,35,0,22
	.byte	'WSECDF',0,1
	.word	288
	.byte	3,1,2,35,1,22
	.byte	'IDLE',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'ESLDIS',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'SLEEP',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'NSAFECC',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'STALL',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'RES21',0,1
	.word	288
	.byte	2,2,2,35,2,22
	.byte	'RES23',0,1
	.word	288
	.byte	2,0,2,35,2,22
	.byte	'VOPERM',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'SQERM',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'PROERM',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'reserved_27',0,1
	.word	288
	.byte	3,2,2,35,3,22
	.byte	'PR5V',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'EOBM',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_FCON_Bits',0,10,193,1,3
	.word	41537
	.byte	11
	.byte	'_Ifx_FLASH_FPRO_Bits',0,10,196,1,16,4,22
	.byte	'PROINP',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'PRODISP',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'PROIND',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'PRODISD',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'PROINHSMCOTP',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'RES5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'PROINOTP',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'RES7',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'PROINDBG',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'PRODISDBG',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'PROINHSM',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'reserved_11',0,1
	.word	288
	.byte	5,0,2,35,1,22
	.byte	'DCFP',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'DDFP',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'DDFPX',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'reserved_19',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'DDFD',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'reserved_21',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'ENPE',0,1
	.word	288
	.byte	2,0,2,35,2,22
	.byte	'reserved_24',0,1
	.word	288
	.byte	8,0,2,35,3,0,20
	.byte	'Ifx_FLASH_FPRO_Bits',0,10,218,1,3
	.word	41899
	.byte	11
	.byte	'_Ifx_FLASH_FSR_Bits',0,10,221,1,16,4,22
	.byte	'FABUSY',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'D0BUSY',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'D1BUSY',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'P0BUSY',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'P1BUSY',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'RES5',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'RES6',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'PROG',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'ERASE',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'PFPAGE',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'DFPAGE',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'OPER',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'SQER',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'PROER',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'PFSBER',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'PFDBER',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'PFMBER',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'RES17',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'DFSBER',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'DFDBER',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'DFTBER',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'DFMBER',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'SRIADDERR',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'reserved_23',0,2
	.word	509
	.byte	2,7,2,35,2,22
	.byte	'PVER',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'EVER',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'SPND',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'SLM',0,1
	.word	288
	.byte	1,3,2,35,3,22
	.byte	'reserved_29',0,1
	.word	288
	.byte	1,2,2,35,3,22
	.byte	'ORIER',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'reserved_31',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_FSR_Bits',0,10,254,1,3
	.word	42340
	.byte	11
	.byte	'_Ifx_FLASH_HSMFCON_Bits',0,10,129,2,16,4,22
	.byte	'LCKHSMUCB',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'reserved_2',0,4
	.word	8380
	.byte	22,8,2,35,2,22
	.byte	'VOPERM',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'SQERM',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'reserved_26',0,1
	.word	288
	.byte	5,1,2,35,3,22
	.byte	'EOBM',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_HSMFCON_Bits',0,10,137,2,3
	.word	42948
	.byte	11
	.byte	'_Ifx_FLASH_HSMFSR_Bits',0,10,140,2,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	2,6,2,35,0,22
	.byte	'D1BUSY',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'reserved_3',0,1
	.word	288
	.byte	4,1,2,35,0,22
	.byte	'PROG',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'ERASE',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'reserved_9',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'DFPAGE',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'OPER',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'SQER',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'reserved_13',0,4
	.word	8380
	.byte	12,7,2,35,2,22
	.byte	'PVER',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'EVER',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'SPND',0,1
	.word	288
	.byte	1,4,2,35,3,22
	.byte	'reserved_28',0,1
	.word	288
	.byte	4,0,2,35,3,0,20
	.byte	'Ifx_FLASH_HSMFSR_Bits',0,10,156,2,3
	.word	43128
	.byte	11
	.byte	'_Ifx_FLASH_HSMMARD_Bits',0,10,159,2,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'SELD1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SPND',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'SPNDERR',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'reserved_5',0,4
	.word	8380
	.byte	27,0,2,35,2,0,20
	.byte	'Ifx_FLASH_HSMMARD_Bits',0,10,167,2,3
	.word	43450
	.byte	11
	.byte	'_Ifx_FLASH_HSMRRAD_Bits',0,10,170,2,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	3,5,2,35,0,22
	.byte	'ADD',0,4
	.word	8380
	.byte	29,0,2,35,2,0,20
	.byte	'Ifx_FLASH_HSMRRAD_Bits',0,10,174,2,3
	.word	43631
	.byte	11
	.byte	'_Ifx_FLASH_HSMRRCT_Bits',0,10,177,2,16,4,22
	.byte	'STRT',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'STP',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'BUSY',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'DONE',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'ERR',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'reserved_5',0,1
	.word	288
	.byte	3,0,2,35,0,22
	.byte	'EOBM',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'reserved_9',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'CNT',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_HSMRRCT_Bits',0,10,188,2,3
	.word	43731
	.byte	11
	.byte	'_Ifx_FLASH_HSMRRD0_Bits',0,10,191,2,16,4,22
	.byte	'DATA',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_FLASH_HSMRRD0_Bits',0,10,194,2,3
	.word	43947
	.byte	11
	.byte	'_Ifx_FLASH_HSMRRD1_Bits',0,10,197,2,16,4,22
	.byte	'DATA',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_FLASH_HSMRRD1_Bits',0,10,200,2,3
	.word	44026
	.byte	11
	.byte	'_Ifx_FLASH_ID_Bits',0,10,203,2,16,4,22
	.byte	'MOD_REV',0,1
	.word	288
	.byte	8,0,2,35,0,22
	.byte	'MOD_TYPE',0,1
	.word	288
	.byte	8,0,2,35,1,22
	.byte	'MODNUMBER',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_ID_Bits',0,10,208,2,3
	.word	44105
	.byte	11
	.byte	'_Ifx_FLASH_MARD_Bits',0,10,211,2,16,4,22
	.byte	'HMARGIN',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'SELD0',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'reserved_2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'SPND',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'SPNDERR',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'reserved_5',0,2
	.word	509
	.byte	10,1,2,35,0,22
	.byte	'TRAPDIS',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_MARD_Bits',0,10,221,2,3
	.word	44218
	.byte	11
	.byte	'_Ifx_FLASH_MARP_Bits',0,10,224,2,16,4,22
	.byte	'SELP0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'SELP1',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'RES2',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'RES3',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'reserved_4',0,2
	.word	509
	.byte	11,1,2,35,0,22
	.byte	'TRAPDIS',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_MARP_Bits',0,10,233,2,3
	.word	44432
	.byte	11
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,10,236,2,16,4,22
	.byte	'L',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'NSAFECC',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'RAMIN',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'RAMINSEL',0,1
	.word	288
	.byte	4,0,2,35,0,22
	.byte	'OSCCFG',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'MODE',0,1
	.word	288
	.byte	2,5,2,35,1,22
	.byte	'APREN',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'CAP0EN',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'CAP1EN',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'CAP2EN',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'CAP3EN',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'ESR0CNT',0,2
	.word	509
	.byte	12,4,2,35,2,22
	.byte	'RES29',0,1
	.word	288
	.byte	2,2,2,35,3,22
	.byte	'RES30',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'RPRO',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_PROCOND_Bits',0,10,253,2,3
	.word	44619
	.byte	11
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,10,128,3,16,4,22
	.byte	'OCDSDIS',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'DBGIFLCK',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'EDM',0,1
	.word	288
	.byte	2,4,2,35,0,22
	.byte	'reserved_4',0,4
	.word	8380
	.byte	28,0,2,35,2,0,20
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,10,134,3,3
	.word	44943
	.byte	11
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,10,137,3,16,4,22
	.byte	'HSMDBGDIS',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'DBGIFLCK',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'TSTIFLCK',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'HSMTSTDIS',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'RES15',0,2
	.word	509
	.byte	12,0,2,35,0,22
	.byte	'reserved_16',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,10,145,3,3
	.word	45086
	.byte	11
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,10,148,3,16,4,22
	.byte	'HSMBOOTEN',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'SSWWAIT',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'HSMDX',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'HSM6X',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'HSM16X',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'HSM17X',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'S6ROM',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'HSMENPINS',0,2
	.word	509
	.byte	2,7,2,35,0,22
	.byte	'HSMENRES',0,1
	.word	288
	.byte	2,5,2,35,1,22
	.byte	'DESTDBG',0,1
	.word	288
	.byte	2,3,2,35,1,22
	.byte	'BLKFLAN',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'reserved_14',0,1
	.word	288
	.byte	2,0,2,35,1,22
	.byte	'S16ROM',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'S17ROM',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'reserved_18',0,2
	.word	509
	.byte	14,0,2,35,2,0,20
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,10,165,3,3
	.word	45275
	.byte	11
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,10,168,3,16,4,22
	.byte	'S0ROM',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'S1ROM',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'S2ROM',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'S3ROM',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'S4ROM',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'S5ROM',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'S6ROM',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'S7ROM',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'S8ROM',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'S9ROM',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'S10ROM',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'S11ROM',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'S12ROM',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'S13ROM',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'S14ROM',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'S15ROM',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'S16ROM',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'S17ROM',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'S18ROM',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'S19ROM',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'S20ROM',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'S21ROM',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'S22ROM',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'S23ROM',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'S24ROM',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'S25ROM',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'S26ROM',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'reserved_27',0,1
	.word	288
	.byte	2,3,2,35,3,22
	.byte	'BML',0,1
	.word	288
	.byte	2,1,2,35,3,22
	.byte	'TP',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,10,200,3,3
	.word	45638
	.byte	11
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,10,203,3,16,4,22
	.byte	'S0L',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'S1L',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'S2L',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'S3L',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'S4L',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'S5L',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'S6L',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'S7L',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'S8L',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'S9L',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'S10L',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'S11L',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'S12L',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'S13L',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'S14L',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'S15L',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'S16L',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'S17L',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'S18L',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'S19L',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'S20L',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'S21L',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'S22L',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'S23L',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'S24L',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'S25L',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'S26L',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'reserved_27',0,1
	.word	288
	.byte	4,1,2,35,3,22
	.byte	'RPRO',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_PROCONP_Bits',0,10,234,3,3
	.word	46233
	.byte	11
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,10,237,3,16,4,22
	.byte	'S0WOP',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'S1WOP',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'S2WOP',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'S3WOP',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'S4WOP',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'S5WOP',0,1
	.word	288
	.byte	1,2,2,35,0,22
	.byte	'S6WOP',0,1
	.word	288
	.byte	1,1,2,35,0,22
	.byte	'S7WOP',0,1
	.word	288
	.byte	1,0,2,35,0,22
	.byte	'S8WOP',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'S9WOP',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'S10WOP',0,1
	.word	288
	.byte	1,5,2,35,1,22
	.byte	'S11WOP',0,1
	.word	288
	.byte	1,4,2,35,1,22
	.byte	'S12WOP',0,1
	.word	288
	.byte	1,3,2,35,1,22
	.byte	'S13WOP',0,1
	.word	288
	.byte	1,2,2,35,1,22
	.byte	'S14WOP',0,1
	.word	288
	.byte	1,1,2,35,1,22
	.byte	'S15WOP',0,1
	.word	288
	.byte	1,0,2,35,1,22
	.byte	'S16WOP',0,1
	.word	288
	.byte	1,7,2,35,2,22
	.byte	'S17WOP',0,1
	.word	288
	.byte	1,6,2,35,2,22
	.byte	'S18WOP',0,1
	.word	288
	.byte	1,5,2,35,2,22
	.byte	'S19WOP',0,1
	.word	288
	.byte	1,4,2,35,2,22
	.byte	'S20WOP',0,1
	.word	288
	.byte	1,3,2,35,2,22
	.byte	'S21WOP',0,1
	.word	288
	.byte	1,2,2,35,2,22
	.byte	'S22WOP',0,1
	.word	288
	.byte	1,1,2,35,2,22
	.byte	'S23WOP',0,1
	.word	288
	.byte	1,0,2,35,2,22
	.byte	'S24WOP',0,1
	.word	288
	.byte	1,7,2,35,3,22
	.byte	'S25WOP',0,1
	.word	288
	.byte	1,6,2,35,3,22
	.byte	'S26WOP',0,1
	.word	288
	.byte	1,5,2,35,3,22
	.byte	'reserved_27',0,1
	.word	288
	.byte	4,1,2,35,3,22
	.byte	'DATM',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,10,140,4,3
	.word	46757
	.byte	11
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,10,143,4,16,4,22
	.byte	'TAG',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,10,147,4,3
	.word	47339
	.byte	11
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,10,150,4,16,4,22
	.byte	'TAG',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,10,154,4,3
	.word	47441
	.byte	11
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,10,157,4,16,4,22
	.byte	'TAG',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,4
	.word	8380
	.byte	26,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,10,161,4,3
	.word	47543
	.byte	11
	.byte	'_Ifx_FLASH_RRAD_Bits',0,10,164,4,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	3,5,2,35,0,22
	.byte	'ADD',0,4
	.word	8380
	.byte	29,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RRAD_Bits',0,10,168,4,3
	.word	47645
	.byte	11
	.byte	'_Ifx_FLASH_RRCT_Bits',0,10,171,4,16,4,22
	.byte	'STRT',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'STP',0,1
	.word	288
	.byte	1,6,2,35,0,22
	.byte	'BUSY',0,1
	.word	288
	.byte	1,5,2,35,0,22
	.byte	'DONE',0,1
	.word	288
	.byte	1,4,2,35,0,22
	.byte	'ERR',0,1
	.word	288
	.byte	1,3,2,35,0,22
	.byte	'reserved_5',0,1
	.word	288
	.byte	3,0,2,35,0,22
	.byte	'EOBM',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'reserved_9',0,1
	.word	288
	.byte	7,0,2,35,1,22
	.byte	'CNT',0,2
	.word	509
	.byte	16,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RRCT_Bits',0,10,182,4,3
	.word	47739
	.byte	11
	.byte	'_Ifx_FLASH_RRD0_Bits',0,10,185,4,16,4,22
	.byte	'DATA',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RRD0_Bits',0,10,188,4,3
	.word	47949
	.byte	11
	.byte	'_Ifx_FLASH_RRD1_Bits',0,10,191,4,16,4,22
	.byte	'DATA',0,4
	.word	8380
	.byte	32,0,2,35,2,0,20
	.byte	'Ifx_FLASH_RRD1_Bits',0,10,194,4,3
	.word	48022
	.byte	11
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,10,197,4,16,4,22
	.byte	'SEL',0,1
	.word	288
	.byte	6,2,2,35,0,22
	.byte	'reserved_6',0,1
	.word	288
	.byte	2,0,2,35,0,22
	.byte	'CLR',0,1
	.word	288
	.byte	1,7,2,35,1,22
	.byte	'DIS',0,1
	.word	288
	.byte	1,6,2,35,1,22
	.byte	'reserved_10',0,4
	.word	8380
	.byte	22,0,2,35,2,0,20
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,10,204,4,3
	.word	48095
	.byte	11
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,10,207,4,16,4,22
	.byte	'VLD0',0,1
	.word	288
	.byte	1,7,2,35,0,22
	.byte	'reserved_1',0,4
	.word	8380
	.byte	31,0,2,35,2,0,20
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,10,211,4,3
	.word	48250
	.byte	11
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,10,214,4,16,4,22
	.byte	'reserved_0',0,1
	.word	288
	.byte	5,3,2,35,0,22
	.byte	'ADDR',0,4
	.word	8380
	.byte	19,8,2,35,2,22
	.byte	'ERR',0,1
	.word	288
	.byte	6,2,2,35,3,22
	.byte	'VLD',0,1
	.word	288
	.byte	1,1,2,35,3,22
	.byte	'CLR',0,1
	.word	288
	.byte	1,0,2,35,3,0,20
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,10,221,4,3
	.word	48355
	.byte	23,10,229,4,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	39599
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_ACCEN0',0,10,234,4,3
	.word	48503
	.byte	23,10,237,4,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40160
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_ACCEN1',0,10,242,4,3
	.word	48569
	.byte	23,10,245,4,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40241
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_CBAB_CFG',0,10,250,4,3
	.word	48635
	.byte	23,10,253,4,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40394
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_CBAB_STAT',0,10,130,5,3
	.word	48703
	.byte	23,10,133,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40642
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_CBAB_TOP',0,10,138,5,3
	.word	48772
	.byte	23,10,141,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40788
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_COMM0',0,10,146,5,3
	.word	48840
	.byte	23,10,149,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40886
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_COMM1',0,10,154,5,3
	.word	48905
	.byte	23,10,157,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41002
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_COMM2',0,10,162,5,3
	.word	48970
	.byte	23,10,165,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41118
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_ECCRD',0,10,170,5,3
	.word	49035
	.byte	23,10,173,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41258
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_ECCRP',0,10,178,5,3
	.word	49100
	.byte	23,10,181,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41398
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_ECCW',0,10,186,5,3
	.word	49165
	.byte	23,10,189,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41537
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_FCON',0,10,194,5,3
	.word	49229
	.byte	23,10,197,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41899
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_FPRO',0,10,202,5,3
	.word	49293
	.byte	23,10,205,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	42340
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_FSR',0,10,210,5,3
	.word	49357
	.byte	23,10,213,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	42948
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMFCON',0,10,218,5,3
	.word	49420
	.byte	23,10,221,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	43128
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMFSR',0,10,226,5,3
	.word	49487
	.byte	23,10,229,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	43450
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMMARD',0,10,234,5,3
	.word	49553
	.byte	23,10,237,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	43631
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMRRAD',0,10,242,5,3
	.word	49620
	.byte	23,10,245,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	43731
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMRRCT',0,10,250,5,3
	.word	49687
	.byte	23,10,253,5,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	43947
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMRRD0',0,10,130,6,3
	.word	49754
	.byte	23,10,133,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	44026
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_HSMRRD1',0,10,138,6,3
	.word	49821
	.byte	23,10,141,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	44105
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_ID',0,10,146,6,3
	.word	49888
	.byte	23,10,149,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	44218
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_MARD',0,10,154,6,3
	.word	49950
	.byte	23,10,157,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	44432
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_MARP',0,10,162,6,3
	.word	50014
	.byte	23,10,165,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	44619
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCOND',0,10,170,6,3
	.word	50078
	.byte	23,10,173,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	44943
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCONDBG',0,10,178,6,3
	.word	50145
	.byte	23,10,181,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	45086
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCONHSM',0,10,186,6,3
	.word	50214
	.byte	23,10,189,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	45275
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,10,194,6,3
	.word	50283
	.byte	23,10,197,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	45638
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCONOTP',0,10,202,6,3
	.word	50356
	.byte	23,10,205,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	46233
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCONP',0,10,210,6,3
	.word	50425
	.byte	23,10,213,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	46757
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_PROCONWOP',0,10,218,6,3
	.word	50492
	.byte	23,10,221,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	47339
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RDB_CFG0',0,10,226,6,3
	.word	50561
	.byte	23,10,229,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	47441
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RDB_CFG1',0,10,234,6,3
	.word	50629
	.byte	23,10,237,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	47543
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RDB_CFG2',0,10,242,6,3
	.word	50697
	.byte	23,10,245,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	47645
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RRAD',0,10,250,6,3
	.word	50765
	.byte	23,10,253,6,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	47739
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RRCT',0,10,130,7,3
	.word	50829
	.byte	23,10,133,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	47949
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RRD0',0,10,138,7,3
	.word	50893
	.byte	23,10,141,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	48022
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_RRD1',0,10,146,7,3
	.word	50957
	.byte	23,10,149,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	48095
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_UBAB_CFG',0,10,154,7,3
	.word	51021
	.byte	23,10,157,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	48250
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_UBAB_STAT',0,10,162,7,3
	.word	51089
	.byte	23,10,165,7,9,4,12
	.byte	'U',0,4
	.word	8380
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	166
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	48355
	.byte	2,35,0,0,20
	.byte	'Ifx_FLASH_UBAB_TOP',0,10,170,7,3
	.word	51158
	.byte	11
	.byte	'_Ifx_FLASH_CBAB',0,10,181,7,25,12,12
	.byte	'CFG',0,4
	.word	48635
	.byte	2,35,0,12
	.byte	'STAT',0,4
	.word	48703
	.byte	2,35,4,12
	.byte	'TOP',0,4
	.word	48772
	.byte	2,35,8,0,5
	.word	51226
	.byte	20
	.byte	'Ifx_FLASH_CBAB',0,10,186,7,3
	.word	51289
	.byte	11
	.byte	'_Ifx_FLASH_RDB',0,10,189,7,25,12,12
	.byte	'CFG0',0,4
	.word	50561
	.byte	2,35,0,12
	.byte	'CFG1',0,4
	.word	50629
	.byte	2,35,4,12
	.byte	'CFG2',0,4
	.word	50697
	.byte	2,35,8,0,5
	.word	51318
	.byte	20
	.byte	'Ifx_FLASH_RDB',0,10,194,7,3
	.word	51382
	.byte	11
	.byte	'_Ifx_FLASH_UBAB',0,10,197,7,25,12,12
	.byte	'CFG',0,4
	.word	51021
	.byte	2,35,0,12
	.byte	'STAT',0,4
	.word	51089
	.byte	2,35,4,12
	.byte	'TOP',0,4
	.word	51158
	.byte	2,35,8,0,5
	.word	51410
	.byte	20
	.byte	'Ifx_FLASH_UBAB',0,10,202,7,3
	.word	51473
	.byte	20
	.byte	'EcuM_ConfigType',0,4,139,1,2
	.word	484
	.byte	26
	.word	484
	.byte	27,0,10
	.word	51527
	.byte	28
	.byte	'EcuM_ConfigAlternative',0,4,154,1,41
	.word	51534
	.byte	1,1,20
	.byte	'_iob_flag_t',0,11,75,25
	.word	509
	.byte	20
	.byte	'Mcal_CoreInit_t',0,6,138,2,2
	.word	762
	.byte	16,6,142,2,9,32,12
	.byte	'stadabm',0,4
	.word	320
	.byte	2,35,0,12
	.byte	'bmi',0,2
	.word	509
	.byte	2,35,4,12
	.byte	'bmhdid',0,2
	.word	509
	.byte	2,35,6,12
	.byte	'chkstart',0,4
	.word	320
	.byte	2,35,8,12
	.byte	'chkend',0,4
	.word	320
	.byte	2,35,12,12
	.byte	'crcrange',0,4
	.word	320
	.byte	2,35,16,12
	.byte	'crcrangeinv',0,4
	.word	320
	.byte	2,35,20,12
	.byte	'crchead',0,4
	.word	320
	.byte	2,35,24,12
	.byte	'crcheadinv',0,4
	.word	320
	.byte	2,35,28,0,20
	.byte	'BMD_HDR',0,6,153,2,2
	.word	51618
.L211:
	.byte	10
	.word	51618
	.byte	24,3
	.word	288
	.byte	25,2,0
.L212:
	.byte	5
	.word	51803
	.byte	28
	.byte	'_SMALL_DATA_',0,6,164,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_SMALL_DATA_TC1',0,6,165,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_SMALL_DATA_TC2',0,6,166,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_LITERAL_DATA_',0,6,167,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_LITERAL_DATA_TC1',0,6,168,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_LITERAL_DATA_TC2',0,6,169,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ub_table',0,6,172,3,16
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_ustack_tc0',0,6,176,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_ustack_tc1',0,6,177,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_ustack_tc2',0,6,178,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_csa_tc0',0,6,181,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_csa_tc1',0,6,182,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_csa_tc2',0,6,183,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ub_csa_tc0',0,6,184,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ub_csa_tc1',0,6,185,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ub_csa_tc2',0,6,186,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_u_trap_tab_tc0',0,6,189,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_u_trap_tab_tc1',0,6,190,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_u_trap_tab_tc2',0,6,191,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_u_int_tab',0,6,193,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_istack_tc0',0,6,194,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_istack_tc1',0,6,195,3,22
	.word	1022
	.byte	1,1,28
	.byte	'_lc_ue_istack_tc2',0,6,196,3,22
	.word	1022
	.byte	1,1,24,120
	.word	762
	.byte	25,2,0
.L213:
	.byte	10
	.word	52448
.L214:
	.byte	5
	.word	320
.L215:
	.byte	5
	.word	320
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L75:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,46,1,3,8,54,15,39,12,63,12,60,12,0,0,3,36,0,3,8,11,15
	.byte	62,15,0,0,4,5,0,73,19,0,0,5,53,0,73,19,0,0,6,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,7,46,0,3,8,54
	.byte	15,39,12,63,12,60,12,0,0,8,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,9,5,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,10,38,0,73,19,0,0,11,19,1,3,8,58,15,59,15,57,15,11,15,0,0,12,13,0,3,8,11,15,73,19,56,9
	.byte	0,0,13,19,0,3,8,58,15,59,15,57,15,60,12,0,0,14,15,0,73,19,0,0,15,46,0,3,8,58,15,59,15,57,15,54,15,39,12
	.byte	63,12,60,12,0,0,16,19,1,58,15,59,15,57,15,11,15,0,0,17,21,0,54,15,39,12,0,0,18,59,0,3,8,0,0,19,46,0,3
	.byte	8,58,15,59,15,57,15,54,15,63,12,60,12,0,0,20,22,0,3,8,58,15,59,15,57,15,73,19,0,0,21,21,0,54,15,0,0,22
	.byte	13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,23,23,1,58,15,59,15,57,15,11,15,0,0,24,1,1,11,15,73,19,0,0,25
	.byte	33,0,47,15,0,0,26,1,1,73,19,0,0,27,33,0,0,0,28,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L76:
	.word	.L272-.L271
.L271:
	.half	3
	.word	.L274-.L273
.L273:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\ecum_infineon_tricore\\ssc\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC',0
	.byte	'C:\\Program Files (x86)\\TASKING\\TriCore v4.2r2\\ctc\\include\\',0,0
	.byte	'Mcal_TcLib.h',0,1,0,0
	.byte	'Mcal_WdgLib.h',0,1,0,0
	.byte	'EcuM.h',0,2,0,0
	.byte	'EcuM_Cfg.h',0,3,0,0
	.byte	'Test_Print.h',0,4,0,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0
	.byte	'Platform_Types.h',0,5,0,0
	.byte	'IfxCpu_regdef.h',0,6,0,0
	.byte	'IfxScu_regdef.h',0,6,0,0
	.byte	'IfxFlash_regdef.h',0,6,0,0
	.byte	'stdio.h',0,7,0,0,0
.L274:
.L272:
	.sdecl	'.debug_info',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_info'
.L77:
	.word	257
	.half	3
	.word	.L78
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L80,.L79
	.byte	2
	.word	.L73
	.byte	3
	.byte	'Mcal_SafeErrorHandler',0,1,155,15,6,1,1,1
	.word	.L72,.L157,.L71
	.byte	4
	.byte	'ErrorType',0,1,155,15,35
	.word	.L158,.L159
	.byte	5
	.word	.L72,.L157
	.byte	6
	.byte	'TimeOut',0,1,157,15,19
	.word	.L160,.L161
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_abbrev'
.L78:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_line'
.L79:
	.word	.L276-.L275
.L275:
	.half	3
	.word	.L278-.L277
.L277:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L278:
	.byte	5,6,7,0,5,2
	.word	.L72
	.byte	3,154,15,1,5,13,9
	.half	.L270-.L72
	.byte	3,4,1,5,11,9
	.half	.L279-.L270
	.byte	1,5,3,9
	.half	.L280-.L279
	.byte	3,2,1,5,30,7,9
	.half	.L42-.L280
	.byte	3,2,1,5,5,9
	.half	.L44-.L42
	.byte	3,2,1,5,12,9
	.half	.L281-.L44
	.byte	1,5,9,9
	.half	.L43-.L281
	.byte	3,126,1,5,19,9
	.half	.L282-.L43
	.byte	1,5,30,9
	.half	.L283-.L282
	.byte	1,5,3,7,9
	.half	.L284-.L283
	.byte	3,5,1,5,1,9
	.half	.L285-.L284
	.byte	3,2,1,7,9
	.half	.L81-.L285
	.byte	0,1,1
.L276:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_ranges'
.L80:
	.word	-1,.L72,0,.L81-.L72,0,0
	.sdecl	'.debug_info',debug,cluster('_Mcal_Start')
	.sect	'.debug_info'
.L82:
	.word	480
	.half	3
	.word	.L83
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L85,.L84
	.byte	2
	.word	.L73
	.byte	3
	.byte	'_Mcal_Start',0,1,201,7,6,1,1,1
	.word	.L48,.L162,.L47
	.byte	4
	.word	.L48,.L162
	.byte	5
	.byte	'CoreTable',0,1,206,7,27
	.word	.L163,.L164
	.byte	5
	.byte	'sp',0,1,209,7,10
	.word	.L158,.L165
	.byte	5
	.byte	'a0',0,1,211,7,11
	.word	.L166,.L167
	.byte	5
	.byte	'a1',0,1,212,7,11
	.word	.L166,.L168
	.byte	5
	.byte	'CoreNumber',0,1,216,7,9
	.word	.L169,.L170
	.byte	4
	.word	.L171,.L172
	.byte	5
	.byte	'PCXValue',0,1,251,7,14
	.word	.L173,.L174
	.byte	0,4
	.word	.L172,.L175
	.byte	5
	.byte	'loopCount',0,1,132,8,14
	.word	.L158,.L176
	.byte	5
	.byte	'x',0,1,133,8,14
	.word	.L158,.L177
	.byte	5
	.byte	'_csa_index',0,1,134,8,14
	.word	.L158,.L178
	.byte	5
	.byte	'_lcx_index',0,1,135,8,14
	.word	.L158,.L179
	.byte	5
	.byte	'_prev_csa',0,1,136,8,16
	.word	.L180,.L181
	.byte	0,4
	.word	.L182,.L7
	.byte	5
	.byte	'FconVal',0,1,151,10,12
	.word	.L158,.L183
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_Mcal_Start')
	.sect	'.debug_abbrev'
.L83:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_Mcal_Start')
	.sect	'.debug_line'
.L84:
	.word	.L287-.L286
.L286:
	.half	3
	.word	.L289-.L288
.L288:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L289:
	.byte	5,16,7,0,5,2
	.word	.L48
	.byte	3,218,7,1,5,30,9
	.half	.L216-.L48
	.byte	3,2,1,5,17,9
	.half	.L290-.L216
	.byte	1,5,30,9
	.half	.L291-.L290
	.byte	1,5,6,9
	.half	.L217-.L291
	.byte	3,10,1,5,28,9
	.half	.L292-.L217
	.byte	3,7,1,5,47,9
	.half	.L293-.L292
	.byte	1,5,5,9
	.half	.L218-.L293
	.byte	3,1,1,5,24,9
	.half	.L171-.L218
	.byte	3,13,1,5,7,9
	.half	.L219-.L171
	.byte	3,1,1,5,14,9
	.half	.L294-.L219
	.byte	3,1,1,5,39,9
	.half	.L172-.L294
	.byte	3,23,1,5,17,9
	.half	.L221-.L172
	.byte	1,5,39,9
	.half	.L223-.L221
	.byte	3,4,1,5,66,9
	.half	.L222-.L223
	.byte	1,5,55,9
	.half	.L295-.L222
	.byte	1,5,85,9
	.half	.L296-.L295
	.byte	1,5,91,9
	.half	.L297-.L296
	.byte	1,5,31,9
	.half	.L225-.L297
	.byte	3,1,1,5,50,9
	.half	.L298-.L225
	.byte	1,5,57,9
	.half	.L299-.L298
	.byte	1,5,22,9
	.half	.L227-.L299
	.byte	3,3,1,5,20,9
	.half	.L300-.L227
	.byte	1,5,27,9
	.half	.L301-.L300
	.byte	3,2,1,5,34,9
	.half	.L3-.L301
	.byte	3,2,1,5,45,9
	.half	.L229-.L3
	.byte	1,5,52,9
	.half	.L230-.L229
	.byte	1,5,59,9
	.half	.L231-.L230
	.byte	1,5,19,9
	.half	.L302-.L231
	.byte	3,1,1,5,22,9
	.half	.L303-.L302
	.byte	3,1,1,5,18,9
	.half	.L304-.L303
	.byte	3,1,1,5,27,9
	.half	.L2-.L304
	.byte	3,123,1,5,32,7,9
	.half	.L305-.L2
	.byte	3,7,1,5,43,9
	.half	.L232-.L305
	.byte	1,5,50,9
	.half	.L233-.L232
	.byte	1,5,57,9
	.half	.L226-.L233
	.byte	1,5,50,9
	.half	.L306-.L226
	.byte	3,3,1,5,69,9
	.half	.L307-.L306
	.byte	1,5,42,9
	.half	.L234-.L307
	.byte	3,1,1,5,49,9
	.half	.L235-.L234
	.byte	1,5,56,9
	.half	.L236-.L235
	.byte	1,5,7,9
	.half	.L228-.L236
	.byte	3,1,1,5,14,9
	.half	.L308-.L228
	.byte	3,1,1,5,7,9
	.half	.L309-.L308
	.byte	3,6,1,5,14,9
	.half	.L310-.L309
	.byte	3,1,1,5,16,9
	.half	.L175-.L310
	.byte	3,192,0,1,5,3,9
	.half	.L224-.L175
	.byte	3,4,1,9
	.half	.L311-.L224
	.byte	3,2,1,5,14,9
	.half	.L312-.L311
	.byte	3,2,1,5,3,9
	.half	.L313-.L312
	.byte	3,3,1,5,57,9
	.half	.L314-.L313
	.byte	3,3,1,5,16,9
	.half	.L4-.L314
	.byte	1,5,57,9
	.half	.L315-.L4
	.byte	1,5,16,7,9
	.half	.L316-.L315
	.byte	3,7,1,5,5,9
	.half	.L317-.L316
	.byte	3,7,1,5,27,7,9
	.half	.L318-.L317
	.byte	3,2,1,5,24,9
	.half	.L319-.L318
	.byte	3,1,1,5,22,9
	.half	.L320-.L319
	.byte	1,5,25,9
	.half	.L321-.L320
	.byte	3,1,1,5,22,9
	.half	.L6-.L321
	.byte	3,4,1,5,44,9
	.half	.L322-.L6
	.byte	1,5,42,9
	.half	.L323-.L322
	.byte	1,5,3,9
	.half	.L324-.L323
	.byte	3,9,1,9
	.half	.L325-.L324
	.byte	3,9,1,9
	.half	.L326-.L325
	.byte	3,9,1,5,4,9
	.half	.L327-.L326
	.byte	3,9,1,9
	.half	.L328-.L327
	.byte	3,2,1,5,16,9
	.half	.L329-.L328
	.byte	3,17,1,5,30,9
	.half	.L330-.L329
	.byte	3,9,1,5,10,9
	.half	.L237-.L330
	.byte	1,5,5,9
	.half	.L239-.L237
	.byte	3,1,1,5,30,9
	.half	.L331-.L239
	.byte	3,2,1,5,10,9
	.half	.L238-.L331
	.byte	1,5,5,9
	.half	.L240-.L238
	.byte	3,1,1,5,3,9
	.half	.L332-.L240
	.byte	3,58,1,5,26,7,9
	.half	.L182-.L332
	.byte	3,3,1,5,13,9
	.half	.L241-.L182
	.byte	3,1,1,9
	.half	.L333-.L241
	.byte	3,1,1,5,18,9
	.half	.L334-.L333
	.byte	3,1,1,5,19,9
	.half	.L335-.L334
	.byte	3,1,1,5,16,9
	.half	.L336-.L335
	.byte	3,1,1,5,35,9
	.half	.L7-.L336
	.byte	3,23,1,5,4,9
	.half	.L244-.L7
	.byte	3,45,1,5,23,7,9
	.half	.L337-.L244
	.byte	3,3,1,5,35,9
	.half	.L338-.L337
	.byte	1,5,26,9
	.half	.L339-.L338
	.byte	1,5,23,9
	.half	.L340-.L339
	.byte	3,2,1,5,35,9
	.half	.L341-.L340
	.byte	1,5,26,9
	.half	.L342-.L341
	.byte	1,5,47,9
	.half	.L343-.L342
	.byte	3,126,1,5,6,9
	.half	.L8-.L343
	.byte	3,10,1,5,30,9
	.half	.L344-.L8
	.byte	1,5,45,9
	.half	.L345-.L344
	.byte	1,5,43,9
	.half	.L346-.L345
	.byte	1,5,12,9
	.half	.L9-.L346
	.byte	3,4,1,5,20,9
	.half	.L347-.L9
	.byte	1,5,1,9
	.half	.L348-.L347
	.byte	3,2,1,7,9
	.half	.L86-.L348
	.byte	0,1,1
.L287:
	.sdecl	'.debug_ranges',debug,cluster('_Mcal_Start')
	.sect	'.debug_ranges'
.L85:
	.word	-1,.L48,0,.L86-.L48,0,0
	.sdecl	'.debug_info',debug,cluster('_START')
	.sect	'.debug_info'
.L87:
	.word	197
	.half	3
	.word	.L88
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L90,.L89
	.byte	2
	.word	.L73
	.byte	3
	.byte	'_START',0,1,197,6,6,1,1,1
	.word	.L46,.L184,.L45
	.byte	4
	.word	.L46,.L184
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('_START')
	.sect	'.debug_abbrev'
.L88:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('_START')
	.sect	'.debug_line'
.L89:
	.word	.L350-.L349
.L349:
	.half	3
	.word	.L352-.L351
.L351:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L352:
	.byte	5,3,7,0,5,2
	.word	.L46
	.byte	3,198,6,1,5,1,9
	.half	.L353-.L46
	.byte	3,1,1,7,9
	.half	.L91-.L353
	.byte	0,1,1
.L350:
	.sdecl	'.debug_ranges',debug,cluster('_START')
	.sect	'.debug_ranges'
.L90:
	.word	-1,.L46,0,.L91-.L46,0,0
	.sdecl	'.debug_info',debug,cluster('_Exit')
	.sect	'.debug_info'
.L92:
	.word	196
	.half	3
	.word	.L93
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L95,.L94
	.byte	2
	.word	.L73
	.byte	3
	.byte	'_Exit',0,1,158,11,6,1,1,1
	.word	.L50,.L185,.L49
	.byte	4
	.word	.L50,.L185
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('_Exit')
	.sect	'.debug_abbrev'
.L93:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('_Exit')
	.sect	'.debug_line'
.L94:
	.word	.L355-.L354
.L354:
	.half	3
	.word	.L357-.L356
.L356:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L357:
	.byte	5,10,7,0,5,2
	.word	.L50
	.byte	3,159,11,1,5,5,9
	.half	.L11-.L50
	.byte	3,2,1,5,10,9
	.half	.L10-.L11
	.byte	3,126,1,5,1,9
	.half	.L358-.L10
	.byte	3,4,1,7,9
	.half	.L96-.L358
	.byte	0,1,1
.L355:
	.sdecl	'.debug_ranges',debug,cluster('_Exit')
	.sect	'.debug_ranges'
.L95:
	.word	-1,.L50,0,.L96-.L50,0,0
	.sdecl	'.debug_info',debug,cluster('_c_init')
	.sect	'.debug_info'
.L97:
	.word	379
	.half	3
	.word	.L98
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L100,.L99
	.byte	2
	.word	.L73
	.byte	3
	.byte	'_c_init',0,1,195,11,6,1,1,1
	.word	.L52,.L186,.L51
	.byte	4
	.byte	'CoreNumber',0,1,195,11,21
	.word	.L158,.L187
	.byte	4
	.byte	'Copytable',0,1,195,11,40
	.word	.L158,.L188
	.byte	5
	.word	.L52,.L186
	.byte	6
	.byte	'table',0,1,197,11,11
	.word	.L180,.L189
	.byte	6
	.byte	'type',0,1,199,11,10
	.word	.L158,.L190
	.byte	6
	.byte	'src',0,1,200,11,11
	.word	.L180,.L191
	.byte	6
	.byte	'dest',0,1,201,11,11
	.word	.L180,.L192
	.byte	6
	.byte	'lenb',0,1,202,11,10
	.word	.L158,.L193
	.byte	6
	.byte	'tempsrc',0,1,203,11,10
	.word	.L194,.L195
	.byte	6
	.byte	'tempdest',0,1,204,11,10
	.word	.L194,.L196
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_c_init')
	.sect	'.debug_abbrev'
.L98:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_c_init')
	.sect	'.debug_line'
.L99:
	.word	.L360-.L359
.L359:
	.half	3
	.word	.L362-.L361
.L361:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L362:
	.byte	5,9,7,0,5,2
	.word	.L52
	.byte	3,205,11,1,5,11,9
	.half	.L245-.L52
	.byte	3,1,1,5,17,9
	.half	.L246-.L245
	.byte	1,5,32,9
	.half	.L363-.L246
	.byte	3,2,1,5,22,9
	.half	.L14-.L363
	.byte	3,2,1,5,10,9
	.half	.L247-.L14
	.byte	1,5,28,9
	.half	.L249-.L247
	.byte	1,5,21,9
	.half	.L364-.L249
	.byte	3,1,1,5,9,9
	.half	.L248-.L364
	.byte	1,5,27,9
	.half	.L251-.L248
	.byte	1,5,12,9
	.half	.L365-.L251
	.byte	3,1,1,5,18,9
	.half	.L252-.L365
	.byte	1,5,10,9
	.half	.L366-.L252
	.byte	3,3,1,5,21,7,9
	.half	.L367-.L366
	.byte	3,1,1,5,26,9
	.half	.L250-.L367
	.byte	1,5,56,9
	.half	.L253-.L250
	.byte	1,5,11,9
	.half	.L368-.L253
	.byte	1,5,20,7,9
	.half	.L369-.L368
	.byte	3,1,1,5,25,9
	.half	.L254-.L369
	.byte	1,5,55,9
	.half	.L255-.L254
	.byte	1,5,52,9
	.half	.L370-.L255
	.byte	1,5,14,7,9
	.half	.L16-.L370
	.byte	3,3,1,5,20,9
	.half	.L371-.L16
	.byte	1,5,7,9
	.half	.L372-.L371
	.byte	3,1,1,5,9,9
	.half	.L15-.L372
	.byte	3,5,1,5,18,7,9
	.half	.L373-.L15
	.byte	3,1,1,5,23,9
	.half	.L256-.L373
	.byte	1,5,53,9
	.half	.L257-.L256
	.byte	1,5,50,9
	.half	.L374-.L257
	.byte	1,5,14,7,9
	.half	.L375-.L374
	.byte	3,2,1,5,20,9
	.half	.L376-.L375
	.byte	1,5,7,9
	.half	.L377-.L376
	.byte	3,1,1,5,9,9
	.half	.L19-.L377
	.byte	3,5,1,5,18,7,9
	.half	.L378-.L19
	.byte	3,1,1,5,23,9
	.half	.L258-.L378
	.byte	1,5,53,9
	.half	.L259-.L258
	.byte	1,5,50,9
	.half	.L379-.L259
	.byte	1,5,14,7,9
	.half	.L380-.L379
	.byte	3,2,1,5,20,9
	.half	.L381-.L380
	.byte	1,5,7,9
	.half	.L382-.L381
	.byte	3,1,1,5,5,9
	.half	.L22-.L382
	.byte	3,5,1,5,16,7,9
	.half	.L383-.L22
	.byte	3,3,1,5,17,9
	.half	.L260-.L383
	.byte	3,2,1,5,23,9
	.half	.L27-.L260
	.byte	3,2,1,5,21,9
	.half	.L384-.L27
	.byte	1,5,31,9
	.half	.L385-.L384
	.byte	1,5,18,9
	.half	.L386-.L385
	.byte	1,5,13,9
	.half	.L387-.L386
	.byte	3,1,1,5,17,9
	.half	.L26-.L387
	.byte	3,125,1,5,5,7,9
	.half	.L25-.L26
	.byte	3,6,1,5,17,7,9
	.half	.L388-.L25
	.byte	3,4,1,5,23,9
	.half	.L30-.L388
	.byte	3,2,1,5,21,9
	.half	.L389-.L30
	.byte	1,5,18,9
	.half	.L390-.L389
	.byte	1,5,13,9
	.half	.L391-.L390
	.byte	3,1,1,5,17,9
	.half	.L29-.L391
	.byte	3,125,1,5,12,7,9
	.half	.L28-.L29
	.byte	3,6,1,5,18,9
	.half	.L392-.L28
	.byte	1,5,10,9
	.half	.L12-.L392
	.byte	3,71,1,5,25,7,9
	.half	.L393-.L12
	.byte	1,5,1,7,9
	.half	.L394-.L393
	.byte	3,59,1,7,9
	.half	.L101-.L394
	.byte	0,1,1
.L360:
	.sdecl	'.debug_ranges',debug,cluster('_c_init')
	.sect	'.debug_ranges'
.L100:
	.word	-1,.L52,0,.L101-.L52,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_info'
.L102:
	.word	210
	.half	3
	.word	.L103
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L105,.L104
	.byte	2
	.word	.L73
	.byte	3
	.byte	'Mcal_Core0Container',0,1,190,13,6,1,1,1
	.word	.L58,.L197,.L57
	.byte	4
	.word	.L58,.L197
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_abbrev'
.L103:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_line'
.L104:
	.word	.L396-.L395
.L395:
	.half	3
	.word	.L398-.L397
.L397:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L398:
	.byte	5,74,7,0,5,2
	.word	.L58
	.byte	3,202,13,1,5,34,9
	.half	.L32-.L58
	.byte	1,5,64,9
	.half	.L399-.L32
	.byte	1,5,38,9
	.half	.L400-.L399
	.byte	1,5,74,9
	.half	.L401-.L400
	.byte	1,5,18,7,9
	.half	.L402-.L401
	.byte	3,12,1,5,35,9
	.half	.L403-.L402
	.byte	3,6,1,5,33,9
	.half	.L404-.L403
	.byte	1,5,15,9
	.half	.L405-.L404
	.byte	3,7,1,5,1,9
	.half	.L406-.L405
	.byte	3,10,1,7,9
	.half	.L106-.L406
	.byte	0,1,1
.L396:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_ranges'
.L105:
	.word	-1,.L58,0,.L106-.L58,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_info'
.L107:
	.word	210
	.half	3
	.word	.L108
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L110,.L109
	.byte	2
	.word	.L73
	.byte	3
	.byte	'Mcal_Core1Container',0,1,244,13,6,1,1,1
	.word	.L60,.L198,.L59
	.byte	4
	.word	.L60,.L198
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_abbrev'
.L108:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_line'
.L109:
	.word	.L408-.L407
.L407:
	.half	3
	.word	.L410-.L409
.L409:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L410:
	.byte	5,41,7,0,5,2
	.word	.L60
	.byte	3,247,13,1,5,33,9
	.half	.L34-.L60
	.byte	1,5,41,9
	.half	.L411-.L34
	.byte	1,5,3,7,9
	.half	.L412-.L411
	.byte	3,1,1,5,10,9
	.half	.L413-.L412
	.byte	3,2,1,5,5,9
	.half	.L37-.L413
	.byte	3,2,1,5,20,9
	.half	.L414-.L37
	.byte	1,5,10,9
	.half	.L36-.L414
	.byte	3,126,1,5,1,9
	.half	.L415-.L36
	.byte	3,18,1,7,9
	.half	.L111-.L415
	.byte	0,1,1
.L408:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_ranges'
.L110:
	.word	-1,.L60,0,.L111-.L60,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_info'
.L112:
	.word	210
	.half	3
	.word	.L113
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L115,.L114
	.byte	2
	.word	.L73
	.byte	3
	.byte	'Mcal_Core2Container',0,1,146,14,6,1,1,1
	.word	.L62,.L199,.L61
	.byte	4
	.word	.L62,.L199
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_abbrev'
.L113:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_line'
.L114:
	.word	.L417-.L416
.L416:
	.half	3
	.word	.L419-.L418
.L418:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L419:
	.byte	5,41,7,0,5,2
	.word	.L62
	.byte	3,161,14,1,5,33,9
	.half	.L38-.L62
	.byte	1,5,41,9
	.half	.L420-.L38
	.byte	1,5,3,7,9
	.half	.L421-.L420
	.byte	3,13,1,5,10,9
	.half	.L422-.L421
	.byte	3,22,1,5,5,9
	.half	.L41-.L422
	.byte	3,2,1,5,20,9
	.half	.L423-.L41
	.byte	1,5,10,9
	.half	.L40-.L423
	.byte	3,126,1,5,1,9
	.half	.L424-.L40
	.byte	3,16,1,7,9
	.half	.L116-.L424
	.byte	0,1,1
.L417:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_ranges'
.L115:
	.word	-1,.L62,0,.L116-.L62,0,0
	.sdecl	'.debug_info',debug,cluster('safety_endinit_reset')
	.sect	'.debug_info'
.L117:
	.word	210
	.half	3
	.word	.L118
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L120,.L119
	.byte	2
	.word	.L73
	.byte	3
	.byte	'safety_endinit_reset',0,1,218,14,13,1,1
	.word	.L64,.L200,.L63
	.byte	4
	.word	.L64,.L200
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('safety_endinit_reset')
	.sect	'.debug_abbrev'
.L118:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('safety_endinit_reset')
	.sect	'.debug_line'
.L119:
	.word	.L426-.L425
.L425:
	.half	3
	.word	.L428-.L427
.L427:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L428:
	.byte	5,25,7,0,5,2
	.word	.L64
	.byte	3,219,14,1,5,1,9
	.half	.L429-.L64
	.byte	3,1,1,7,9
	.half	.L121-.L429
	.byte	0,1,1
.L426:
	.sdecl	'.debug_ranges',debug,cluster('safety_endinit_reset')
	.sect	'.debug_ranges'
.L120:
	.word	-1,.L64,0,.L121-.L64,0,0
	.sdecl	'.debug_info',debug,cluster('safety_endinit_set')
	.sect	'.debug_info'
.L122:
	.word	208
	.half	3
	.word	.L123
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L125,.L124
	.byte	2
	.word	.L73
	.byte	3
	.byte	'safety_endinit_set',0,1,224,14,13,1,1
	.word	.L66,.L201,.L65
	.byte	4
	.word	.L66,.L201
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('safety_endinit_set')
	.sect	'.debug_abbrev'
.L123:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('safety_endinit_set')
	.sect	'.debug_line'
.L124:
	.word	.L431-.L430
.L430:
	.half	3
	.word	.L433-.L432
.L432:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L433:
	.byte	5,23,7,0,5,2
	.word	.L66
	.byte	3,225,14,1,5,1,9
	.half	.L434-.L66
	.byte	3,1,1,7,9
	.half	.L126-.L434
	.byte	0,1,1
.L431:
	.sdecl	'.debug_ranges',debug,cluster('safety_endinit_set')
	.sect	'.debug_ranges'
.L125:
	.word	-1,.L66,0,.L126-.L66,0,0
	.sdecl	'.debug_info',debug,cluster('endinit_reset')
	.sect	'.debug_info'
.L127:
	.word	224
	.half	3
	.word	.L128
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L130,.L129
	.byte	2
	.word	.L73
	.byte	3
	.byte	'endinit_reset',0,1,230,14,13,1,1
	.word	.L68,.L202,.L67
	.byte	4
	.word	.L68,.L202
	.byte	5
	.byte	'CoreID',0,1,232,14,10
	.word	.L158,.L203
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('endinit_reset')
	.sect	'.debug_abbrev'
.L128:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('endinit_reset')
	.sect	'.debug_line'
.L129:
	.word	.L436-.L435
.L435:
	.half	3
	.word	.L438-.L437
.L437:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L438:
	.byte	5,28,7,0,5,2
	.word	.L68
	.byte	3,231,14,1,5,46,9
	.half	.L439-.L68
	.byte	1,5,25,9
	.half	.L266-.L439
	.byte	3,1,1,5,1,9
	.half	.L267-.L266
	.byte	3,1,1,7,9
	.half	.L131-.L267
	.byte	0,1,1
.L436:
	.sdecl	'.debug_ranges',debug,cluster('endinit_reset')
	.sect	'.debug_ranges'
.L130:
	.word	-1,.L68,0,.L131-.L68,0,0
	.sdecl	'.debug_info',debug,cluster('endinit_set')
	.sect	'.debug_info'
.L132:
	.word	222
	.half	3
	.word	.L133
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L135,.L134
	.byte	2
	.word	.L73
	.byte	3
	.byte	'endinit_set',0,1,237,14,13,1,1
	.word	.L70,.L204,.L69
	.byte	4
	.word	.L70,.L204
	.byte	5
	.byte	'CoreID',0,1,239,14,10
	.word	.L158,.L205
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('endinit_set')
	.sect	'.debug_abbrev'
.L133:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('endinit_set')
	.sect	'.debug_line'
.L134:
	.word	.L441-.L440
.L440:
	.half	3
	.word	.L443-.L442
.L442:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L443:
	.byte	5,28,7,0,5,2
	.word	.L70
	.byte	3,238,14,1,5,46,9
	.half	.L444-.L70
	.byte	1,5,23,9
	.half	.L268-.L444
	.byte	3,1,1,5,1,9
	.half	.L269-.L268
	.byte	3,1,1,7,9
	.half	.L136-.L269
	.byte	0,1,1
.L441:
	.sdecl	'.debug_ranges',debug,cluster('endinit_set')
	.sect	'.debug_ranges'
.L135:
	.word	-1,.L70,0,.L136-.L70,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_info'
.L137:
	.word	219
	.half	3
	.word	.L138
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L140,.L139
	.byte	2
	.word	.L73
	.byte	3
	.byte	'Mcal_lGetEcumCfgSelector',0,1,145,13,7
	.word	.L169
	.byte	1,1,1
	.word	.L54,.L206,.L53
	.byte	4
	.word	.L54,.L206
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_abbrev'
.L138:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_line'
.L139:
	.word	.L446-.L445
.L445:
	.half	3
	.word	.L448-.L447
.L447:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L448:
	.byte	5,9,7,0,5,2
	.word	.L54
	.byte	3,148,13,1,5,2,9
	.half	.L449-.L54
	.byte	1,5,1,9
	.half	.L31-.L449
	.byte	3,1,1,7,9
	.half	.L141-.L31
	.byte	0,1,1
.L446:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_ranges'
.L140:
	.word	-1,.L54,0,.L141-.L54,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_info'
.L142:
	.word	257
	.half	3
	.word	.L143
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L145,.L144
	.byte	2
	.word	.L73
	.byte	3
	.byte	'Mcal_EcuMInit',0,1,155,13,6,1,1,1
	.word	.L56,.L207,.L55
	.byte	4
	.word	.L56,.L207
	.byte	5
	.byte	'CfgSelector',0,1,158,13,9
	.word	.L169,.L208
	.byte	5
	.byte	'EcuMConfigPtr',0,1,161,13,39
	.word	.L209,.L210
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_abbrev'
.L143:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_line'
.L144:
	.word	.L451-.L450
.L450:
	.half	3
	.word	.L453-.L452
.L452:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L453:
	.byte	5,41,7,0,5,2
	.word	.L56
	.byte	3,173,13,1,5,21,9
	.half	.L261-.L56
	.byte	3,1,1,5,44,9
	.half	.L454-.L261
	.byte	1,5,43,9
	.half	.L262-.L454
	.byte	1,5,4,9
	.half	.L263-.L262
	.byte	3,4,1,5,17,9
	.half	.L455-.L263
	.byte	1,5,18,9
	.half	.L456-.L455
	.byte	3,1,1,5,13,9
	.half	.L457-.L456
	.byte	3,3,1,5,1,9
	.half	.L265-.L457
	.byte	3,1,1,7,9
	.half	.L146-.L265
	.byte	0,1,1
.L451:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_ranges'
.L145:
	.word	-1,.L56,0,.L146-.L56,0,0
	.sdecl	'.debug_info',debug,cluster('Bmiheader')
	.sect	'.debug_info'
.L147:
	.word	178
	.half	3
	.word	.L148
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L73
	.byte	3
	.byte	'Bmiheader',0,6,230,2,15
	.word	.L211
	.byte	1,5,3
	.word	Bmiheader
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Bmiheader')
	.sect	'.debug_abbrev'
.L148:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuInitCompletedSem')
	.sect	'.debug_info'
.L149:
	.word	193
	.half	3
	.word	.L150
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L73
	.byte	3
	.byte	'Mcal_CpuInitCompletedSem',0,6,147,3,17
	.word	.L212
	.byte	1,5,3
	.word	Mcal_CpuInitCompletedSem
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuInitCompletedSem')
	.sect	'.debug_abbrev'
.L150:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CoreInit')
	.sect	'.debug_info'
.L151:
	.word	182
	.half	3
	.word	.L152
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L73
	.byte	3
	.byte	'Mcal_CoreInit',0,6,138,5,23
	.word	.L213
	.byte	1,5,3
	.word	Mcal_CoreInit
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CoreInit')
	.sect	'.debug_abbrev'
.L152:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('TempCounterCPU1')
	.sect	'.debug_info'
.L153:
	.word	184
	.half	3
	.word	.L154
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L73
	.byte	3
	.byte	'TempCounterCPU1',0,6,242,13,17
	.word	.L214
	.byte	1,5,3
	.word	TempCounterCPU1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('TempCounterCPU1')
	.sect	'.debug_abbrev'
.L154:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('TempCounterCPU2')
	.sect	'.debug_info'
.L155:
	.word	184
	.half	3
	.word	.L156
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L73
	.byte	3
	.byte	'TempCounterCPU2',0,6,242,13,36
	.word	.L215
	.byte	1,5,3
	.word	TempCounterCPU2
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('TempCounterCPU2')
	.sect	'.debug_abbrev'
.L156:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_loc'
.L57:
	.word	-1,.L58,0,.L197-.L58
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_loc'
.L59:
	.word	-1,.L60,0,.L198-.L60
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_loc'
.L61:
	.word	-1,.L62,0,.L199-.L62
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_loc'
.L208:
	.word	-1,.L56,.L261-.L56,.L262-.L56
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
.L210:
	.word	-1,.L56,.L263-.L56,.L207-.L56
	.half	1
	.byte	111
	.word	.L264-.L56,.L265-.L56
	.half	1
	.byte	100
	.word	0,0
.L55:
	.word	-1,.L56,0,.L207-.L56
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_loc'
.L159:
	.word	-1,.L72,0,.L157-.L72
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L71:
	.word	-1,.L72,0,.L270-.L72
	.half	2
	.byte	138,0
	.word	.L270-.L72,.L157-.L72
	.half	2
	.byte	138,8
	.word	.L157-.L72,.L157-.L72
	.half	2
	.byte	138,0
	.word	0,0
.L161:
	.word	-1,.L72,0,.L157-.L72
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_loc'
.L53:
	.word	-1,.L54,0,.L206-.L54
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_Exit')
	.sect	'.debug_loc'
.L49:
	.word	-1,.L50,0,.L185-.L50
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_Mcal_Start')
	.sect	'.debug_loc'
.L170:
	.word	-1,.L48,.L216-.L48,.L162-.L48
	.half	5
	.byte	144,36,157,32,0
	.word	.L243-.L48,.L244-.L48
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L164:
	.word	-1,.L48,.L217-.L48,.L162-.L48
	.half	1
	.byte	111
	.word	0,0
.L183:
	.word	-1,.L48,.L241-.L48,.L7-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
.L174:
	.word	-1,.L48,.L219-.L48,.L220-.L48
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L47:
	.word	-1,.L48,0,.L162-.L48
	.half	2
	.byte	138,0
	.word	0,0
.L178:
	.word	-1,.L48,.L231-.L48,.L2-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	.L226-.L48,.L224-.L48
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L179:
	.word	-1,.L48,.L234-.L48,.L235-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	.L236-.L48,.L224-.L48
	.half	5
	.byte	144,32,157,32,32
	.word	0,0
.L181:
	.word	-1,.L48,.L221-.L48,.L222-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	.L223-.L48,.L224-.L48
	.half	1
	.byte	98
	.word	.L229-.L48,.L230-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	.L232-.L48,.L233-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
.L167:
	.word	-1,.L48,.L237-.L48,.L238-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	.L239-.L48,.L240-.L48
	.half	1
	.byte	98
	.word	0,0
.L168:
	.word	-1,.L48,.L238-.L48,.L241-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	.L240-.L48,.L242-.L48
	.half	1
	.byte	98
	.word	0,0
.L176:
	.word	-1,.L48,.L225-.L48,.L226-.L48
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L165:
	.word	-1,.L48,.L218-.L48,.L219-.L48
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L177:
	.word	-1,.L48,.L227-.L48,.L228-.L48
	.half	5
	.byte	144,32,157,32,32
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_START')
	.sect	'.debug_loc'
.L45:
	.word	-1,.L46,0,.L184-.L46
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_c_init')
	.sect	'.debug_loc'
.L188:
	.word	-1,.L52,0,.L186-.L52
	.half	5
	.byte	144,34,157,32,32
	.word	0,0
.L187:
	.word	-1,.L52,0,.L186-.L52
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L51:
	.word	-1,.L52,0,.L186-.L52
	.half	2
	.byte	138,0
	.word	0,0
.L192:
	.word	-1,.L52,.L247-.L52,.L248-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	.L249-.L52,.L12-.L52
	.half	1
	.byte	98
	.word	.L250-.L52,.L253-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	.L254-.L52,.L255-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	.L256-.L52,.L257-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	.L258-.L52,.L259-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L193:
	.word	-1,.L52,.L252-.L52,.L12-.L52
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
.L191:
	.word	-1,.L52,.L248-.L52,.L250-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	.L251-.L52,.L12-.L52
	.half	1
	.byte	100
	.word	0,0
.L189:
	.word	-1,.L52,.L245-.L52,.L186-.L52
	.half	1
	.byte	111
	.word	0,0
.L196:
	.word	-1,.L52,.L260-.L52,.L25-.L52
	.half	1
	.byte	101
	.word	0,0
.L195:
	.word	0,0
.L190:
	.word	-1,.L52,.L246-.L52,.L186-.L52
	.half	5
	.byte	144,32,157,32,32
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('endinit_reset')
	.sect	'.debug_loc'
.L203:
	.word	-1,.L68,.L266-.L68,.L267-.L68
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L67:
	.word	-1,.L68,0,.L202-.L68
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('endinit_set')
	.sect	'.debug_loc'
.L205:
	.word	-1,.L70,.L268-.L70,.L269-.L70
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L69:
	.word	-1,.L70,0,.L204-.L70
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('safety_endinit_reset')
	.sect	'.debug_loc'
.L63:
	.word	-1,.L64,0,.L200-.L64
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('safety_endinit_set')
	.sect	'.debug_loc'
.L65:
	.word	-1,.L66,0,.L201-.L66
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L458:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('_START')
	.sect	'.debug_frame'
	.word	24
	.word	.L458,.L46,.L184-.L46
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('_Mcal_Start')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L48,.L162-.L48
	.sdecl	'.debug_frame',debug,cluster('_Exit')
	.sect	'.debug_frame'
	.word	24
	.word	.L458,.L50,.L185-.L50
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('_c_init')
	.sect	'.debug_frame'
	.word	20
	.word	.L458,.L52,.L186-.L52
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_frame'
	.word	24
	.word	.L458,.L54,.L206-.L54
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L56,.L207-.L56
	.sdecl	'.debug_frame',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L58,.L197-.L58
	.sdecl	'.debug_frame',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_frame'
	.word	24
	.word	.L458,.L60,.L198-.L60
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_frame'
	.word	24
	.word	.L458,.L62,.L199-.L62
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('safety_endinit_reset')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L64,.L200-.L64
	.sdecl	'.debug_frame',debug,cluster('safety_endinit_set')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L66,.L201-.L66
	.sdecl	'.debug_frame',debug,cluster('endinit_reset')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L68,.L202-.L68
	.sdecl	'.debug_frame',debug,cluster('endinit_set')
	.sect	'.debug_frame'
	.word	12
	.word	.L458,.L70,.L204-.L70
	.sdecl	'.debug_frame',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_frame'
	.word	48
	.word	.L458,.L72,.L157-.L72
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L270-.L72)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L157-.L270)/2
	.byte	19,0,8,26,0,0


	; Module end
