Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 25 13:32:22 2023
| Host         : DESKTOP-U6ENOLQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -pb system_top_wrapper_timing_summary_routed.pb -rpx system_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.960        0.000                      0                96712        0.020        0.000                      0                96672        3.000        0.000                       0                 32195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 5.000}        10.000          100.000         
  clk_out1_system_top_core_clkwiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_system_top_core_clkwiz_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 5.864        0.000                      0                 2047        0.037        0.000                      0                 2047        3.000        0.000                       0                   819  
  clk_out1_system_top_core_clkwiz_0        4.960        0.000                      0                73414        0.020        0.000                      0                73414        8.750        0.000                       0                 31373  
  clkfbout_system_top_core_clkwiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_top_core_clkwiz_0  clk_fpga_0                              18.601        0.000                      0                   20                                                                        
clk_fpga_0                         clk_out1_system_top_core_clkwiz_0        8.640        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_fpga_0                         clk_fpga_0                               7.497        0.000                      0                  111        0.358        0.000                      0                  111  
**async_default**                  clk_out1_system_top_core_clkwiz_0  clk_out1_system_top_core_clkwiz_0       11.617        0.000                      0                21100        0.295        0.000                      0                21100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.903ns (23.088%)  route 3.008ns (76.912%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=51, routed)          1.732     5.156    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[3]
    SLICE_X32Y93         LUT4 (Prop_lut4_I2_O)        0.301     5.457 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0/O
                         net (fo=1, routed)           0.661     6.118    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0_n_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.242 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.615     6.857    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDPE (Setup_fdpe_C_D)       -0.058    12.721    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.805ns (22.828%)  route 2.721ns (77.172%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=51, routed)          1.735     5.159    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRB3
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.327     5.486 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/O
                         net (fo=1, routed)           0.986     6.472    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17_n_3
    SLICE_X40Y94         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.479    12.658    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X40Y94         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)       -0.329    12.404    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.808ns (22.699%)  route 2.752ns (77.301%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=51, routed)          1.947     5.371    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRC3
    SLICE_X38Y95         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.330     5.701 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/O
                         net (fo=1, routed)           0.804     6.506    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29_n_5
    SLICE_X33Y96         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.479    12.658    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X33Y96         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.300    12.467    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.808ns (22.883%)  route 2.723ns (77.117%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=51, routed)          1.953     5.377    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/ADDRC3
    SLICE_X36Y94         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.330     5.707 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMC/O
                         net (fo=1, routed)           0.770     6.477    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46_n_5
    SLICE_X34Y94         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.480    12.659    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X34Y94         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)       -0.220    12.514    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.903ns (24.262%)  route 2.819ns (75.738%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=51, routed)          1.732     5.156    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[3]
    SLICE_X32Y93         LUT4 (Prop_lut4_I2_O)        0.301     5.457 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0/O
                         net (fo=1, routed)           0.661     6.118    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0_n_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.242 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.426     6.668    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDPE (Setup_fdpe_C_D)       -0.061    12.718    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.580ns (18.595%)  route 2.539ns (81.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.694     2.988    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           1.026     4.470    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_arvalid
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.594 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__1/O
                         net (fo=76, routed)          1.513     6.107    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WE
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.476    12.655    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WCLK
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA/CLK
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.197    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.580ns (18.595%)  route 2.539ns (81.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.694     2.988    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           1.026     4.470    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_arvalid
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.594 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__1/O
                         net (fo=76, routed)          1.513     6.107    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WE
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.476    12.655    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WCLK
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA_D1/CLK
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.197    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.580ns (18.595%)  route 2.539ns (81.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.694     2.988    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           1.026     4.470    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_arvalid
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.594 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__1/O
                         net (fo=76, routed)          1.513     6.107    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WE
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.476    12.655    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WCLK
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB/CLK
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.197    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.580ns (18.595%)  route 2.539ns (81.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.694     2.988    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           1.026     4.470    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_arvalid
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.594 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__1/O
                         net (fo=76, routed)          1.513     6.107    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WE
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.476    12.655    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WCLK
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB_D1/CLK
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.197    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.580ns (18.595%)  route 2.539ns (81.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.694     2.988    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           1.026     4.470    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_arvalid
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.594 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__1/O
                         net (fo=76, routed)          1.513     6.107    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WE
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.476    12.655    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/WCLK
    SLICE_X32Y88         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMC/CLK
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.197    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_69/RAMC
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  6.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.574     0.910    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.056     1.106    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA0
    SLICE_X26Y99         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.844     1.210    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X26Y99         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.070    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.740%)  route 0.189ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.656     0.992    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y102        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.189     1.322    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/D[13]
    SLICE_X26Y98         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.844     1.210    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.076     1.251    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.573     0.909    system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X27Y96         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.116     1.166    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X30Y96         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.844     1.210    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X30Y96         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.093    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMD32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y85         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.274     1.323    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X26Y85         RAMS32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X26Y85         RAMS32                                       r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y83     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y83     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y82     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y82     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y83     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y83     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y82     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y82     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y87     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y84     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_core_clkwiz_0
  To Clock:  clk_out1_system_top_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.748ns  (logic 0.642ns (4.353%)  route 14.106ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 22.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.276    17.693    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y42        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.625    22.804    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y42        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[1]/C
                         clock pessimism              0.115    22.919    
                         clock uncertainty           -0.098    22.821    
    SLICE_X104Y42        FDCE (Setup_fdce_C_CE)      -0.169    22.652    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.748ns  (logic 0.642ns (4.353%)  route 14.106ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 22.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.276    17.693    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y42        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.625    22.804    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y42        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[2]/C
                         clock pessimism              0.115    22.919    
                         clock uncertainty           -0.098    22.821    
    SLICE_X104Y42        FDCE (Setup_fdce_C_CE)      -0.169    22.652    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.748ns  (logic 0.642ns (4.353%)  route 14.106ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 22.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.276    17.693    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y42        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.625    22.804    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y42        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[3]/C
                         clock pessimism              0.115    22.919    
                         clock uncertainty           -0.098    22.821    
    SLICE_X104Y42        FDCE (Setup_fdce_C_CE)      -0.169    22.652    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.608ns  (logic 0.642ns (4.395%)  route 13.966ns (95.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.136    17.553    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[4]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X104Y43        FDCE (Setup_fdce_C_CE)      -0.169    22.653    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.608ns  (logic 0.642ns (4.395%)  route 13.966ns (95.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.136    17.553    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[5]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X104Y43        FDCE (Setup_fdce_C_CE)      -0.169    22.653    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.608ns  (logic 0.642ns (4.395%)  route 13.966ns (95.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.136    17.553    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[6]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X104Y43        FDCE (Setup_fdce_C_CE)      -0.169    22.653    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.608ns  (logic 0.642ns (4.395%)  route 13.966ns (95.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)       10.136    17.553    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y43        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[7]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X104Y43        FDCE (Setup_fdce_C_CE)      -0.169    22.653    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_11/Radix22ButterflyG1_NF_btf1_re_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.394ns  (logic 0.642ns (4.460%)  route 13.752ns (95.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.738 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.828     7.291    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.415 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1/O
                         net (fo=1024, routed)        9.924    17.339    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_11/Radix22ButterflyG1_NF_btf1_re_reg_reg[16]_4[0]
    SLICE_X76Y9          FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_11/Radix22ButterflyG1_NF_btf1_re_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.559    22.738    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_11/IPCORE_CLK
    SLICE_X76Y9          FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_11/Radix22ButterflyG1_NF_btf1_re_reg_reg[16]/C
                         clock pessimism              0.115    22.853    
                         clock uncertainty           -0.098    22.755    
    SLICE_X76Y9          FDCE (Setup_fdce_C_CE)      -0.205    22.550    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_11/Radix22ButterflyG1_NF_btf1_re_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         22.550    
                         arrival time                         -17.339    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 0.642ns (4.440%)  route 13.816ns (95.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)        9.987    17.403    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y44        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y44        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[10]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X104Y44        FDCE (Setup_fdce_C_CE)      -0.169    22.653    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 0.642ns (4.440%)  route 13.816ns (95.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.651     2.945    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y92         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDPE (Prop_fdpe_C_Q)         0.518     3.463 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/Q
                         net (fo=1917, routed)        3.829     7.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/dut_enable
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.416 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/Radix22ButterflyG1_NF_btf1_re_reg[16]_i_1__1/O
                         net (fo=1024, routed)        9.987    17.403    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf2_im_reg_reg[1]_0[0]
    SLICE_X104Y44        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/IPCORE_CLK
    SLICE_X104Y44        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[11]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X104Y44        FDCE (Setup_fdce_C_CE)      -0.169    22.653    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_3_31/Radix22ButterflyG1_NF_btf1_re_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (63.051%)  route 0.147ns (36.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/IPCORE_CLK
    SLICE_X40Y50         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]/Q
                         net (fo=2, routed)           0.147     1.181    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_prod1_re_reg_reg_n_0_[21]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.226 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4_i_3__29/O
                         net (fo=1, routed)           0.000     1.226    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4_i_3__29_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.291 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.291    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4_n_6
    SLICE_X39Y49         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.830     1.196    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/IPCORE_CLK
    SLICE_X39Y49         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_reg[21]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.105     1.271    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_23/u_MUL4_2/Complex4Add_multRes_re_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.219%)  route 0.210ns (59.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.546     0.882    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/IPCORE_CLK
    SLICE_X48Y70         FDRE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg[17]/Q
                         net (fo=1, routed)           0.210     1.232    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg_n_0_[17]
    SLICE_X52Y70         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.809     1.175    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/IPCORE_CLK
    SLICE_X52Y70         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[17]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.072     1.212    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.546     0.882    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/IPCORE_CLK
    SLICE_X49Y70         FDRE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg[21]/Q
                         net (fo=1, routed)           0.219     1.242    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/prod1_re_reg_n_0_[21]
    SLICE_X52Y70         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.809     1.175    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/IPCORE_CLK
    SLICE_X52Y70         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.076     1.216    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_15/u_MUL4_2/Complex4Add_prod1_re_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_prod2_im_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.338ns (70.032%)  route 0.145ns (29.968%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.607     0.943    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/IPCORE_CLK
    SLICE_X91Y99         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_prod2_im_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDCE (Prop_fdce_C_Q)         0.141     1.084 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_prod2_im_reg_reg[13]/Q
                         net (fo=1, routed)           0.145     1.228    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_prod2_im_reg[13]
    SLICE_X91Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.273 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg[15]_i_5/O
                         net (fo=1, routed)           0.000     1.273    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg[15]_i_5_n_0
    SLICE_X91Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.425 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.425    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg_next[14]
    SLICE_X91Y101        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.963     1.329    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/IPCORE_CLK
    SLICE_X91Y101        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg_reg[14]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X91Y101        FDCE (Hold_fdce_C_D)         0.105     1.399    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/Complex4Add_multRes_im_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/prod2_re_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/Complex4Add_prod2_re_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.679%)  route 0.224ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.636     0.972    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/IPCORE_CLK
    SLICE_X107Y50        FDRE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/prod2_re_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/prod2_re_reg[15]/Q
                         net (fo=1, routed)           0.224     1.336    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/prod2_re_reg_n_0_[15]
    SLICE_X107Y49        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/Complex4Add_prod2_re_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.913     1.279    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/IPCORE_CLK
    SLICE_X107Y49        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/Complex4Add_prod2_re_reg_reg[15]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.059     1.308    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_25/u_MUL4_2/Complex4Add_prod2_re_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod1_re_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.786%)  route 0.161ns (39.214%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.580     0.916    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/IPCORE_CLK
    SLICE_X67Y50         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod1_re_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod1_re_reg_reg[23]/Q
                         net (fo=2, routed)           0.161     1.217    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod1_re_reg[23]
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.262 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4_i_1__7/O
                         net (fo=1, routed)           0.000     1.262    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4_i_1__7_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.325 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.325    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_next[23]
    SLICE_X65Y48         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.854     1.220    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/IPCORE_CLK
    SLICE_X65Y48         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_reg[23]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.105     1.295    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_multRes_re_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/prod2_im_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod2_im_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.873%)  route 0.186ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.586     0.922    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/IPCORE_CLK
    SLICE_X62Y49         FDRE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/prod2_im_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/prod2_im_reg[5]/Q
                         net (fo=1, routed)           0.186     1.271    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/prod2_im_reg_n_0_[5]
    SLICE_X67Y51         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod2_im_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.849     1.215    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/IPCORE_CLK
    SLICE_X67Y51         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod2_im_reg_reg[5]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y51         FDCE (Hold_fdce_C_D)         0.055     1.240    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_9/u_MUL4_2/Complex4Add_prod2_im_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_prod1_im_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.312ns (63.732%)  route 0.178ns (36.268%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.636     0.972    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/IPCORE_CLK
    SLICE_X106Y99        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_prod1_im_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_prod1_im_reg_reg[14]/Q
                         net (fo=2, routed)           0.177     1.289    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_prod1_im_reg[14]
    SLICE_X109Y99        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.406 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.407    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[15]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.461 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.461    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_next[16]
    SLICE_X109Y100       FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.992     1.358    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/IPCORE_CLK
    SLICE_X109Y100       FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[16]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.105     1.428    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_25/u_MUL4_2/Complex4Add_multRes_im_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/prod2_im_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/Complex4Add_prod2_im_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.867%)  route 0.148ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.666     1.002    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/IPCORE_CLK
    SLICE_X89Y100        FDRE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/prod2_im_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/prod2_im_reg[29]/Q
                         net (fo=1, routed)           0.148     1.291    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/prod2_im_reg_n_0_[29]
    SLICE_X89Y99         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/Complex4Add_prod2_im_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.854     1.220    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/IPCORE_CLK
    SLICE_X89Y99         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/Complex4Add_prod2_im_reg_reg[29]/C
                         clock pessimism             -0.035     1.185    
    SLICE_X89Y99         FDCE (Hold_fdce_C_D)         0.072     1.257    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_23/u_MUL4_2/Complex4Add_prod2_im_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_prod1_re_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.454ns (87.024%)  route 0.068ns (12.976%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.608     0.944    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/IPCORE_CLK
    SLICE_X104Y96        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_prod1_re_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDCE (Prop_fdce_C_Q)         0.164     1.108 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_prod1_re_reg_reg[3]/Q
                         net (fo=2, routed)           0.067     1.175    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_prod1_re_reg[3]
    SLICE_X104Y96        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.292 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry/CO[3]
                         net (fo=1, routed)           0.000     1.292    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.332 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.332    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__0_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.372 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.372    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.412 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.412    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__2_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.465 r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.465    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_next[16]
    SLICE_X104Y100       FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.966     1.332    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/IPCORE_CLK
    SLICE_X104Y100       FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_reg[16]/C
                         clock pessimism             -0.035     1.297    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     1.431    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_19/u_MUL4_2/Complex4Add_multRes_re_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_core_clkwiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   system_top_i/core_clkwiz/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y58      system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_5_21/u_MUL4_2/prod2_re_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y53      system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_11/u_MUL4_1/prod1_re_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y40      system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_29/u_MUL4_1/prod2_re_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y3       system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_14_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y11      system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_20_re/u_FilterTap_2/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y3       system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_28_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y17      system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_5_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y18      system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_18_im/u_FilterTap_1/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y6       system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FilterBank/u_subFilter_24_re/u_FilterTap_1/fTap_addout_reg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y96     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y93     system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_core_clkwiz_0
  To Clock:  clkfbout_system_top_core_clkwiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_core_clkwiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_top_i/core_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_core_clkwiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.601ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.601ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.343ns  (logic 0.518ns (38.564%)  route 0.825ns (61.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.825     1.343    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y93         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)       -0.056    19.944    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.944    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                 18.601    

Slack (MET) :             18.658ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.520%)  route 0.793ns (63.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.793     1.249    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y100        FDRE (Setup_fdre_C_D)       -0.093    19.907    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                 18.658    

Slack (MET) :             18.690ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.478ns (43.786%)  route 0.614ns (56.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.614     1.092    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X32Y92         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)       -0.218    19.782    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.690    

Slack (MET) :             18.697ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.572%)  route 0.614ns (59.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.614     1.033    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y100        FDRE (Setup_fdre_C_D)       -0.270    19.730    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 18.697    

Slack (MET) :             18.701ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.884%)  route 0.748ns (62.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.748     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y100        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)       -0.095    19.905    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 18.701    

Slack (MET) :             18.719ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.345%)  route 0.594ns (58.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103                                     0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y103        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)       -0.268    19.732    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 18.719    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.398%)  route 0.763ns (62.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.763     1.219    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X26Y101        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X26Y101        FDRE (Setup_fdre_C_D)       -0.058    19.942    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.354%)  route 0.619ns (59.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.038    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y83         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X26Y83         FDRE (Setup_fdre_C_D)       -0.218    19.782    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 18.744    

Slack (MET) :             18.770ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.624%)  route 0.617ns (54.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105                                     0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.135    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X29Y105        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)       -0.095    19.905    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 18.770    

Slack (MET) :             18.806ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.924ns  (logic 0.478ns (51.739%)  route 0.446ns (48.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.446     0.924    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y93         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)       -0.270    19.730    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 18.806    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_top_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.337%)  route 0.674ns (61.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.674     1.093    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X33Y102        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)       -0.267     9.733    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.314%)  route 0.647ns (60.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.647     1.066    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X29Y98         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.278     9.722    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.695%)  route 0.754ns (62.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.754     1.210    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y87         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.442%)  route 0.592ns (58.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X29Y86         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.270     9.730    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.450%)  route 0.730ns (61.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.730     1.186    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X29Y86         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.957%)  route 0.630ns (60.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.630     1.049    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y94         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)       -0.218     9.782    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.131ns  (logic 0.456ns (40.312%)  route 0.675ns (59.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.675     1.131    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y103        FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.512%)  route 0.450ns (48.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.928    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y82         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y82         FDRE (Setup_fdre_C_D)       -0.267     9.733    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.772%)  route 0.636ns (58.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100                                     0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X29Y99         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y99         FDRE (Setup_fdre_C_D)       -0.103     9.897    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83                                      0.000     0.000 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.575     1.093    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X27Y83         FDRE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y83         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.814    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y94         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.374    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X30Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDPE (Recov_fdpe_C_PRE)     -0.361    12.418    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X30Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDPE (Recov_fdpe_C_PRE)     -0.361    12.418    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    12.420    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    12.420    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X31Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    12.420    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X31Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X31Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    12.420    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y94         FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X30Y94         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDPE (Recov_fdpe_C_PRE)     -0.319    12.460    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y94         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X30Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.460    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.617%)  route 1.475ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.652     2.946    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y98         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.475     4.877    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y94         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.525    12.704    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X30Y94         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.460    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  7.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.377%)  route 0.139ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X31Y84         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.139     1.187    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y84         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y84         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.377%)  route 0.139ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X31Y84         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.139     1.187    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y84         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y84         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.377%)  route 0.139ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X31Y84         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.139     1.187    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y84         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y84         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.377%)  route 0.139ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X31Y84         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.139     1.187    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y84         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y84         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.377%)  route 0.139ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X31Y84         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.139     1.187    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y84         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y84         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.377%)  route 0.139ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.572     0.908    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X31Y84         FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.139     1.187    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y84         FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.838     1.204    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y84         FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.922    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.640     0.976    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y105        FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDPE (Prop_fdpe_C_Q)         0.148     1.124 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.243    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y106        FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.911     1.277    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X32Y106        FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y106        FDCE (Remov_fdce_C_CLR)     -0.120     0.872    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.640     0.976    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y105        FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDPE (Prop_fdpe_C_Q)         0.148     1.124 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.243    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y106        FDCE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.911     1.277    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X32Y106        FDCE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y106        FDCE (Remov_fdce_C_CLR)     -0.120     0.872    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.640     0.976    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y105        FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDPE (Prop_fdpe_C_Q)         0.148     1.124 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.243    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y106        FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.911     1.277    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X32Y106        FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y106        FDPE (Remov_fdpe_C_PRE)     -0.124     0.868    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.958%)  route 0.192ns (60.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.659     0.995    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y102        FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDPE (Prop_fdpe_C_Q)         0.128     1.123 f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.192     1.315    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y102        FDPE                                         f  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.930     1.296    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y102        FDPE                                         r  system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        FDPE (Remov_fdpe_C_PRE)     -0.125     0.903    system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_core_clkwiz_0
  To Clock:  clk_out1_system_top_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[10]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[11]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[4]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[6]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[7]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[9]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_im_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[4]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.518ns (6.595%)  route 7.337ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.337    10.801    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X105Y2         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.627    22.806    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X105Y2         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[8]/C
                         clock pessimism              0.115    22.921    
                         clock uncertainty           -0.098    22.823    
    SLICE_X105Y2         FDCE (Recov_fdce_C_CLR)     -0.405    22.418    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/twdl_re_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.758ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 0.518ns (6.642%)  route 7.281ns (93.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.281    10.745    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X100Y1         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X100Y1         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[26]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X100Y1         FDCE (Recov_fdce_C_CLR)     -0.319    22.503    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         22.503    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                 11.758    

Slack (MET) :             11.758ns  (required time - arrival time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_core_clkwiz_0 rise@20.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 0.518ns (6.642%)  route 7.281ns (93.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.980     3.274    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.652     2.946    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.518     3.464 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       7.281    10.745    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/reset
    SLICE_X100Y1         FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         1.770    22.949    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.076 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.088    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       1.626    22.805    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/IPCORE_CLK
    SLICE_X100Y1         FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[27]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.098    22.822    
    SLICE_X100Y1         FDCE (Recov_fdce_C_CLR)     -0.319    22.503    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_TWDLMULT_SDNF1_3_21/u_MUL4_2/Complex4Add_prod1_im_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         22.503    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                 11.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.709%)  route 0.388ns (70.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.388     1.445    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/reset
    SLICE_X43Y100        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.911     1.277    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/IPCORE_CLK
    SLICE_X43Y100        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.709%)  route 0.388ns (70.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.388     1.445    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/reset
    SLICE_X43Y100        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.911     1.277    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/IPCORE_CLK
    SLICE_X43Y100        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.709%)  route 0.388ns (70.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.388     1.445    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/reset
    SLICE_X43Y100        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.911     1.277    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/IPCORE_CLK
    SLICE_X43Y100        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf1_im_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.877%)  route 0.446ns (73.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.446     1.503    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/reset
    SLICE_X38Y109        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.909     1.275    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/IPCORE_CLK
    SLICE_X38Y109        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[10]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.877%)  route 0.446ns (73.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.446     1.503    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/reset
    SLICE_X38Y109        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.909     1.275    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/IPCORE_CLK
    SLICE_X38Y109        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[11]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.877%)  route 0.446ns (73.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.446     1.503    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/reset
    SLICE_X38Y109        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.909     1.275    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/IPCORE_CLK
    SLICE_X38Y109        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[8]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.877%)  route 0.446ns (73.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.446     1.503    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/reset
    SLICE_X38Y109        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.909     1.275    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/IPCORE_CLK
    SLICE_X38Y109        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[9]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF2_2_13/Radix22ButterflyG2_NF_btf1_im_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.116%)  route 0.441ns (72.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.441     1.497    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/reset
    SLICE_X47Y103        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.910     1.276    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/IPCORE_CLK
    SLICE_X47Y103        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[12]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.116%)  route 0.441ns (72.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.441     1.497    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/reset
    SLICE_X47Y103        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.910     1.276    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/IPCORE_CLK
    SLICE_X47Y103        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[13]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_core_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_core_clkwiz_0 rise@0.000ns - clk_out1_system_top_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.116%)  route 0.441ns (72.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.672     1.008    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.557     0.893    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X42Y98         FDPE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=20933, routed)       0.441     1.497    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/reset
    SLICE_X47Y103        FDCE                                         f  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_top_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_top_i/sys_cpu/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/sys_cpu/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=819, routed)         0.945     1.311    system_top_i/core_clkwiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  system_top_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    system_top_i/core_clkwiz/inst/clk_out1_system_top_core_clkwiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_top_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=31371, routed)       0.910     1.276    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/IPCORE_CLK
    SLICE_X47Y103        FDCE                                         r  system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[14]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/u_Channelizer/u_FFT/u_SDNF1_1_29/Radix22ButterflyG1_NF_btf2_im_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.349    





