<root><simulation><result_generated_time />2023-05-16 18:38:05<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 3, 'OX': 3, 'IY': 7, 'IX': 7, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 294912, 'I': 6272, 'O': 2304}<total_data_reuse />{'W': 9, 'I': 423.18367346938777, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />30/33</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3)], [('K', 2), ('FY', 3), ('FX', 3), ('K', 2), ('C', 8)], []]<I />[[('OY', 3), ('OX', 3), ('K', 2), ('FY', 3), ('FX', 3), ('K', 2)], [('C', 8)], []]<O />[[], [('OY', 3), ('OX', 3), ('K', 2), ('FY', 3), ('FX', 3), ('K', 2), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [64.0, 6.61, 1.0, 1.0], 'O': [16.0, 1, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [392, 50176, 50176], 'O': [8, 18432, 18432], 'O_partial': [8, 18432, 0], 'O_final': [0, 0, 18432]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.07, 0.0], 'I': [0.77, 0.07, 0.0], 'O': [0.02, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 1179648, 2359296], 'I': [392, 6272, 50176], 'O': [8, 18432, 18432], 'O_partial': [8, 18432, 0], 'O_final': [0, 0, 18432]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [16, 16, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[41472, 6272], [6272, 6272], [6272, 0]]<O />[[(163584, 165888), (165888, 163584)], [(163584, 165888), (2304, 0)], [(0, 2304), (0, 0)]]<O_partial />[[(163584, 165888), (165888, 163584)], [(163584, 165888), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2304, 0)], [(0, 2304), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[5184, 784], [98, 98], [24, 0]]<O />[[(20448, 20736), (20736, 20448)], [(2556, 2592), (36, 0)], [(0, 9), (0, 0)]]<O_partial />[([20448, 20736], [20736, 20448]), ([2556, 2592], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [36, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />0</mac_count></basic_info><energy><total_energy />5805180.7<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[2.0, 19.4, 32.6]<O />[28.9, 513.7, 12.0]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />0.0<total />5802098.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2162<utilization_without_data_loading />0.3566<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2162<mac_utilize_temporal_without_data_loading />0.3566</mac_array_utilization><latency><latency_cycle_with_data_loading />11987<latency_cycle_without_data_loading />7268<ideal_computing_cycle />2592<data_loading><load_cycle_total />4719<load_cycle_individual />{'W': [16, 4608, 0], 'I': [13, 98, 0]}<load_cycle_combined />{'W': 4608, 'I': 98}</data_loading><mem_stalling><mem_stall_cycle_total />4676<mem_stall_cycle_individual />{'W': [[-2591], [-2583, 2009], [-2592, -2592]], 'I': [[-2591], [-21, 21], [-2592, -2592]], 'O': [[-2592], [-2592, 0], [-2556, -2583]]}<mem_stall_cycle_shared />{'W': [[-2591], [-2583, 4676], [0, 0]], 'I': [[-2591], [-21, 4676], [0, 0]], 'O': [[-2592], [-2592, 0], [-2556, -2583]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [392, 50176, 50176], 'O': [8, 18432, 18432], 'O_partial': [8, 18432, 0], 'O_final': [0, 0, 18432]}<data_size_each_level_total />{'W': [8192, 2359296, 2359296], 'I': [6272, 50176, 50176], 'O': [512, 18432, 18432]}<loop_cycles_each_level />{'W': [9, 2592, 2592], 'I': [324, 2592, 2592], 'O': [1, 2592, 2592]}<top_ir_loop_size />{'W': [9, 1, 1], 'I': [36, 1, 1], 'O': [1, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 1.2], [19.4, 19.4], [19.4, 19.4]], 'O': [[8.0, 8.0], [512.0, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 910.2], [910.2, 910.2]], 'I': [[8.0, 43.6], [696.9, 19.4], [19.4, 19.4]], 'O': [[8.0, 8.0], [512.0, 56.9], [56.9, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 43.6], [696.9, 19.4], [19.4, 0]], 'O': [[8.0, 8.0], [512.0, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [2126.2, 1441.6], [929.6, 7.1]], 'I': [[8.0, 43.6], [2126.2, 1441.6], [929.6, 7.1]], 'O': [[8.0, 8.0], [2126.2, 1441.6], [929.6, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2592], [9, 9, 288], [2592, 2592, 1]], 'I': [[1, 1, 2592], [9, 324, 8], [2592, 2592, 1]], 'O': [[1, 1, 2592], [1, 1, 2592], [2592, 2592, 1]]}<trans_time_real />{'W': [[0, 1, 2592], [[0, 9, 288], [16, 9, 288]], [[4608, 2592, 1], [1152, 2592, 1]]], 'I': [[0, 1, 2592], [[6, 324, 8], [12, 324, 8]], [[98, 2592, 1], [24, 2592, 1]]], 'O': [[0, 1, 2592], [[0, 1, 2592], [1, 1, 2592]], [[36, 2592, 1], [9, 2592, 1]]]}<single_stall_cycle />{'W': [[-1], [-9, 7], [2016, -1440]], 'I': [[-1], [-3, 3], [-2494, -2568]], 'O': [[-1], [-1, 0], [-2556, -2583]]}<single_stall_count />{'W': [2591, 287, 0], 'I': [2591, 7, 0], 'O': [2592, 2592, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36, 0]}, 1: {'W': [2583, 0], 'I': [63, 0], 'O': [2592, 36]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2592, -2592], [-2556, -2592]], 1: [[2646, -2592], [0, -2556]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>