Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XIlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39708ff52ee544599f1db02532009a36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'csrAmem' [D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v:478]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'csrAwb' [D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v:479]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'cache_write_en_EX' [D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v:517]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
