<stg><name>store_output</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="2">
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="8">
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="8" to="9">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="9" to="10">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="11" to="3">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %output_offset)

]]></Node>
<StgValue><ssdm name="output_offset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %output_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 4704, [12 x i8]* @p_str9, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="30">
<![CDATA[
:2  %sext = zext i30 %output_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_2 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %3, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader3.preheader:0  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="7">
<![CDATA[
.preheader3.preheader:1  %p_shl_cast = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader3.preheader:2  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
.preheader3.preheader:3  %p_shl1_cast = zext i4 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3.preheader:4  %tmp_1 = sub i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:5  %tmp_11_cast = sext i8 %tmp_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:6  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i4 [ %j_2, %2 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i4 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %j_2 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_7_cast = zext i4 %j to i9

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp_2 = add i9 %tmp_11_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:3  %p_shl2 = sext i13 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %p_shl3 = sext i10 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:6  %tmp_5 = sub i64 %p_shl2, %p_shl3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:7  %tmp_6 = add i64 %sext, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:8  %output_addr = getelementptr float* %output_r, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:9  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %output_addr, i32 14)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i4 [ %k_2, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %k, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k_2 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_9 = zext i4 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_7 = add i64 %tmp_9, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_oc_addr = getelementptr [1176 x float]* %output_oc, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="output_oc_addr"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="11">
<![CDATA[
:3  %output_oc_load = load float* %output_oc_addr, align 4

]]></Node>
<StgValue><ssdm name="output_oc_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="11">
<![CDATA[
:3  %output_oc_load = load float* %output_oc_addr, align 4

]]></Node>
<StgValue><ssdm name="output_oc_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %output_addr, float %output_oc_load, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="output_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="81" name="output_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_offset"/></StgValue>
</port>
<port id="82" name="output_oc" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_oc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i30" to="output_offset_read" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="output_offset" to="output_offset_read" fromId="81" toId="12">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="output_r" to="StgValue_13" fromId="80" toId="13">
</dataflow>
<dataflow id="90" from="p_str4" to="StgValue_13" fromId="89" toId="13">
</dataflow>
<dataflow id="92" from="StgValue_91" to="StgValue_13" fromId="91" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_91" to="StgValue_13" fromId="91" toId="13">
</dataflow>
<dataflow id="95" from="p_str2" to="StgValue_13" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_91" to="StgValue_13" fromId="91" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="StgValue_13" fromId="97" toId="13">
</dataflow>
<dataflow id="100" from="p_str9" to="StgValue_13" fromId="99" toId="13">
</dataflow>
<dataflow id="102" from="p_str6" to="StgValue_13" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="p_str2" to="StgValue_13" fromId="94" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="StgValue_13" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_104" to="StgValue_13" fromId="104" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_104" to="StgValue_13" fromId="104" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_104" to="StgValue_13" fromId="104" toId="13">
</dataflow>
<dataflow id="109" from="p_str2" to="StgValue_13" fromId="94" toId="13">
</dataflow>
<dataflow id="110" from="p_str2" to="StgValue_13" fromId="94" toId="13">
</dataflow>
<dataflow id="111" from="output_offset_read" to="sext" fromId="12" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_112" to="i" fromId="112" toId="16">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="StgValue_15" to="i" fromId="15" toId="16">
</dataflow>
<dataflow id="115" from="i_2" to="i" fromId="19" toId="16">
<BackEdge/>
<condition id="57">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="StgValue_43" to="i" fromId="43" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="117" from="i" to="exitcond2" fromId="16" toId="17">
</dataflow>
<dataflow id="119" from="StgValue_118" to="exitcond2" fromId="118" toId="17">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_122" to="empty" fromId="122" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_122" to="empty" fromId="122" toId="18">
</dataflow>
<dataflow id="126" from="i" to="i_2" fromId="16" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_127" to="i_2" fromId="127" toId="19">
</dataflow>
<dataflow id="129" from="exitcond2" to="StgValue_20" fromId="17" toId="20">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp" fromId="130" toId="21">
</dataflow>
<dataflow id="132" from="i" to="tmp" fromId="16" toId="21">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp" fromId="133" toId="21">
</dataflow>
<dataflow id="135" from="tmp" to="p_shl_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_s" fromId="136" toId="23">
</dataflow>
<dataflow id="138" from="i" to="tmp_s" fromId="16" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp_s" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="tmp_s" to="p_shl1_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="142" from="p_shl_cast" to="tmp_1" fromId="22" toId="25">
</dataflow>
<dataflow id="143" from="p_shl1_cast" to="tmp_1" fromId="24" toId="25">
</dataflow>
<dataflow id="144" from="tmp_1" to="tmp_11_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="145" from="j_2" to="j" fromId="32" toId="29">
<BackEdge/>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_63" to="j" fromId="63" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_133" to="j" fromId="133" toId="29">
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_27" to="j" fromId="27" toId="29">
</dataflow>
<dataflow id="149" from="j" to="exitcond1" fromId="29" toId="30">
</dataflow>
<dataflow id="151" from="StgValue_150" to="exitcond1" fromId="150" toId="30">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="120" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_153" to="empty_7" fromId="153" toId="31">
</dataflow>
<dataflow id="155" from="StgValue_153" to="empty_7" fromId="153" toId="31">
</dataflow>
<dataflow id="156" from="StgValue_153" to="empty_7" fromId="153" toId="31">
</dataflow>
<dataflow id="157" from="j" to="j_2" fromId="29" toId="32">
</dataflow>
<dataflow id="159" from="StgValue_158" to="j_2" fromId="158" toId="32">
</dataflow>
<dataflow id="160" from="exitcond1" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="161" from="j" to="tmp_7_cast" fromId="29" toId="34">
</dataflow>
<dataflow id="162" from="tmp_11_cast" to="tmp_2" fromId="26" toId="35">
</dataflow>
<dataflow id="163" from="tmp_7_cast" to="tmp_2" fromId="34" toId="35">
</dataflow>
<dataflow id="165" from="_ssdm_op_BitConcatenate.i13.i9.i4" to="tmp_3" fromId="164" toId="36">
</dataflow>
<dataflow id="166" from="tmp_2" to="tmp_3" fromId="35" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_133" to="tmp_3" fromId="133" toId="36">
</dataflow>
<dataflow id="168" from="tmp_3" to="p_shl2" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_4" fromId="169" toId="38">
</dataflow>
<dataflow id="171" from="tmp_2" to="tmp_4" fromId="35" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_139" to="tmp_4" fromId="139" toId="38">
</dataflow>
<dataflow id="173" from="tmp_4" to="p_shl3" fromId="38" toId="39">
</dataflow>
<dataflow id="174" from="p_shl2" to="tmp_5" fromId="37" toId="40">
</dataflow>
<dataflow id="175" from="p_shl3" to="tmp_5" fromId="39" toId="40">
</dataflow>
<dataflow id="176" from="sext" to="tmp_6" fromId="14" toId="41">
</dataflow>
<dataflow id="177" from="tmp_5" to="tmp_6" fromId="40" toId="41">
</dataflow>
<dataflow id="178" from="output_r" to="output_addr" fromId="80" toId="42">
</dataflow>
<dataflow id="179" from="tmp_6" to="output_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="181" from="_ssdm_op_WriteReq.m_axi.floatP" to="p_wr_req" fromId="180" toId="44">
</dataflow>
<dataflow id="182" from="output_addr" to="p_wr_req" fromId="42" toId="44">
</dataflow>
<dataflow id="184" from="StgValue_183" to="p_wr_req" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="k_2" to="k" fromId="49" toId="46">
<BackEdge/>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="StgValue_58" to="k" fromId="58" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="187" from="StgValue_133" to="k" fromId="133" toId="46">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="StgValue_45" to="k" fromId="45" toId="46">
</dataflow>
<dataflow id="189" from="k" to="exitcond" fromId="46" toId="47">
</dataflow>
<dataflow id="190" from="StgValue_150" to="exitcond" fromId="150" toId="47">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="120" toId="48">
</dataflow>
<dataflow id="192" from="StgValue_153" to="empty_8" fromId="153" toId="48">
</dataflow>
<dataflow id="193" from="StgValue_153" to="empty_8" fromId="153" toId="48">
</dataflow>
<dataflow id="194" from="StgValue_153" to="empty_8" fromId="153" toId="48">
</dataflow>
<dataflow id="195" from="k" to="k_2" fromId="46" toId="49">
</dataflow>
<dataflow id="196" from="StgValue_158" to="k_2" fromId="158" toId="49">
</dataflow>
<dataflow id="197" from="exitcond" to="StgValue_50" fromId="47" toId="50">
</dataflow>
<dataflow id="198" from="k" to="tmp_9" fromId="46" toId="51">
</dataflow>
<dataflow id="199" from="tmp_9" to="tmp_7" fromId="51" toId="52">
</dataflow>
<dataflow id="200" from="tmp_5" to="tmp_7" fromId="40" toId="52">
</dataflow>
<dataflow id="201" from="output_oc" to="output_oc_addr" fromId="82" toId="53">
</dataflow>
<dataflow id="203" from="StgValue_202" to="output_oc_addr" fromId="202" toId="53">
</dataflow>
<dataflow id="204" from="tmp_7" to="output_oc_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="205" from="output_oc_addr" to="output_oc_load" fromId="53" toId="54">
</dataflow>
<dataflow id="207" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="206" toId="55">
</dataflow>
<dataflow id="208" from="output_addr" to="p_wr_resp" fromId="42" toId="55">
</dataflow>
<dataflow id="209" from="output_oc_addr" to="output_oc_load" fromId="53" toId="56">
</dataflow>
<dataflow id="211" from="_ssdm_op_Write.m_axi.floatP" to="StgValue_57" fromId="210" toId="57">
</dataflow>
<dataflow id="212" from="output_addr" to="StgValue_57" fromId="42" toId="57">
</dataflow>
<dataflow id="213" from="output_oc_load" to="StgValue_57" fromId="56" toId="57">
</dataflow>
<dataflow id="215" from="StgValue_214" to="StgValue_57" fromId="214" toId="57">
</dataflow>
<dataflow id="216" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="206" toId="59">
</dataflow>
<dataflow id="217" from="output_addr" to="p_wr_resp" fromId="42" toId="59">
</dataflow>
<dataflow id="218" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="206" toId="60">
</dataflow>
<dataflow id="219" from="output_addr" to="p_wr_resp" fromId="42" toId="60">
</dataflow>
<dataflow id="220" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="206" toId="61">
</dataflow>
<dataflow id="221" from="output_addr" to="p_wr_resp" fromId="42" toId="61">
</dataflow>
<dataflow id="222" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="206" toId="62">
</dataflow>
<dataflow id="223" from="output_addr" to="p_wr_resp" fromId="42" toId="62">
</dataflow>
<dataflow id="224" from="exitcond2" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="225" from="exitcond1" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="226" from="exitcond" to="StgValue_5" fromId="47" toId="5">
</dataflow>
</dataflows>


</stg>
