// Seed: 1708799265
macromodule module_0 ();
  assign id_1 = 1'd0;
  always @(id_1 or posedge 1) id_1 <= 1'b0;
  always_latch @(id_1) id_1 = id_1;
  final begin
    id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final begin
    id_1 = 1;
  end
  assign id_2 = 1'h0;
  assign id_3 = id_3;
  module_0();
endmodule
