// Seed: 833919196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_20;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    output logic id_6,
    input tri0 id_7,
    output tri0 id_8
);
  logic id_10;
  assign id_8 = id_1;
  initial @(*) #id_11 id_6 <= #id_4 id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
  ;
  assign id_0 = id_5;
  always begin : LABEL_0
    id_10 <= -1'd0;
  end
  logic id_13;
  assign id_0 = id_4 > 1;
  assign id_6 = -1;
endmodule
