#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x563a6d4c94a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563a6d5941c0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x563a6d5c37e0_0 .net "active", 0 0, L_0x563a6d5de330;  1 drivers
v0x563a6d5c38a0_0 .var "clk", 0 0;
v0x563a6d5c3940_0 .var "clk_enable", 0 0;
v0x563a6d5c3a30_0 .net "data_address", 31 0, L_0x563a6d5dbf00;  1 drivers
v0x563a6d5c3ad0_0 .net "data_read", 0 0, L_0x563a6d5d9a80;  1 drivers
v0x563a6d5c3bc0_0 .var "data_readdata", 31 0;
v0x563a6d5c3c90_0 .net "data_write", 0 0, L_0x563a6d5d98a0;  1 drivers
v0x563a6d5c3d60_0 .net "data_writedata", 31 0, L_0x563a6d5dbbf0;  1 drivers
v0x563a6d5c3e30_0 .net "instr_address", 31 0, L_0x563a6d5dd260;  1 drivers
v0x563a6d5c3f90_0 .var "instr_readdata", 31 0;
v0x563a6d5c4030_0 .net "register_v0", 31 0, L_0x563a6d5dbb80;  1 drivers
v0x563a6d5c4120_0 .var "reset", 0 0;
S_0x563a6d581640 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x563a6d5941c0;
 .timescale 0 0;
v0x563a6d590810_0 .var "imm", 15 0;
v0x563a6d594f40_0 .var "imm_instr", 31 0;
v0x563a6d59a1d0_0 .var "opcode", 5 0;
v0x563a6d59a530_0 .var "rs", 4 0;
v0x563a6d59afa0_0 .var "rt", 4 0;
E_0x563a6d4eb6f0 .event posedge, v0x563a6d5b7e90_0;
S_0x563a6d581a70 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x563a6d5941c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x563a6d5906f0 .functor OR 1, L_0x563a6d5d5280, L_0x563a6d5d5500, C4<0>, C4<0>;
L_0x563a6d4fe050 .functor BUFZ 1, L_0x563a6d5d4ce0, C4<0>, C4<0>, C4<0>;
L_0x563a6d59a410 .functor BUFZ 1, L_0x563a6d5d4e80, C4<0>, C4<0>, C4<0>;
L_0x563a6d59ae80 .functor BUFZ 1, L_0x563a6d5d4e80, C4<0>, C4<0>, C4<0>;
L_0x563a6d5d5a40 .functor AND 1, L_0x563a6d5d4ce0, L_0x563a6d5d5d40, C4<1>, C4<1>;
L_0x563a6d59d340 .functor OR 1, L_0x563a6d5d5a40, L_0x563a6d5d5920, C4<0>, C4<0>;
L_0x563a6d53fcd0 .functor OR 1, L_0x563a6d59d340, L_0x563a6d5d5b50, C4<0>, C4<0>;
L_0x563a6d5d5fe0 .functor OR 1, L_0x563a6d53fcd0, L_0x563a6d5d7640, C4<0>, C4<0>;
L_0x563a6d5d60f0 .functor OR 1, L_0x563a6d5d5fe0, L_0x563a6d5d6da0, C4<0>, C4<0>;
L_0x563a6d5d61b0 .functor BUFZ 1, L_0x563a6d5d4fa0, C4<0>, C4<0>, C4<0>;
L_0x563a6d5d6c90 .functor AND 1, L_0x563a6d5d6700, L_0x563a6d5d6a60, C4<1>, C4<1>;
L_0x563a6d5d6da0 .functor OR 1, L_0x563a6d5d6400, L_0x563a6d5d6c90, C4<0>, C4<0>;
L_0x563a6d5d7640 .functor AND 1, L_0x563a6d5d7170, L_0x563a6d5d7420, C4<1>, C4<1>;
L_0x563a6d5d7df0 .functor OR 1, L_0x563a6d5d7890, L_0x563a6d5d7bb0, C4<0>, C4<0>;
L_0x563a6d5d6f00 .functor OR 1, L_0x563a6d5d8360, L_0x563a6d5d8660, C4<0>, C4<0>;
L_0x563a6d5d8540 .functor AND 1, L_0x563a6d5d8070, L_0x563a6d5d6f00, C4<1>, C4<1>;
L_0x563a6d5d8e60 .functor OR 1, L_0x563a6d5d8af0, L_0x563a6d5d8d70, C4<0>, C4<0>;
L_0x563a6d5d9160 .functor OR 1, L_0x563a6d5d8e60, L_0x563a6d5d8f70, C4<0>, C4<0>;
L_0x563a6d5d9310 .functor AND 1, L_0x563a6d5d4ce0, L_0x563a6d5d9160, C4<1>, C4<1>;
L_0x563a6d5d94c0 .functor AND 1, L_0x563a6d5d4ce0, L_0x563a6d5d93d0, C4<1>, C4<1>;
L_0x563a6d5d97e0 .functor AND 1, L_0x563a6d5d4ce0, L_0x563a6d5d9270, C4<1>, C4<1>;
L_0x563a6d5d9a80 .functor BUFZ 1, L_0x563a6d59a410, C4<0>, C4<0>, C4<0>;
L_0x563a6d5da710 .functor AND 1, L_0x563a6d5de330, L_0x563a6d5d60f0, C4<1>, C4<1>;
L_0x563a6d5da820 .functor OR 1, L_0x563a6d5d6da0, L_0x563a6d5d7640, C4<0>, C4<0>;
L_0x563a6d5dbbf0 .functor BUFZ 32, L_0x563a6d5dba70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563a6d5dbcb0 .functor BUFZ 32, L_0x563a6d5daa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563a6d5dbe00 .functor BUFZ 32, L_0x563a6d5dba70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563a6d5dbf00 .functor BUFZ 32, v0x563a6d5b6f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563a6d5dcf00 .functor AND 1, v0x563a6d5c3940_0, L_0x563a6d5d9310, C4<1>, C4<1>;
L_0x563a6d5dcf70 .functor AND 1, L_0x563a6d5dcf00, v0x563a6d5c0970_0, C4<1>, C4<1>;
L_0x563a6d5dd260 .functor BUFZ 32, v0x563a6d5b7f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563a6d5de330 .functor BUFZ 1, v0x563a6d5c0970_0, C4<0>, C4<0>, C4<0>;
L_0x563a6d5de4b0 .functor AND 1, v0x563a6d5c3940_0, v0x563a6d5c0970_0, C4<1>, C4<1>;
v0x563a6d5bac70_0 .net *"_ivl_100", 31 0, L_0x563a6d5d6f70;  1 drivers
L_0x7fc5b4c98498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bad70_0 .net *"_ivl_103", 25 0, L_0x7fc5b4c98498;  1 drivers
L_0x7fc5b4c984e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bae50_0 .net/2u *"_ivl_104", 31 0, L_0x7fc5b4c984e0;  1 drivers
v0x563a6d5baf10_0 .net *"_ivl_106", 0 0, L_0x563a6d5d7170;  1 drivers
v0x563a6d5bafd0_0 .net *"_ivl_109", 5 0, L_0x563a6d5d7380;  1 drivers
L_0x7fc5b4c98528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bb0b0_0 .net/2u *"_ivl_110", 5 0, L_0x7fc5b4c98528;  1 drivers
v0x563a6d5bb190_0 .net *"_ivl_112", 0 0, L_0x563a6d5d7420;  1 drivers
v0x563a6d5bb250_0 .net *"_ivl_116", 31 0, L_0x563a6d5d77a0;  1 drivers
L_0x7fc5b4c98570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bb330_0 .net *"_ivl_119", 25 0, L_0x7fc5b4c98570;  1 drivers
L_0x7fc5b4c980a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bb410_0 .net/2u *"_ivl_12", 5 0, L_0x7fc5b4c980a8;  1 drivers
L_0x7fc5b4c985b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bb4f0_0 .net/2u *"_ivl_120", 31 0, L_0x7fc5b4c985b8;  1 drivers
v0x563a6d5bb5d0_0 .net *"_ivl_122", 0 0, L_0x563a6d5d7890;  1 drivers
v0x563a6d5bb690_0 .net *"_ivl_124", 31 0, L_0x563a6d5d7ac0;  1 drivers
L_0x7fc5b4c98600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bb770_0 .net *"_ivl_127", 25 0, L_0x7fc5b4c98600;  1 drivers
L_0x7fc5b4c98648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bb850_0 .net/2u *"_ivl_128", 31 0, L_0x7fc5b4c98648;  1 drivers
v0x563a6d5bb930_0 .net *"_ivl_130", 0 0, L_0x563a6d5d7bb0;  1 drivers
v0x563a6d5bb9f0_0 .net *"_ivl_134", 31 0, L_0x563a6d5d7f80;  1 drivers
L_0x7fc5b4c98690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bbbe0_0 .net *"_ivl_137", 25 0, L_0x7fc5b4c98690;  1 drivers
L_0x7fc5b4c986d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bbcc0_0 .net/2u *"_ivl_138", 31 0, L_0x7fc5b4c986d8;  1 drivers
v0x563a6d5bbda0_0 .net *"_ivl_140", 0 0, L_0x563a6d5d8070;  1 drivers
v0x563a6d5bbe60_0 .net *"_ivl_143", 5 0, L_0x563a6d5d82c0;  1 drivers
L_0x7fc5b4c98720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bbf40_0 .net/2u *"_ivl_144", 5 0, L_0x7fc5b4c98720;  1 drivers
v0x563a6d5bc020_0 .net *"_ivl_146", 0 0, L_0x563a6d5d8360;  1 drivers
v0x563a6d5bc0e0_0 .net *"_ivl_149", 5 0, L_0x563a6d5d85c0;  1 drivers
L_0x7fc5b4c98768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bc1c0_0 .net/2u *"_ivl_150", 5 0, L_0x7fc5b4c98768;  1 drivers
v0x563a6d5bc2a0_0 .net *"_ivl_152", 0 0, L_0x563a6d5d8660;  1 drivers
v0x563a6d5bc360_0 .net *"_ivl_155", 0 0, L_0x563a6d5d6f00;  1 drivers
v0x563a6d5bc420_0 .net *"_ivl_159", 1 0, L_0x563a6d5d8a00;  1 drivers
L_0x7fc5b4c980f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bc500_0 .net/2u *"_ivl_16", 5 0, L_0x7fc5b4c980f0;  1 drivers
L_0x7fc5b4c987b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bc5e0_0 .net/2u *"_ivl_160", 1 0, L_0x7fc5b4c987b0;  1 drivers
v0x563a6d5bc6c0_0 .net *"_ivl_162", 0 0, L_0x563a6d5d8af0;  1 drivers
L_0x7fc5b4c987f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bc780_0 .net/2u *"_ivl_164", 5 0, L_0x7fc5b4c987f8;  1 drivers
v0x563a6d5bc860_0 .net *"_ivl_166", 0 0, L_0x563a6d5d8d70;  1 drivers
v0x563a6d5bc920_0 .net *"_ivl_169", 0 0, L_0x563a6d5d8e60;  1 drivers
L_0x7fc5b4c98840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bc9e0_0 .net/2u *"_ivl_170", 5 0, L_0x7fc5b4c98840;  1 drivers
v0x563a6d5bcac0_0 .net *"_ivl_172", 0 0, L_0x563a6d5d8f70;  1 drivers
v0x563a6d5bcb80_0 .net *"_ivl_175", 0 0, L_0x563a6d5d9160;  1 drivers
L_0x7fc5b4c98888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bcc40_0 .net/2u *"_ivl_178", 5 0, L_0x7fc5b4c98888;  1 drivers
v0x563a6d5bcd20_0 .net *"_ivl_180", 0 0, L_0x563a6d5d93d0;  1 drivers
L_0x7fc5b4c988d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bcde0_0 .net/2u *"_ivl_184", 5 0, L_0x7fc5b4c988d0;  1 drivers
v0x563a6d5bcec0_0 .net *"_ivl_186", 0 0, L_0x563a6d5d9270;  1 drivers
L_0x7fc5b4c98918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bcf80_0 .net/2u *"_ivl_190", 0 0, L_0x7fc5b4c98918;  1 drivers
v0x563a6d5bd060_0 .net *"_ivl_20", 31 0, L_0x563a6d5d5140;  1 drivers
L_0x7fc5b4c98960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bd140_0 .net/2u *"_ivl_200", 4 0, L_0x7fc5b4c98960;  1 drivers
v0x563a6d5bd220_0 .net *"_ivl_203", 4 0, L_0x563a6d5d9fa0;  1 drivers
v0x563a6d5bd300_0 .net *"_ivl_205", 4 0, L_0x563a6d5da1c0;  1 drivers
v0x563a6d5bd3e0_0 .net *"_ivl_206", 4 0, L_0x563a6d5da260;  1 drivers
v0x563a6d5bd4c0_0 .net *"_ivl_213", 0 0, L_0x563a6d5da820;  1 drivers
L_0x7fc5b4c989a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bd580_0 .net/2u *"_ivl_214", 31 0, L_0x7fc5b4c989a8;  1 drivers
v0x563a6d5bd660_0 .net *"_ivl_216", 31 0, L_0x563a6d5da960;  1 drivers
v0x563a6d5bd740_0 .net *"_ivl_218", 31 0, L_0x563a6d5dac10;  1 drivers
v0x563a6d5bd820_0 .net *"_ivl_220", 31 0, L_0x563a6d5dada0;  1 drivers
v0x563a6d5bd900_0 .net *"_ivl_222", 31 0, L_0x563a6d5db0e0;  1 drivers
L_0x7fc5b4c98138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bd9e0_0 .net *"_ivl_23", 25 0, L_0x7fc5b4c98138;  1 drivers
v0x563a6d5bdac0_0 .net *"_ivl_235", 0 0, L_0x563a6d5dcf00;  1 drivers
L_0x7fc5b4c98ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bdb80_0 .net/2u *"_ivl_238", 31 0, L_0x7fc5b4c98ac8;  1 drivers
L_0x7fc5b4c98180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bdc60_0 .net/2u *"_ivl_24", 31 0, L_0x7fc5b4c98180;  1 drivers
v0x563a6d5bdd40_0 .net *"_ivl_243", 15 0, L_0x563a6d5dd3c0;  1 drivers
v0x563a6d5bde20_0 .net *"_ivl_244", 17 0, L_0x563a6d5dd630;  1 drivers
L_0x7fc5b4c98b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bdf00_0 .net *"_ivl_247", 1 0, L_0x7fc5b4c98b10;  1 drivers
v0x563a6d5bdfe0_0 .net *"_ivl_250", 15 0, L_0x563a6d5dd770;  1 drivers
L_0x7fc5b4c98b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563a6d5be0c0_0 .net *"_ivl_252", 1 0, L_0x7fc5b4c98b58;  1 drivers
v0x563a6d5be1a0_0 .net *"_ivl_255", 0 0, L_0x563a6d5ddb80;  1 drivers
L_0x7fc5b4c98ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x563a6d5be280_0 .net/2u *"_ivl_256", 13 0, L_0x7fc5b4c98ba0;  1 drivers
L_0x7fc5b4c98be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5be360_0 .net/2u *"_ivl_258", 13 0, L_0x7fc5b4c98be8;  1 drivers
v0x563a6d5be850_0 .net *"_ivl_26", 0 0, L_0x563a6d5d5280;  1 drivers
v0x563a6d5be910_0 .net *"_ivl_260", 13 0, L_0x563a6d5dde60;  1 drivers
v0x563a6d5be9f0_0 .net *"_ivl_28", 31 0, L_0x563a6d5d5410;  1 drivers
L_0x7fc5b4c981c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bead0_0 .net *"_ivl_31", 25 0, L_0x7fc5b4c981c8;  1 drivers
L_0x7fc5b4c98210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bebb0_0 .net/2u *"_ivl_32", 31 0, L_0x7fc5b4c98210;  1 drivers
v0x563a6d5bec90_0 .net *"_ivl_34", 0 0, L_0x563a6d5d5500;  1 drivers
v0x563a6d5bed50_0 .net *"_ivl_4", 31 0, L_0x563a6d5c4b80;  1 drivers
v0x563a6d5bee30_0 .net *"_ivl_45", 2 0, L_0x563a6d5d57f0;  1 drivers
L_0x7fc5b4c98258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bef10_0 .net/2u *"_ivl_46", 2 0, L_0x7fc5b4c98258;  1 drivers
v0x563a6d5beff0_0 .net *"_ivl_51", 2 0, L_0x563a6d5d5ab0;  1 drivers
L_0x7fc5b4c982a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bf0d0_0 .net/2u *"_ivl_52", 2 0, L_0x7fc5b4c982a0;  1 drivers
v0x563a6d5bf1b0_0 .net *"_ivl_57", 0 0, L_0x563a6d5d5d40;  1 drivers
v0x563a6d5bf270_0 .net *"_ivl_59", 0 0, L_0x563a6d5d5a40;  1 drivers
v0x563a6d5bf330_0 .net *"_ivl_61", 0 0, L_0x563a6d59d340;  1 drivers
v0x563a6d5bf3f0_0 .net *"_ivl_63", 0 0, L_0x563a6d53fcd0;  1 drivers
v0x563a6d5bf4b0_0 .net *"_ivl_65", 0 0, L_0x563a6d5d5fe0;  1 drivers
L_0x7fc5b4c98018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bf570_0 .net *"_ivl_7", 25 0, L_0x7fc5b4c98018;  1 drivers
v0x563a6d5bf650_0 .net *"_ivl_70", 31 0, L_0x563a6d5d62d0;  1 drivers
L_0x7fc5b4c982e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bf730_0 .net *"_ivl_73", 25 0, L_0x7fc5b4c982e8;  1 drivers
L_0x7fc5b4c98330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bf810_0 .net/2u *"_ivl_74", 31 0, L_0x7fc5b4c98330;  1 drivers
v0x563a6d5bf8f0_0 .net *"_ivl_76", 0 0, L_0x563a6d5d6400;  1 drivers
v0x563a6d5bf9b0_0 .net *"_ivl_78", 31 0, L_0x563a6d5d6570;  1 drivers
L_0x7fc5b4c98060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bfa90_0 .net/2u *"_ivl_8", 31 0, L_0x7fc5b4c98060;  1 drivers
L_0x7fc5b4c98378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bfb70_0 .net *"_ivl_81", 25 0, L_0x7fc5b4c98378;  1 drivers
L_0x7fc5b4c983c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bfc50_0 .net/2u *"_ivl_82", 31 0, L_0x7fc5b4c983c0;  1 drivers
v0x563a6d5bfd30_0 .net *"_ivl_84", 0 0, L_0x563a6d5d6700;  1 drivers
v0x563a6d5bfdf0_0 .net *"_ivl_87", 0 0, L_0x563a6d5d6870;  1 drivers
v0x563a6d5bfed0_0 .net *"_ivl_88", 31 0, L_0x563a6d5d6610;  1 drivers
L_0x7fc5b4c98408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5bffb0_0 .net *"_ivl_91", 30 0, L_0x7fc5b4c98408;  1 drivers
L_0x7fc5b4c98450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563a6d5c0090_0 .net/2u *"_ivl_92", 31 0, L_0x7fc5b4c98450;  1 drivers
v0x563a6d5c0170_0 .net *"_ivl_94", 0 0, L_0x563a6d5d6a60;  1 drivers
v0x563a6d5c0230_0 .net *"_ivl_97", 0 0, L_0x563a6d5d6c90;  1 drivers
v0x563a6d5c02f0_0 .net "active", 0 0, L_0x563a6d5de330;  alias, 1 drivers
v0x563a6d5c03b0_0 .net "alu_op1", 31 0, L_0x563a6d5dbcb0;  1 drivers
v0x563a6d5c0470_0 .net "alu_op2", 31 0, L_0x563a6d5dbe00;  1 drivers
v0x563a6d5c0530_0 .net "alui_instr", 0 0, L_0x563a6d5d5920;  1 drivers
v0x563a6d5c05f0_0 .net "b_flag", 0 0, v0x563a6d5b6ae0_0;  1 drivers
v0x563a6d5c0690_0 .net "b_imm", 17 0, L_0x563a6d5dda40;  1 drivers
v0x563a6d5c0750_0 .net "b_offset", 31 0, L_0x563a6d5ddff0;  1 drivers
v0x563a6d5c0830_0 .net "clk", 0 0, v0x563a6d5c38a0_0;  1 drivers
v0x563a6d5c08d0_0 .net "clk_enable", 0 0, v0x563a6d5c3940_0;  1 drivers
v0x563a6d5c0970_0 .var "cpu_active", 0 0;
v0x563a6d5c0a10_0 .net "curr_addr", 31 0, v0x563a6d5b7f50_0;  1 drivers
v0x563a6d5c0b00_0 .net "curr_addr_p4", 31 0, L_0x563a6d5dd1c0;  1 drivers
v0x563a6d5c0bc0_0 .net "data_address", 31 0, L_0x563a6d5dbf00;  alias, 1 drivers
v0x563a6d5c0ca0_0 .net "data_read", 0 0, L_0x563a6d5d9a80;  alias, 1 drivers
v0x563a6d5c0d60_0 .net "data_readdata", 31 0, v0x563a6d5c3bc0_0;  1 drivers
v0x563a6d5c0e40_0 .net "data_write", 0 0, L_0x563a6d5d98a0;  alias, 1 drivers
v0x563a6d5c0f00_0 .net "data_writedata", 31 0, L_0x563a6d5dbbf0;  alias, 1 drivers
v0x563a6d5c0fe0_0 .net "funct_code", 5 0, L_0x563a6d5c4a50;  1 drivers
v0x563a6d5c10c0_0 .net "hi_out", 31 0, v0x563a6d5b8610_0;  1 drivers
v0x563a6d5c11b0_0 .net "hl_reg_enable", 0 0, L_0x563a6d5dcf70;  1 drivers
v0x563a6d5c1250_0 .net "instr_address", 31 0, L_0x563a6d5dd260;  alias, 1 drivers
v0x563a6d5c1310_0 .net "instr_opcode", 5 0, L_0x563a6d5c49b0;  1 drivers
v0x563a6d5c13f0_0 .net "instr_readdata", 31 0, v0x563a6d5c3f90_0;  1 drivers
v0x563a6d5c14b0_0 .net "j_imm", 0 0, L_0x563a6d5d7df0;  1 drivers
v0x563a6d5c1550_0 .net "j_reg", 0 0, L_0x563a6d5d8540;  1 drivers
v0x563a6d5c1610_0 .net "l_type", 0 0, L_0x563a6d5d5b50;  1 drivers
v0x563a6d5c16d0_0 .net "link_const", 0 0, L_0x563a6d5d6da0;  1 drivers
v0x563a6d5c1790_0 .net "link_reg", 0 0, L_0x563a6d5d7640;  1 drivers
v0x563a6d5c1850_0 .net "lo_out", 31 0, v0x563a6d5b8e60_0;  1 drivers
v0x563a6d5c1940_0 .net "lw", 0 0, L_0x563a6d5d4e80;  1 drivers
v0x563a6d5c19e0_0 .net "mem_read", 0 0, L_0x563a6d59a410;  1 drivers
v0x563a6d5c1aa0_0 .net "mem_to_reg", 0 0, L_0x563a6d59ae80;  1 drivers
v0x563a6d5c2370_0 .net "mem_write", 0 0, L_0x563a6d5d61b0;  1 drivers
v0x563a6d5c2430_0 .net "memaddroffset", 31 0, v0x563a6d5b6f20_0;  1 drivers
v0x563a6d5c2520_0 .net "mfhi", 0 0, L_0x563a6d5d94c0;  1 drivers
v0x563a6d5c25c0_0 .net "mflo", 0 0, L_0x563a6d5d97e0;  1 drivers
v0x563a6d5c2680_0 .net "movefrom", 0 0, L_0x563a6d5906f0;  1 drivers
v0x563a6d5c2740_0 .net "muldiv", 0 0, L_0x563a6d5d9310;  1 drivers
v0x563a6d5c2800_0 .var "next_instr_addr", 31 0;
v0x563a6d5c28f0_0 .net "pc_enable", 0 0, L_0x563a6d5de4b0;  1 drivers
v0x563a6d5c29c0_0 .net "r_format", 0 0, L_0x563a6d5d4ce0;  1 drivers
v0x563a6d5c2a60_0 .net "reg_a_read_data", 31 0, L_0x563a6d5daa00;  1 drivers
v0x563a6d5c2b30_0 .net "reg_a_read_index", 4 0, L_0x563a6d5d9c50;  1 drivers
v0x563a6d5c2c00_0 .net "reg_b_read_data", 31 0, L_0x563a6d5dba70;  1 drivers
v0x563a6d5c2cd0_0 .net "reg_b_read_index", 4 0, L_0x563a6d5d9eb0;  1 drivers
v0x563a6d5c2da0_0 .net "reg_dst", 0 0, L_0x563a6d4fe050;  1 drivers
v0x563a6d5c2e40_0 .net "reg_write", 0 0, L_0x563a6d5d60f0;  1 drivers
v0x563a6d5c2f00_0 .net "reg_write_data", 31 0, L_0x563a6d5db270;  1 drivers
v0x563a6d5c2ff0_0 .net "reg_write_enable", 0 0, L_0x563a6d5da710;  1 drivers
v0x563a6d5c30c0_0 .net "reg_write_index", 4 0, L_0x563a6d5da580;  1 drivers
v0x563a6d5c3190_0 .net "register_v0", 31 0, L_0x563a6d5dbb80;  alias, 1 drivers
v0x563a6d5c3260_0 .net "reset", 0 0, v0x563a6d5c4120_0;  1 drivers
v0x563a6d5c3390_0 .net "result", 31 0, v0x563a6d5b7380_0;  1 drivers
v0x563a6d5c3460_0 .net "result_hi", 31 0, v0x563a6d5b6c80_0;  1 drivers
v0x563a6d5c3500_0 .net "result_lo", 31 0, v0x563a6d5b6e40_0;  1 drivers
v0x563a6d5c35a0_0 .net "sw", 0 0, L_0x563a6d5d4fa0;  1 drivers
E_0x563a6d4eb730/0 .event anyedge, v0x563a6d5b6ae0_0, v0x563a6d5c0b00_0, v0x563a6d5c0750_0, v0x563a6d5c14b0_0;
E_0x563a6d4eb730/1 .event anyedge, v0x563a6d5b6d60_0, v0x563a6d5c1550_0, v0x563a6d5b9c50_0;
E_0x563a6d4eb730 .event/or E_0x563a6d4eb730/0, E_0x563a6d4eb730/1;
L_0x563a6d5c49b0 .part v0x563a6d5c3f90_0, 26, 6;
L_0x563a6d5c4a50 .part v0x563a6d5c3f90_0, 0, 6;
L_0x563a6d5c4b80 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98018;
L_0x563a6d5d4ce0 .cmp/eq 32, L_0x563a6d5c4b80, L_0x7fc5b4c98060;
L_0x563a6d5d4e80 .cmp/eq 6, L_0x563a6d5c49b0, L_0x7fc5b4c980a8;
L_0x563a6d5d4fa0 .cmp/eq 6, L_0x563a6d5c49b0, L_0x7fc5b4c980f0;
L_0x563a6d5d5140 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98138;
L_0x563a6d5d5280 .cmp/eq 32, L_0x563a6d5d5140, L_0x7fc5b4c98180;
L_0x563a6d5d5410 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c981c8;
L_0x563a6d5d5500 .cmp/eq 32, L_0x563a6d5d5410, L_0x7fc5b4c98210;
L_0x563a6d5d57f0 .part L_0x563a6d5c49b0, 3, 3;
L_0x563a6d5d5920 .cmp/eq 3, L_0x563a6d5d57f0, L_0x7fc5b4c98258;
L_0x563a6d5d5ab0 .part L_0x563a6d5c49b0, 3, 3;
L_0x563a6d5d5b50 .cmp/eq 3, L_0x563a6d5d5ab0, L_0x7fc5b4c982a0;
L_0x563a6d5d5d40 .reduce/nor L_0x563a6d5d9310;
L_0x563a6d5d62d0 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c982e8;
L_0x563a6d5d6400 .cmp/eq 32, L_0x563a6d5d62d0, L_0x7fc5b4c98330;
L_0x563a6d5d6570 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98378;
L_0x563a6d5d6700 .cmp/eq 32, L_0x563a6d5d6570, L_0x7fc5b4c983c0;
L_0x563a6d5d6870 .part v0x563a6d5c3f90_0, 20, 1;
L_0x563a6d5d6610 .concat [ 1 31 0 0], L_0x563a6d5d6870, L_0x7fc5b4c98408;
L_0x563a6d5d6a60 .cmp/eq 32, L_0x563a6d5d6610, L_0x7fc5b4c98450;
L_0x563a6d5d6f70 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98498;
L_0x563a6d5d7170 .cmp/eq 32, L_0x563a6d5d6f70, L_0x7fc5b4c984e0;
L_0x563a6d5d7380 .part v0x563a6d5c3f90_0, 0, 6;
L_0x563a6d5d7420 .cmp/eq 6, L_0x563a6d5d7380, L_0x7fc5b4c98528;
L_0x563a6d5d77a0 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98570;
L_0x563a6d5d7890 .cmp/eq 32, L_0x563a6d5d77a0, L_0x7fc5b4c985b8;
L_0x563a6d5d7ac0 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98600;
L_0x563a6d5d7bb0 .cmp/eq 32, L_0x563a6d5d7ac0, L_0x7fc5b4c98648;
L_0x563a6d5d7f80 .concat [ 6 26 0 0], L_0x563a6d5c49b0, L_0x7fc5b4c98690;
L_0x563a6d5d8070 .cmp/eq 32, L_0x563a6d5d7f80, L_0x7fc5b4c986d8;
L_0x563a6d5d82c0 .part v0x563a6d5c3f90_0, 0, 6;
L_0x563a6d5d8360 .cmp/eq 6, L_0x563a6d5d82c0, L_0x7fc5b4c98720;
L_0x563a6d5d85c0 .part v0x563a6d5c3f90_0, 0, 6;
L_0x563a6d5d8660 .cmp/eq 6, L_0x563a6d5d85c0, L_0x7fc5b4c98768;
L_0x563a6d5d8a00 .part L_0x563a6d5c4a50, 3, 2;
L_0x563a6d5d8af0 .cmp/eq 2, L_0x563a6d5d8a00, L_0x7fc5b4c987b0;
L_0x563a6d5d8d70 .cmp/eq 6, L_0x563a6d5c4a50, L_0x7fc5b4c987f8;
L_0x563a6d5d8f70 .cmp/eq 6, L_0x563a6d5c4a50, L_0x7fc5b4c98840;
L_0x563a6d5d93d0 .cmp/eq 6, L_0x563a6d5c4a50, L_0x7fc5b4c98888;
L_0x563a6d5d9270 .cmp/eq 6, L_0x563a6d5c4a50, L_0x7fc5b4c988d0;
L_0x563a6d5d98a0 .functor MUXZ 1, L_0x7fc5b4c98918, L_0x563a6d5d61b0, L_0x563a6d5de330, C4<>;
L_0x563a6d5d9c50 .part v0x563a6d5c3f90_0, 21, 5;
L_0x563a6d5d9eb0 .part v0x563a6d5c3f90_0, 16, 5;
L_0x563a6d5d9fa0 .part v0x563a6d5c3f90_0, 11, 5;
L_0x563a6d5da1c0 .part v0x563a6d5c3f90_0, 16, 5;
L_0x563a6d5da260 .functor MUXZ 5, L_0x563a6d5da1c0, L_0x563a6d5d9fa0, L_0x563a6d4fe050, C4<>;
L_0x563a6d5da580 .functor MUXZ 5, L_0x563a6d5da260, L_0x7fc5b4c98960, L_0x563a6d5d6da0, C4<>;
L_0x563a6d5da960 .arith/sum 32, L_0x563a6d5dd1c0, L_0x7fc5b4c989a8;
L_0x563a6d5dac10 .functor MUXZ 32, v0x563a6d5b7380_0, v0x563a6d5c3bc0_0, L_0x563a6d59ae80, C4<>;
L_0x563a6d5dada0 .functor MUXZ 32, L_0x563a6d5dac10, v0x563a6d5b8e60_0, L_0x563a6d5d97e0, C4<>;
L_0x563a6d5db0e0 .functor MUXZ 32, L_0x563a6d5dada0, v0x563a6d5b8610_0, L_0x563a6d5d94c0, C4<>;
L_0x563a6d5db270 .functor MUXZ 32, L_0x563a6d5db0e0, L_0x563a6d5da960, L_0x563a6d5da820, C4<>;
L_0x563a6d5dd1c0 .arith/sum 32, v0x563a6d5b7f50_0, L_0x7fc5b4c98ac8;
L_0x563a6d5dd3c0 .part v0x563a6d5c3f90_0, 0, 16;
L_0x563a6d5dd630 .concat [ 16 2 0 0], L_0x563a6d5dd3c0, L_0x7fc5b4c98b10;
L_0x563a6d5dd770 .part L_0x563a6d5dd630, 0, 16;
L_0x563a6d5dda40 .concat [ 2 16 0 0], L_0x7fc5b4c98b58, L_0x563a6d5dd770;
L_0x563a6d5ddb80 .part L_0x563a6d5dda40, 17, 1;
L_0x563a6d5dde60 .functor MUXZ 14, L_0x7fc5b4c98be8, L_0x7fc5b4c98ba0, L_0x563a6d5ddb80, C4<>;
L_0x563a6d5ddff0 .concat [ 18 14 0 0], L_0x563a6d5dda40, L_0x563a6d5dde60;
S_0x563a6d593df0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x563a6d581a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x563a6d59d460_0 .net *"_ivl_10", 15 0, L_0x563a6d5dc8c0;  1 drivers
L_0x7fc5b4c98a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a6d5b6570_0 .net/2u *"_ivl_14", 15 0, L_0x7fc5b4c98a80;  1 drivers
v0x563a6d5b6650_0 .net *"_ivl_17", 15 0, L_0x563a6d5dcb30;  1 drivers
v0x563a6d5b6710_0 .net *"_ivl_5", 0 0, L_0x563a6d5dc1a0;  1 drivers
v0x563a6d5b67f0_0 .net *"_ivl_6", 15 0, L_0x563a6d5dc240;  1 drivers
v0x563a6d5b6920_0 .net *"_ivl_9", 15 0, L_0x563a6d5dc610;  1 drivers
v0x563a6d5b6a00_0 .net "addr_rt", 4 0, L_0x563a6d5dce60;  1 drivers
v0x563a6d5b6ae0_0 .var "b_flag", 0 0;
v0x563a6d5b6ba0_0 .net "funct", 5 0, L_0x563a6d5dc100;  1 drivers
v0x563a6d5b6c80_0 .var "hi", 31 0;
v0x563a6d5b6d60_0 .net "instructionword", 31 0, v0x563a6d5c3f90_0;  alias, 1 drivers
v0x563a6d5b6e40_0 .var "lo", 31 0;
v0x563a6d5b6f20_0 .var "memaddroffset", 31 0;
v0x563a6d5b7000_0 .var "multresult", 63 0;
v0x563a6d5b70e0_0 .net "op1", 31 0, L_0x563a6d5dbcb0;  alias, 1 drivers
v0x563a6d5b71c0_0 .net "op2", 31 0, L_0x563a6d5dbe00;  alias, 1 drivers
v0x563a6d5b72a0_0 .net "opcode", 5 0, L_0x563a6d5dc060;  1 drivers
v0x563a6d5b7380_0 .var "result", 31 0;
v0x563a6d5b7460_0 .net "shamt", 4 0, L_0x563a6d5dcd60;  1 drivers
v0x563a6d5b7540_0 .net/s "sign_op1", 31 0, L_0x563a6d5dbcb0;  alias, 1 drivers
v0x563a6d5b7600_0 .net/s "sign_op2", 31 0, L_0x563a6d5dbe00;  alias, 1 drivers
v0x563a6d5b76a0_0 .net "simmediatedata", 31 0, L_0x563a6d5dc9a0;  1 drivers
v0x563a6d5b7760_0 .net "simmediatedatas", 31 0, L_0x563a6d5dc9a0;  alias, 1 drivers
v0x563a6d5b7820_0 .net "uimmediatedata", 31 0, L_0x563a6d5dcc20;  1 drivers
v0x563a6d5b78e0_0 .net "unsign_op1", 31 0, L_0x563a6d5dbcb0;  alias, 1 drivers
v0x563a6d5b79a0_0 .net "unsign_op2", 31 0, L_0x563a6d5dbe00;  alias, 1 drivers
v0x563a6d5b7ab0_0 .var "unsigned_result", 31 0;
E_0x563a6d5a08f0/0 .event anyedge, v0x563a6d5b72a0_0, v0x563a6d5b6ba0_0, v0x563a6d5b71c0_0, v0x563a6d5b7460_0;
E_0x563a6d5a08f0/1 .event anyedge, v0x563a6d5b70e0_0, v0x563a6d5b7000_0, v0x563a6d5b6a00_0, v0x563a6d5b76a0_0;
E_0x563a6d5a08f0/2 .event anyedge, v0x563a6d5b7820_0, v0x563a6d5b7ab0_0;
E_0x563a6d5a08f0 .event/or E_0x563a6d5a08f0/0, E_0x563a6d5a08f0/1, E_0x563a6d5a08f0/2;
L_0x563a6d5dc060 .part v0x563a6d5c3f90_0, 26, 6;
L_0x563a6d5dc100 .part v0x563a6d5c3f90_0, 0, 6;
L_0x563a6d5dc1a0 .part v0x563a6d5c3f90_0, 15, 1;
LS_0x563a6d5dc240_0_0 .concat [ 1 1 1 1], L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0;
LS_0x563a6d5dc240_0_4 .concat [ 1 1 1 1], L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0;
LS_0x563a6d5dc240_0_8 .concat [ 1 1 1 1], L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0;
LS_0x563a6d5dc240_0_12 .concat [ 1 1 1 1], L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0, L_0x563a6d5dc1a0;
L_0x563a6d5dc240 .concat [ 4 4 4 4], LS_0x563a6d5dc240_0_0, LS_0x563a6d5dc240_0_4, LS_0x563a6d5dc240_0_8, LS_0x563a6d5dc240_0_12;
L_0x563a6d5dc610 .part v0x563a6d5c3f90_0, 0, 16;
L_0x563a6d5dc8c0 .concat [ 16 0 0 0], L_0x563a6d5dc610;
L_0x563a6d5dc9a0 .concat [ 16 16 0 0], L_0x563a6d5dc8c0, L_0x563a6d5dc240;
L_0x563a6d5dcb30 .part v0x563a6d5c3f90_0, 0, 16;
L_0x563a6d5dcc20 .concat [ 16 16 0 0], L_0x563a6d5dcb30, L_0x7fc5b4c98a80;
L_0x563a6d5dcd60 .part v0x563a6d5c3f90_0, 6, 5;
L_0x563a6d5dce60 .part v0x563a6d5c3f90_0, 16, 5;
S_0x563a6d5b7ce0 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x563a6d581a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x563a6d5b7e90_0 .net "clk", 0 0, v0x563a6d5c38a0_0;  alias, 1 drivers
v0x563a6d5b7f50_0 .var "curr_addr", 31 0;
v0x563a6d5b8030_0 .net "enable", 0 0, L_0x563a6d5de4b0;  alias, 1 drivers
v0x563a6d5b80d0_0 .net "next_addr", 31 0, v0x563a6d5c2800_0;  1 drivers
v0x563a6d5b81b0_0 .net "reset", 0 0, v0x563a6d5c4120_0;  alias, 1 drivers
S_0x563a6d5b8360 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x563a6d581a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x563a6d5b8540_0 .net "clk", 0 0, v0x563a6d5c38a0_0;  alias, 1 drivers
v0x563a6d5b8610_0 .var "data", 31 0;
v0x563a6d5b86d0_0 .net "data_in", 31 0, v0x563a6d5b6c80_0;  alias, 1 drivers
v0x563a6d5b87d0_0 .net "data_out", 31 0, v0x563a6d5b8610_0;  alias, 1 drivers
v0x563a6d5b8890_0 .net "enable", 0 0, L_0x563a6d5dcf70;  alias, 1 drivers
v0x563a6d5b89a0_0 .net "reset", 0 0, v0x563a6d5c4120_0;  alias, 1 drivers
S_0x563a6d5b8af0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x563a6d581a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x563a6d5b8d50_0 .net "clk", 0 0, v0x563a6d5c38a0_0;  alias, 1 drivers
v0x563a6d5b8e60_0 .var "data", 31 0;
v0x563a6d5b8f40_0 .net "data_in", 31 0, v0x563a6d5b6e40_0;  alias, 1 drivers
v0x563a6d5b9010_0 .net "data_out", 31 0, v0x563a6d5b8e60_0;  alias, 1 drivers
v0x563a6d5b90d0_0 .net "enable", 0 0, L_0x563a6d5dcf70;  alias, 1 drivers
v0x563a6d5b91c0_0 .net "reset", 0 0, v0x563a6d5c4120_0;  alias, 1 drivers
S_0x563a6d5b9330 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x563a6d581a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x563a6d5daa00 .functor BUFZ 32, L_0x563a6d5db610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563a6d5dba70 .functor BUFZ 32, L_0x563a6d5db890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563a6d5ba0b0_2 .array/port v0x563a6d5ba0b0, 2;
L_0x563a6d5dbb80 .functor BUFZ 32, v0x563a6d5ba0b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563a6d5b9560_0 .net *"_ivl_0", 31 0, L_0x563a6d5db610;  1 drivers
v0x563a6d5b9660_0 .net *"_ivl_10", 6 0, L_0x563a6d5db930;  1 drivers
L_0x7fc5b4c98a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563a6d5b9740_0 .net *"_ivl_13", 1 0, L_0x7fc5b4c98a38;  1 drivers
v0x563a6d5b9800_0 .net *"_ivl_2", 6 0, L_0x563a6d5db6b0;  1 drivers
L_0x7fc5b4c989f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563a6d5b98e0_0 .net *"_ivl_5", 1 0, L_0x7fc5b4c989f0;  1 drivers
v0x563a6d5b9a10_0 .net *"_ivl_8", 31 0, L_0x563a6d5db890;  1 drivers
v0x563a6d5b9af0_0 .net "r_clk", 0 0, v0x563a6d5c38a0_0;  alias, 1 drivers
v0x563a6d5b9b90_0 .net "r_clk_enable", 0 0, v0x563a6d5c3940_0;  alias, 1 drivers
v0x563a6d5b9c50_0 .net "read_data1", 31 0, L_0x563a6d5daa00;  alias, 1 drivers
v0x563a6d5b9d30_0 .net "read_data2", 31 0, L_0x563a6d5dba70;  alias, 1 drivers
v0x563a6d5b9e10_0 .net "read_reg1", 4 0, L_0x563a6d5d9c50;  alias, 1 drivers
v0x563a6d5b9ef0_0 .net "read_reg2", 4 0, L_0x563a6d5d9eb0;  alias, 1 drivers
v0x563a6d5b9fd0_0 .net "register_v0", 31 0, L_0x563a6d5dbb80;  alias, 1 drivers
v0x563a6d5ba0b0 .array "registers", 0 31, 31 0;
v0x563a6d5ba680_0 .net "reset", 0 0, v0x563a6d5c4120_0;  alias, 1 drivers
v0x563a6d5ba720_0 .net "write_control", 0 0, L_0x563a6d5da710;  alias, 1 drivers
v0x563a6d5ba7e0_0 .net "write_data", 31 0, L_0x563a6d5db270;  alias, 1 drivers
v0x563a6d5ba9d0_0 .net "write_reg", 4 0, L_0x563a6d5da580;  alias, 1 drivers
L_0x563a6d5db610 .array/port v0x563a6d5ba0b0, L_0x563a6d5db6b0;
L_0x563a6d5db6b0 .concat [ 5 2 0 0], L_0x563a6d5d9c50, L_0x7fc5b4c989f0;
L_0x563a6d5db890 .array/port v0x563a6d5ba0b0, L_0x563a6d5db930;
L_0x563a6d5db930 .concat [ 5 2 0 0], L_0x563a6d5d9eb0, L_0x7fc5b4c98a38;
S_0x563a6d56e980 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fc5b4ce4078 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a6d5c41c0_0 .net "clk", 0 0, o0x7fc5b4ce4078;  0 drivers
o0x7fc5b4ce40a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563a6d5c4260_0 .net "data_address", 31 0, o0x7fc5b4ce40a8;  0 drivers
o0x7fc5b4ce40d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a6d5c4340_0 .net "data_read", 0 0, o0x7fc5b4ce40d8;  0 drivers
v0x563a6d5c43e0_0 .var "data_readdata", 31 0;
o0x7fc5b4ce4138 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a6d5c44c0_0 .net "data_write", 0 0, o0x7fc5b4ce4138;  0 drivers
o0x7fc5b4ce4168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563a6d5c45d0_0 .net "data_writedata", 31 0, o0x7fc5b4ce4168;  0 drivers
S_0x563a6d581270 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fc5b4ce42b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563a6d5c4770_0 .net "instr_address", 31 0, o0x7fc5b4ce42b8;  0 drivers
v0x563a6d5c4870_0 .var "instr_readdata", 31 0;
    .scope S_0x563a6d5b9330;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563a6d5ba0b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x563a6d5b9330;
T_1 ;
    %wait E_0x563a6d4eb6f0;
    %load/vec4 v0x563a6d5ba680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563a6d5b9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563a6d5ba720_0;
    %load/vec4 v0x563a6d5ba9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x563a6d5ba7e0_0;
    %load/vec4 v0x563a6d5ba9d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a6d5ba0b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563a6d593df0;
T_2 ;
    %wait E_0x563a6d5a08f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %load/vec4 v0x563a6d5b72a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x563a6d5b6ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x563a6d5b7600_0;
    %ix/getv 4, v0x563a6d5b7460_0;
    %shiftl 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x563a6d5b7600_0;
    %ix/getv 4, v0x563a6d5b7460_0;
    %shiftr 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x563a6d5b7600_0;
    %ix/getv 4, v0x563a6d5b7460_0;
    %shiftr/s 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x563a6d5b7600_0;
    %load/vec4 v0x563a6d5b78e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x563a6d5b7600_0;
    %load/vec4 v0x563a6d5b78e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x563a6d5b7600_0;
    %load/vec4 v0x563a6d5b78e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x563a6d5b7540_0;
    %pad/s 64;
    %load/vec4 v0x563a6d5b7600_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x563a6d5b7000_0, 0, 64;
    %load/vec4 v0x563a6d5b7000_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x563a6d5b6c80_0, 0, 32;
    %load/vec4 v0x563a6d5b7000_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563a6d5b6e40_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %pad/u 64;
    %load/vec4 v0x563a6d5b79a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x563a6d5b7000_0, 0, 64;
    %load/vec4 v0x563a6d5b7000_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x563a6d5b6c80_0, 0, 32;
    %load/vec4 v0x563a6d5b7000_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563a6d5b6e40_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b7600_0;
    %mod/s;
    %store/vec4 v0x563a6d5b6c80_0, 0, 32;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b7600_0;
    %div/s;
    %store/vec4 v0x563a6d5b6e40_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %mod;
    %store/vec4 v0x563a6d5b6c80_0, 0, 32;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %div;
    %store/vec4 v0x563a6d5b6e40_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x563a6d5b70e0_0;
    %store/vec4 v0x563a6d5b6c80_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x563a6d5b70e0_0;
    %store/vec4 v0x563a6d5b6e40_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b7600_0;
    %add;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %add;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %sub;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %and;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %or;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %xor;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %or;
    %inv;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b7600_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b79a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x563a6d5b6a00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x563a6d5b7540_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x563a6d5b7540_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x563a6d5b7540_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x563a6d5b7540_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b7600_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b71c0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x563a6d5b7540_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x563a6d5b7540_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5b6ae0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b7760_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b7820_0;
    %and;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b7820_0;
    %or;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x563a6d5b78e0_0;
    %load/vec4 v0x563a6d5b7820_0;
    %xor;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x563a6d5b7820_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563a6d5b7ab0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x563a6d5b7540_0;
    %load/vec4 v0x563a6d5b76a0_0;
    %add;
    %store/vec4 v0x563a6d5b6f20_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x563a6d5b7ab0_0;
    %store/vec4 v0x563a6d5b7380_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563a6d5b8af0;
T_3 ;
    %wait E_0x563a6d4eb6f0;
    %load/vec4 v0x563a6d5b91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563a6d5b8e60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x563a6d5b90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x563a6d5b8f40_0;
    %assign/vec4 v0x563a6d5b8e60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563a6d5b8360;
T_4 ;
    %wait E_0x563a6d4eb6f0;
    %load/vec4 v0x563a6d5b89a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563a6d5b8610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563a6d5b8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563a6d5b86d0_0;
    %assign/vec4 v0x563a6d5b8610_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563a6d5b7ce0;
T_5 ;
    %wait E_0x563a6d4eb6f0;
    %load/vec4 v0x563a6d5b81b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x563a6d5b7f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563a6d5b8030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563a6d5b80d0_0;
    %assign/vec4 v0x563a6d5b7f50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563a6d581a70;
T_6 ;
    %wait E_0x563a6d4eb6f0;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x563a6d5c3260_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x563a6d5c13f0_0, v0x563a6d5c02f0_0, v0x563a6d5c2e40_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x563a6d5c2b30_0, v0x563a6d5c2cd0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x563a6d5c2a60_0, v0x563a6d5c2c00_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x563a6d5c2f00_0, v0x563a6d5c3390_0, v0x563a6d5c30c0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x563a6d5c2740_0, v0x563a6d5c3500_0, v0x563a6d5c3460_0, v0x563a6d5c1850_0, v0x563a6d5c10c0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x563a6d5c0a10_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x563a6d581a70;
T_7 ;
    %wait E_0x563a6d4eb730;
    %load/vec4 v0x563a6d5c05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x563a6d5c0b00_0;
    %load/vec4 v0x563a6d5c0750_0;
    %add;
    %store/vec4 v0x563a6d5c2800_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563a6d5c14b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x563a6d5c0b00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x563a6d5c13f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x563a6d5c2800_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x563a6d5c1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x563a6d5c2a60_0;
    %store/vec4 v0x563a6d5c2800_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x563a6d5c0b00_0;
    %store/vec4 v0x563a6d5c2800_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563a6d581a70;
T_8 ;
    %wait E_0x563a6d4eb6f0;
    %load/vec4 v0x563a6d5c3260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5c0970_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563a6d5c0a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x563a6d5c0970_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563a6d5941c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5c38a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x563a6d5c38a0_0;
    %inv;
    %store/vec4 v0x563a6d5c38a0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x563a6d5941c0;
T_10 ;
    %fork t_1, S_0x563a6d581640;
    %jmp t_0;
    .scope S_0x563a6d581640;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5c4120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563a6d5c3940_0, 0, 1;
    %wait E_0x563a6d4eb6f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a6d5c4120_0, 0, 1;
    %wait E_0x563a6d4eb6f0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x563a6d59a1d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x563a6d59a530_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563a6d59afa0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x563a6d590810_0, 0, 16;
    %load/vec4 v0x563a6d59a1d0_0;
    %load/vec4 v0x563a6d59a530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563a6d59afa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563a6d590810_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563a6d594f40_0, 0, 32;
    %load/vec4 v0x563a6d594f40_0;
    %store/vec4 v0x563a6d5c3f90_0, 0, 32;
    %wait E_0x563a6d4eb6f0;
    %delay 2, 0;
    %load/vec4 v0x563a6d5c3c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x563a6d5c3ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x563a6d5c4030_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x563a6d5c4030_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x563a6d59a1d0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563a6d59a530_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x563a6d59afa0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563a6d590810_0, 0, 16;
    %load/vec4 v0x563a6d59a1d0_0;
    %load/vec4 v0x563a6d59a530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563a6d59afa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563a6d590810_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563a6d594f40_0, 0, 32;
    %load/vec4 v0x563a6d594f40_0;
    %store/vec4 v0x563a6d5c3f90_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x563a6d5c3bc0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x563a6d4eb6f0;
    %delay 2, 0;
    %load/vec4 v0x563a6d5c3c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.7 ;
    %load/vec4 v0x563a6d5c3ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.9 ;
    %load/vec4 v0x563a6d5c3a30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x563a6d5c3a30_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x563a6d5c4030_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x563a6d59a1d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x563a6d59a530_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563a6d59afa0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x563a6d590810_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x563a6d590810_0 {0 0 0};
    %load/vec4 v0x563a6d59a1d0_0;
    %load/vec4 v0x563a6d59a530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563a6d59afa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563a6d590810_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563a6d594f40_0, 0, 32;
    %load/vec4 v0x563a6d594f40_0;
    %store/vec4 v0x563a6d5c3f90_0, 0, 32;
    %wait E_0x563a6d4eb6f0;
    %delay 2, 0;
    %load/vec4 v0x563a6d5c3c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.15 ;
    %load/vec4 v0x563a6d5c3ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.17 ;
    %load/vec4 v0x563a6d5c4030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x563a6d5c4030_0 {0 0 0};
T_10.19 ;
    %end;
    .scope S_0x563a6d5941c0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
