
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000196c  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  0000196c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000008ac  2000000c  00001978  0001000c  2**2
                  ALLOC
  3 .stack        00002000  200008b8  00002224  0001000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001b56b  00000000  00000000  0001008f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000027f2  00000000  00000000  0002b5fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000072e2  00000000  00000000  0002ddec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004a0  00000000  00000000  000350ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000890  00000000  00000000  0003556e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000181fd  00000000  00000000  00035dfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c3ed  00000000  00000000  0004dffb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00080ed6  00000000  00000000  0005a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000bcc  00000000  00000000  000db2c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200028b8 	.word	0x200028b8
       4:	00001655 	.word	0x00001655
       8:	00001651 	.word	0x00001651
       c:	00001651 	.word	0x00001651
	...
      2c:	00001651 	.word	0x00001651
	...
      38:	00001651 	.word	0x00001651
      3c:	00001651 	.word	0x00001651
      40:	00001651 	.word	0x00001651
      44:	00001651 	.word	0x00001651
      48:	00001651 	.word	0x00001651
      4c:	00001651 	.word	0x00001651
      50:	00001651 	.word	0x00001651
      54:	00001651 	.word	0x00001651
      58:	00001651 	.word	0x00001651
      5c:	00001651 	.word	0x00001651
      60:	00001651 	.word	0x00001651
      64:	00000f01 	.word	0x00000f01
      68:	00000f11 	.word	0x00000f11
      6c:	00000f21 	.word	0x00000f21
      70:	00000f31 	.word	0x00000f31
      74:	00001651 	.word	0x00001651
      78:	00001651 	.word	0x00001651
      7c:	00001651 	.word	0x00001651
      80:	00001651 	.word	0x00001651
      84:	00001651 	.word	0x00001651
      88:	00001651 	.word	0x00001651
      8c:	00001651 	.word	0x00001651
      90:	00001651 	.word	0x00001651
      94:	00001651 	.word	0x00001651
      98:	00001651 	.word	0x00001651
      9c:	00001651 	.word	0x00001651
      a0:	00001651 	.word	0x00001651
      a4:	00001651 	.word	0x00001651
      a8:	00001651 	.word	0x00001651
      ac:	00001651 	.word	0x00001651

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	2000000c 	.word	0x2000000c
      d0:	00000000 	.word	0x00000000
      d4:	0000196c 	.word	0x0000196c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000196c 	.word	0x0000196c
     104:	20000010 	.word	0x20000010
     108:	0000196c 	.word	0x0000196c
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000064 	.word	0x20000064
     14c:	200008a0 	.word	0x200008a0
     150:	000009a9 	.word	0x000009a9
     154:	41004400 	.word	0x41004400
     158:	00000a95 	.word	0x00000a95

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	00000f41 	.word	0x00000f41
     2f8:	00001409 	.word	0x00001409
     2fc:	000f4240 	.word	0x000f4240
     300:	000017e1 	.word	0x000017e1
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	200008a0 	.word	0x200008a0
     310:	00000fa9 	.word	0x00000fa9
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000064 	.word	0x20000064
     328:	42000c00 	.word	0x42000c00
     32c:	00000791 	.word	0x00000791
     330:	00000ed5 	.word	0x00000ed5
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	200000a0 	.word	0x200000a0
     340:	000018df 	.word	0x000018df

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000064 	.word	0x20000064
     380:	200008a0 	.word	0x200008a0
     384:	000009a9 	.word	0x000009a9
     388:	41004400 	.word	0x41004400
     38c:	00000a95 	.word	0x00000a95

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000064 	.word	0x20000064
     3d0:	200008a0 	.word	0x200008a0
     3d4:	000009a9 	.word	0x000009a9
     3d8:	00000111 	.word	0x00000111
     3dc:	200004a0 	.word	0x200004a0
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000064 	.word	0x20000064
     424:	200008a0 	.word	0x200008a0
     428:	000009a9 	.word	0x000009a9
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     434:	4b01      	ldr	r3, [pc, #4]	; (43c <gfx_mono_set_framebuffer+0x8>)
     436:	6018      	str	r0, [r3, #0]
}
     438:	4770      	bx	lr
     43a:	46c0      	nop			; (mov r8, r8)
     43c:	20000028 	.word	0x20000028

00000440 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     440:	4b02      	ldr	r3, [pc, #8]	; (44c <gfx_mono_framebuffer_put_byte+0xc>)
     442:	681b      	ldr	r3, [r3, #0]
     444:	01c0      	lsls	r0, r0, #7
     446:	1841      	adds	r1, r0, r1
     448:	54ca      	strb	r2, [r1, r3]
}
     44a:	4770      	bx	lr
     44c:	20000028 	.word	0x20000028

00000450 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     450:	4b02      	ldr	r3, [pc, #8]	; (45c <gfx_mono_framebuffer_get_byte+0xc>)
     452:	681b      	ldr	r3, [r3, #0]
     454:	01c0      	lsls	r0, r0, #7
     456:	1840      	adds	r0, r0, r1
     458:	5c18      	ldrb	r0, [r3, r0]
}
     45a:	4770      	bx	lr
     45c:	20000028 	.word	0x20000028

00000460 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     460:	b5f0      	push	{r4, r5, r6, r7, lr}
     462:	4647      	mov	r7, r8
     464:	b480      	push	{r7}
     466:	1c04      	adds	r4, r0, #0
     468:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     46a:	b243      	sxtb	r3, r0
     46c:	2b00      	cmp	r3, #0
     46e:	db22      	blt.n	4b6 <gfx_mono_framebuffer_draw_pixel+0x56>
     470:	293f      	cmp	r1, #63	; 0x3f
     472:	d820      	bhi.n	4b6 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     474:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     476:	00f7      	lsls	r7, r6, #3
     478:	1bc9      	subs	r1, r1, r7
     47a:	2701      	movs	r7, #1
     47c:	408f      	lsls	r7, r1
     47e:	b2fb      	uxtb	r3, r7
     480:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     482:	1c30      	adds	r0, r6, #0
     484:	1c21      	adds	r1, r4, #0
     486:	4b0d      	ldr	r3, [pc, #52]	; (4bc <gfx_mono_framebuffer_draw_pixel+0x5c>)
     488:	4798      	blx	r3
     48a:	1c02      	adds	r2, r0, #0

	switch (color) {
     48c:	2d01      	cmp	r5, #1
     48e:	d004      	beq.n	49a <gfx_mono_framebuffer_draw_pixel+0x3a>
     490:	2d00      	cmp	r5, #0
     492:	d006      	beq.n	4a2 <gfx_mono_framebuffer_draw_pixel+0x42>
     494:	2d02      	cmp	r5, #2
     496:	d007      	beq.n	4a8 <gfx_mono_framebuffer_draw_pixel+0x48>
     498:	e009      	b.n	4ae <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     49a:	4643      	mov	r3, r8
     49c:	4318      	orrs	r0, r3
     49e:	b2c2      	uxtb	r2, r0
		break;
     4a0:	e005      	b.n	4ae <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     4a2:	43b8      	bics	r0, r7
     4a4:	b2c2      	uxtb	r2, r0
		break;
     4a6:	e002      	b.n	4ae <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     4a8:	4643      	mov	r3, r8
     4aa:	4058      	eors	r0, r3
     4ac:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     4ae:	1c30      	adds	r0, r6, #0
     4b0:	1c21      	adds	r1, r4, #0
     4b2:	4b03      	ldr	r3, [pc, #12]	; (4c0 <gfx_mono_framebuffer_draw_pixel+0x60>)
     4b4:	4798      	blx	r3
}
     4b6:	bc04      	pop	{r2}
     4b8:	4690      	mov	r8, r2
     4ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4bc:	00000451 	.word	0x00000451
     4c0:	00000441 	.word	0x00000441

000004c4 <gfx_mono_generic_draw_line>:
 * \param[in]  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
     4c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     4c6:	465f      	mov	r7, fp
     4c8:	4656      	mov	r6, sl
     4ca:	464d      	mov	r5, r9
     4cc:	4644      	mov	r4, r8
     4ce:	b4f0      	push	{r4, r5, r6, r7}
     4d0:	b083      	sub	sp, #12
     4d2:	1c04      	adds	r4, r0, #0
     4d4:	1c0d      	adds	r5, r1, #0
     4d6:	a90c      	add	r1, sp, #48	; 0x30
     4d8:	7809      	ldrb	r1, [r1, #0]
     4da:	4688      	mov	r8, r1
	int8_t dx;
	int8_t dy;
	int8_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     4dc:	4290      	cmp	r0, r2
     4de:	d904      	bls.n	4ea <gfx_mono_generic_draw_line+0x26>
     4e0:	1c29      	adds	r1, r5, #0
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
     4e2:	1c1d      	adds	r5, r3, #0
		y2 = dy;
     4e4:	1c0b      	adds	r3, r1, #0
	int8_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
		dx = x1;
		x1 = x2;
     4e6:	1c14      	adds	r4, r2, #0
		x2 = dx;
     4e8:	1c02      	adds	r2, r0, #0
		dy = y1;
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
     4ea:	1b12      	subs	r2, r2, r4
     4ec:	b2d0      	uxtb	r0, r2
     4ee:	b2c2      	uxtb	r2, r0
	dy = y2 - y1;
     4f0:	1b5b      	subs	r3, r3, r5
     4f2:	b2d9      	uxtb	r1, r3
     4f4:	b2cb      	uxtb	r3, r1

	x = x1;
	y = y1;

	if (dx < 0) {
     4f6:	b256      	sxtb	r6, r2
		xinc = -1;
		dx = -dx;
	} else {
		xinc = 1;
     4f8:	2701      	movs	r7, #1
     4fa:	9700      	str	r7, [sp, #0]
	dy = y2 - y1;

	x = x1;
	y = y1;

	if (dx < 0) {
     4fc:	2e00      	cmp	r6, #0
     4fe:	da03      	bge.n	508 <gfx_mono_generic_draw_line+0x44>
		xinc = -1;
		dx = -dx;
     500:	4242      	negs	r2, r0
     502:	b2d2      	uxtb	r2, r2

	x = x1;
	y = y1;

	if (dx < 0) {
		xinc = -1;
     504:	26ff      	movs	r6, #255	; 0xff
     506:	9600      	str	r6, [sp, #0]
		dx = -dx;
	} else {
		xinc = 1;
	}

	if (dy < 0) {
     508:	b258      	sxtb	r0, r3
		yinc = -1;
		dy = -dy;
	} else {
		yinc = 1;
     50a:	2701      	movs	r7, #1
     50c:	46b9      	mov	r9, r7
		dx = -dx;
	} else {
		xinc = 1;
	}

	if (dy < 0) {
     50e:	2800      	cmp	r0, #0
     510:	da03      	bge.n	51a <gfx_mono_generic_draw_line+0x56>
		yinc = -1;
		dy = -dy;
     512:	424b      	negs	r3, r1
     514:	b2db      	uxtb	r3, r3
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     516:	20ff      	movs	r0, #255	; 0xff
     518:	4681      	mov	r9, r0
		dy = -dy;
	} else {
		yinc = 1;
	}

	if (dx > dy) {
     51a:	b251      	sxtb	r1, r2
     51c:	b258      	sxtb	r0, r3
     51e:	4281      	cmp	r1, r0
     520:	dd20      	ble.n	564 <gfx_mono_generic_draw_line+0xa0>
		e = dy - dx;
     522:	b2db      	uxtb	r3, r3
     524:	469b      	mov	fp, r3
     526:	b2d6      	uxtb	r6, r2
     528:	9601      	str	r6, [sp, #4]
     52a:	1b9e      	subs	r6, r3, r6
     52c:	b2f6      	uxtb	r6, r6
		for (i = 0; i <= dx; i++) {
     52e:	468a      	mov	sl, r1
     530:	2900      	cmp	r1, #0
     532:	db38      	blt.n	5a6 <gfx_mono_generic_draw_line+0xe2>
     534:	2700      	movs	r7, #0
			gfx_mono_draw_pixel(x, y, color);
     536:	1c20      	adds	r0, r4, #0
     538:	1c29      	adds	r1, r5, #0
     53a:	4642      	mov	r2, r8
     53c:	4b1d      	ldr	r3, [pc, #116]	; (5b4 <gfx_mono_generic_draw_line+0xf0>)
     53e:	4798      	blx	r3
			if (e >= 0) {
     540:	b273      	sxtb	r3, r6
     542:	2b00      	cmp	r3, #0
     544:	db04      	blt.n	550 <gfx_mono_generic_draw_line+0x8c>
				e -= dx;
     546:	9801      	ldr	r0, [sp, #4]
     548:	1a36      	subs	r6, r6, r0
     54a:	b2f6      	uxtb	r6, r6
				y += yinc;
     54c:	444d      	add	r5, r9
     54e:	b2ed      	uxtb	r5, r5
			}

			e += dy;
     550:	445e      	add	r6, fp
     552:	b2f6      	uxtb	r6, r6
			x += xinc;
     554:	9900      	ldr	r1, [sp, #0]
     556:	1864      	adds	r4, r4, r1
     558:	b2e4      	uxtb	r4, r4
		yinc = 1;
	}

	if (dx > dy) {
		e = dy - dx;
		for (i = 0; i <= dx; i++) {
     55a:	3701      	adds	r7, #1
     55c:	b2ff      	uxtb	r7, r7
     55e:	4557      	cmp	r7, sl
     560:	dde9      	ble.n	536 <gfx_mono_generic_draw_line+0x72>
     562:	e020      	b.n	5a6 <gfx_mono_generic_draw_line+0xe2>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     564:	b2d2      	uxtb	r2, r2
     566:	4692      	mov	sl, r2
     568:	b2de      	uxtb	r6, r3
     56a:	9601      	str	r6, [sp, #4]
     56c:	1b96      	subs	r6, r2, r6
     56e:	b2f6      	uxtb	r6, r6
		for (i = 0; i <= dy; i++) {
     570:	b25b      	sxtb	r3, r3
     572:	469b      	mov	fp, r3
     574:	2b00      	cmp	r3, #0
     576:	db16      	blt.n	5a6 <gfx_mono_generic_draw_line+0xe2>
     578:	2700      	movs	r7, #0
			gfx_mono_draw_pixel(x, y, color);
     57a:	1c20      	adds	r0, r4, #0
     57c:	1c29      	adds	r1, r5, #0
     57e:	4642      	mov	r2, r8
     580:	4b0c      	ldr	r3, [pc, #48]	; (5b4 <gfx_mono_generic_draw_line+0xf0>)
     582:	4798      	blx	r3
			if (e >= 0) {
     584:	b273      	sxtb	r3, r6
     586:	2b00      	cmp	r3, #0
     588:	db05      	blt.n	596 <gfx_mono_generic_draw_line+0xd2>
				e -= dy;
     58a:	9801      	ldr	r0, [sp, #4]
     58c:	1a36      	subs	r6, r6, r0
     58e:	b2f6      	uxtb	r6, r6
				x += xinc;
     590:	9900      	ldr	r1, [sp, #0]
     592:	1864      	adds	r4, r4, r1
     594:	b2e4      	uxtb	r4, r4
			}

			e += dx;
     596:	4456      	add	r6, sl
     598:	b2f6      	uxtb	r6, r6
			y += yinc;
     59a:	444d      	add	r5, r9
     59c:	b2ed      	uxtb	r5, r5
			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
     59e:	3701      	adds	r7, #1
     5a0:	b2ff      	uxtb	r7, r7
     5a2:	455f      	cmp	r7, fp
     5a4:	dde9      	ble.n	57a <gfx_mono_generic_draw_line+0xb6>

			e += dx;
			y += yinc;
		}
	}
}
     5a6:	b003      	add	sp, #12
     5a8:	bc3c      	pop	{r2, r3, r4, r5}
     5aa:	4690      	mov	r8, r2
     5ac:	4699      	mov	r9, r3
     5ae:	46a2      	mov	sl, r4
     5b0:	46ab      	mov	fp, r5
     5b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5b4:	00000461 	.word	0x00000461

000005b8 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
     5b8:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
     5ba:	4802      	ldr	r0, [pc, #8]	; (5c4 <gfx_mono_null_init+0xc>)
     5bc:	4b02      	ldr	r3, [pc, #8]	; (5c8 <gfx_mono_null_init+0x10>)
     5be:	4798      	blx	r3
}
     5c0:	bd08      	pop	{r3, pc}
     5c2:	46c0      	nop			; (mov r8, r8)
     5c4:	200004a0 	.word	0x200004a0
     5c8:	00000435 	.word	0x00000435

000005cc <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     5cc:	b510      	push	{r4, lr}
     5ce:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     5d0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     5d2:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     5d4:	4299      	cmp	r1, r3
     5d6:	d30c      	bcc.n	5f2 <_sercom_get_sync_baud_val+0x26>
     5d8:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     5da:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     5dc:	1c60      	adds	r0, r4, #1
     5de:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     5e0:	428b      	cmp	r3, r1
     5e2:	d801      	bhi.n	5e8 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     5e4:	1c04      	adds	r4, r0, #0
     5e6:	e7f8      	b.n	5da <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     5e8:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     5ea:	2cff      	cmp	r4, #255	; 0xff
     5ec:	d801      	bhi.n	5f2 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     5ee:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     5f0:	2000      	movs	r0, #0
	}
}
     5f2:	bd10      	pop	{r4, pc}

000005f4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     5f4:	b510      	push	{r4, lr}
     5f6:	b082      	sub	sp, #8
     5f8:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     5fa:	4b0f      	ldr	r3, [pc, #60]	; (638 <sercom_set_gclk_generator+0x44>)
     5fc:	781b      	ldrb	r3, [r3, #0]
     5fe:	2b00      	cmp	r3, #0
     600:	d001      	beq.n	606 <sercom_set_gclk_generator+0x12>
     602:	2900      	cmp	r1, #0
     604:	d00d      	beq.n	622 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     606:	a901      	add	r1, sp, #4
     608:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     60a:	2013      	movs	r0, #19
     60c:	4b0b      	ldr	r3, [pc, #44]	; (63c <sercom_set_gclk_generator+0x48>)
     60e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     610:	2013      	movs	r0, #19
     612:	4b0b      	ldr	r3, [pc, #44]	; (640 <sercom_set_gclk_generator+0x4c>)
     614:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     616:	4b08      	ldr	r3, [pc, #32]	; (638 <sercom_set_gclk_generator+0x44>)
     618:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     61a:	2201      	movs	r2, #1
     61c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     61e:	2000      	movs	r0, #0
     620:	e007      	b.n	632 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     622:	4b05      	ldr	r3, [pc, #20]	; (638 <sercom_set_gclk_generator+0x44>)
     624:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     626:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     628:	1b14      	subs	r4, r2, r4
     62a:	1e62      	subs	r2, r4, #1
     62c:	4194      	sbcs	r4, r2
     62e:	4264      	negs	r4, r4
     630:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     632:	b002      	add	sp, #8
     634:	bd10      	pop	{r4, pc}
     636:	46c0      	nop			; (mov r8, r8)
     638:	2000002c 	.word	0x2000002c
     63c:	00001521 	.word	0x00001521
     640:	00001495 	.word	0x00001495

00000644 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     644:	4b2e      	ldr	r3, [pc, #184]	; (700 <_sercom_get_default_pad+0xbc>)
     646:	4298      	cmp	r0, r3
     648:	d01c      	beq.n	684 <_sercom_get_default_pad+0x40>
     64a:	d803      	bhi.n	654 <_sercom_get_default_pad+0x10>
     64c:	4b2d      	ldr	r3, [pc, #180]	; (704 <_sercom_get_default_pad+0xc0>)
     64e:	4298      	cmp	r0, r3
     650:	d007      	beq.n	662 <_sercom_get_default_pad+0x1e>
     652:	e04a      	b.n	6ea <_sercom_get_default_pad+0xa6>
     654:	4b2c      	ldr	r3, [pc, #176]	; (708 <_sercom_get_default_pad+0xc4>)
     656:	4298      	cmp	r0, r3
     658:	d025      	beq.n	6a6 <_sercom_get_default_pad+0x62>
     65a:	4b2c      	ldr	r3, [pc, #176]	; (70c <_sercom_get_default_pad+0xc8>)
     65c:	4298      	cmp	r0, r3
     65e:	d033      	beq.n	6c8 <_sercom_get_default_pad+0x84>
     660:	e043      	b.n	6ea <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     662:	2901      	cmp	r1, #1
     664:	d043      	beq.n	6ee <_sercom_get_default_pad+0xaa>
     666:	2900      	cmp	r1, #0
     668:	d004      	beq.n	674 <_sercom_get_default_pad+0x30>
     66a:	2902      	cmp	r1, #2
     66c:	d006      	beq.n	67c <_sercom_get_default_pad+0x38>
     66e:	2903      	cmp	r1, #3
     670:	d006      	beq.n	680 <_sercom_get_default_pad+0x3c>
     672:	e001      	b.n	678 <_sercom_get_default_pad+0x34>
     674:	4826      	ldr	r0, [pc, #152]	; (710 <_sercom_get_default_pad+0xcc>)
     676:	e041      	b.n	6fc <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     678:	2000      	movs	r0, #0
     67a:	e03f      	b.n	6fc <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     67c:	4825      	ldr	r0, [pc, #148]	; (714 <_sercom_get_default_pad+0xd0>)
     67e:	e03d      	b.n	6fc <_sercom_get_default_pad+0xb8>
     680:	4825      	ldr	r0, [pc, #148]	; (718 <_sercom_get_default_pad+0xd4>)
     682:	e03b      	b.n	6fc <_sercom_get_default_pad+0xb8>
     684:	2901      	cmp	r1, #1
     686:	d034      	beq.n	6f2 <_sercom_get_default_pad+0xae>
     688:	2900      	cmp	r1, #0
     68a:	d004      	beq.n	696 <_sercom_get_default_pad+0x52>
     68c:	2902      	cmp	r1, #2
     68e:	d006      	beq.n	69e <_sercom_get_default_pad+0x5a>
     690:	2903      	cmp	r1, #3
     692:	d006      	beq.n	6a2 <_sercom_get_default_pad+0x5e>
     694:	e001      	b.n	69a <_sercom_get_default_pad+0x56>
     696:	2003      	movs	r0, #3
     698:	e030      	b.n	6fc <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     69a:	2000      	movs	r0, #0
     69c:	e02e      	b.n	6fc <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     69e:	481f      	ldr	r0, [pc, #124]	; (71c <_sercom_get_default_pad+0xd8>)
     6a0:	e02c      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6a2:	481f      	ldr	r0, [pc, #124]	; (720 <_sercom_get_default_pad+0xdc>)
     6a4:	e02a      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6a6:	2901      	cmp	r1, #1
     6a8:	d025      	beq.n	6f6 <_sercom_get_default_pad+0xb2>
     6aa:	2900      	cmp	r1, #0
     6ac:	d004      	beq.n	6b8 <_sercom_get_default_pad+0x74>
     6ae:	2902      	cmp	r1, #2
     6b0:	d006      	beq.n	6c0 <_sercom_get_default_pad+0x7c>
     6b2:	2903      	cmp	r1, #3
     6b4:	d006      	beq.n	6c4 <_sercom_get_default_pad+0x80>
     6b6:	e001      	b.n	6bc <_sercom_get_default_pad+0x78>
     6b8:	481a      	ldr	r0, [pc, #104]	; (724 <_sercom_get_default_pad+0xe0>)
     6ba:	e01f      	b.n	6fc <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     6bc:	2000      	movs	r0, #0
     6be:	e01d      	b.n	6fc <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6c0:	4819      	ldr	r0, [pc, #100]	; (728 <_sercom_get_default_pad+0xe4>)
     6c2:	e01b      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6c4:	4819      	ldr	r0, [pc, #100]	; (72c <_sercom_get_default_pad+0xe8>)
     6c6:	e019      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6c8:	2901      	cmp	r1, #1
     6ca:	d016      	beq.n	6fa <_sercom_get_default_pad+0xb6>
     6cc:	2900      	cmp	r1, #0
     6ce:	d004      	beq.n	6da <_sercom_get_default_pad+0x96>
     6d0:	2902      	cmp	r1, #2
     6d2:	d006      	beq.n	6e2 <_sercom_get_default_pad+0x9e>
     6d4:	2903      	cmp	r1, #3
     6d6:	d006      	beq.n	6e6 <_sercom_get_default_pad+0xa2>
     6d8:	e001      	b.n	6de <_sercom_get_default_pad+0x9a>
     6da:	4815      	ldr	r0, [pc, #84]	; (730 <_sercom_get_default_pad+0xec>)
     6dc:	e00e      	b.n	6fc <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     6de:	2000      	movs	r0, #0
     6e0:	e00c      	b.n	6fc <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6e2:	4814      	ldr	r0, [pc, #80]	; (734 <_sercom_get_default_pad+0xf0>)
     6e4:	e00a      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6e6:	4814      	ldr	r0, [pc, #80]	; (738 <_sercom_get_default_pad+0xf4>)
     6e8:	e008      	b.n	6fc <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     6ea:	2000      	movs	r0, #0
     6ec:	e006      	b.n	6fc <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6ee:	4813      	ldr	r0, [pc, #76]	; (73c <_sercom_get_default_pad+0xf8>)
     6f0:	e004      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6f2:	4813      	ldr	r0, [pc, #76]	; (740 <_sercom_get_default_pad+0xfc>)
     6f4:	e002      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6f6:	4813      	ldr	r0, [pc, #76]	; (744 <_sercom_get_default_pad+0x100>)
     6f8:	e000      	b.n	6fc <_sercom_get_default_pad+0xb8>
     6fa:	4813      	ldr	r0, [pc, #76]	; (748 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     6fc:	4770      	bx	lr
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	42000c00 	.word	0x42000c00
     704:	42000800 	.word	0x42000800
     708:	42001000 	.word	0x42001000
     70c:	42001400 	.word	0x42001400
     710:	00040003 	.word	0x00040003
     714:	00060003 	.word	0x00060003
     718:	00070003 	.word	0x00070003
     71c:	001e0003 	.word	0x001e0003
     720:	001f0003 	.word	0x001f0003
     724:	00080003 	.word	0x00080003
     728:	000a0003 	.word	0x000a0003
     72c:	000b0003 	.word	0x000b0003
     730:	00100003 	.word	0x00100003
     734:	00120003 	.word	0x00120003
     738:	00130003 	.word	0x00130003
     73c:	00050003 	.word	0x00050003
     740:	00010003 	.word	0x00010003
     744:	00090003 	.word	0x00090003
     748:	00110003 	.word	0x00110003

0000074c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     74c:	b570      	push	{r4, r5, r6, lr}
     74e:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     750:	4a0e      	ldr	r2, [pc, #56]	; (78c <_sercom_get_sercom_inst_index+0x40>)
     752:	4669      	mov	r1, sp
     754:	ca70      	ldmia	r2!, {r4, r5, r6}
     756:	c170      	stmia	r1!, {r4, r5, r6}
     758:	6812      	ldr	r2, [r2, #0]
     75a:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     75c:	1c03      	adds	r3, r0, #0
     75e:	9a00      	ldr	r2, [sp, #0]
     760:	4282      	cmp	r2, r0
     762:	d00f      	beq.n	784 <_sercom_get_sercom_inst_index+0x38>
     764:	9c01      	ldr	r4, [sp, #4]
     766:	4284      	cmp	r4, r0
     768:	d008      	beq.n	77c <_sercom_get_sercom_inst_index+0x30>
     76a:	9d02      	ldr	r5, [sp, #8]
     76c:	4285      	cmp	r5, r0
     76e:	d007      	beq.n	780 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     770:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     772:	9e03      	ldr	r6, [sp, #12]
     774:	429e      	cmp	r6, r3
     776:	d107      	bne.n	788 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     778:	2003      	movs	r0, #3
     77a:	e004      	b.n	786 <_sercom_get_sercom_inst_index+0x3a>
     77c:	2001      	movs	r0, #1
     77e:	e002      	b.n	786 <_sercom_get_sercom_inst_index+0x3a>
     780:	2002      	movs	r0, #2
     782:	e000      	b.n	786 <_sercom_get_sercom_inst_index+0x3a>
     784:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     786:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     788:	b004      	add	sp, #16
     78a:	bd70      	pop	{r4, r5, r6, pc}
     78c:	000018f0 	.word	0x000018f0

00000790 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     790:	b5f0      	push	{r4, r5, r6, r7, lr}
     792:	4647      	mov	r7, r8
     794:	b480      	push	{r7}
     796:	b088      	sub	sp, #32
     798:	1c05      	adds	r5, r0, #0
     79a:	1c0c      	adds	r4, r1, #0
     79c:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     79e:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     7a0:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     7a2:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     7a4:	079a      	lsls	r2, r3, #30
     7a6:	d500      	bpl.n	7aa <spi_init+0x1a>
     7a8:	e0df      	b.n	96a <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     7aa:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     7ac:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     7ae:	07da      	lsls	r2, r3, #31
     7b0:	d500      	bpl.n	7b4 <spi_init+0x24>
     7b2:	e0da      	b.n	96a <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7b4:	1c08      	adds	r0, r1, #0
     7b6:	4b6f      	ldr	r3, [pc, #444]	; (974 <spi_init+0x1e4>)
     7b8:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     7ba:	4b6f      	ldr	r3, [pc, #444]	; (978 <spi_init+0x1e8>)
     7bc:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     7be:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     7c0:	2701      	movs	r7, #1
     7c2:	4097      	lsls	r7, r2
     7c4:	1c3a      	adds	r2, r7, #0
     7c6:	430a      	orrs	r2, r1
     7c8:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     7ca:	a907      	add	r1, sp, #28
     7cc:	2724      	movs	r7, #36	; 0x24
     7ce:	5df3      	ldrb	r3, [r6, r7]
     7d0:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     7d2:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     7d4:	b2c0      	uxtb	r0, r0
     7d6:	4680      	mov	r8, r0
     7d8:	4b68      	ldr	r3, [pc, #416]	; (97c <spi_init+0x1ec>)
     7da:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     7dc:	4640      	mov	r0, r8
     7de:	4b68      	ldr	r3, [pc, #416]	; (980 <spi_init+0x1f0>)
     7e0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     7e2:	5df0      	ldrb	r0, [r6, r7]
     7e4:	2100      	movs	r1, #0
     7e6:	4b67      	ldr	r3, [pc, #412]	; (984 <spi_init+0x1f4>)
     7e8:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     7ea:	7833      	ldrb	r3, [r6, #0]
     7ec:	2b01      	cmp	r3, #1
     7ee:	d103      	bne.n	7f8 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     7f0:	6822      	ldr	r2, [r4, #0]
     7f2:	230c      	movs	r3, #12
     7f4:	4313      	orrs	r3, r2
     7f6:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     7f8:	7833      	ldrb	r3, [r6, #0]
     7fa:	2b00      	cmp	r3, #0
     7fc:	d000      	beq.n	800 <spi_init+0x70>
     7fe:	e0b1      	b.n	964 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     800:	6822      	ldr	r2, [r4, #0]
     802:	2308      	movs	r3, #8
     804:	4313      	orrs	r3, r2
     806:	6023      	str	r3, [r4, #0]
     808:	e0ac      	b.n	964 <spi_init+0x1d4>
     80a:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     80c:	60d1      	str	r1, [r2, #12]
     80e:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     810:	2b1c      	cmp	r3, #28
     812:	d1fa      	bne.n	80a <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
     814:	2300      	movs	r3, #0
     816:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     818:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     81a:	2400      	movs	r4, #0
     81c:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     81e:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     820:	2336      	movs	r3, #54	; 0x36
     822:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     824:	2337      	movs	r3, #55	; 0x37
     826:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     828:	2338      	movs	r3, #56	; 0x38
     82a:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     82c:	2303      	movs	r3, #3
     82e:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     830:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     832:	6828      	ldr	r0, [r5, #0]
     834:	4b4f      	ldr	r3, [pc, #316]	; (974 <spi_init+0x1e4>)
     836:	4798      	blx	r3
     838:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     83a:	4953      	ldr	r1, [pc, #332]	; (988 <spi_init+0x1f8>)
     83c:	4b53      	ldr	r3, [pc, #332]	; (98c <spi_init+0x1fc>)
     83e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     840:	00bf      	lsls	r7, r7, #2
     842:	4b53      	ldr	r3, [pc, #332]	; (990 <spi_init+0x200>)
     844:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     846:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     848:	ab02      	add	r3, sp, #8
     84a:	2280      	movs	r2, #128	; 0x80
     84c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     84e:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     850:	2201      	movs	r2, #1
     852:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     854:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     856:	7833      	ldrb	r3, [r6, #0]
     858:	2b00      	cmp	r3, #0
     85a:	d102      	bne.n	862 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     85c:	2200      	movs	r2, #0
     85e:	ab02      	add	r3, sp, #8
     860:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     862:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     864:	9303      	str	r3, [sp, #12]
     866:	6af0      	ldr	r0, [r6, #44]	; 0x2c
     868:	9004      	str	r0, [sp, #16]
     86a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     86c:	9205      	str	r2, [sp, #20]
     86e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     870:	9306      	str	r3, [sp, #24]
     872:	2400      	movs	r4, #0
     874:	b2e1      	uxtb	r1, r4
     876:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     878:	aa03      	add	r2, sp, #12
     87a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     87c:	2800      	cmp	r0, #0
     87e:	d102      	bne.n	886 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     880:	1c38      	adds	r0, r7, #0
     882:	4a44      	ldr	r2, [pc, #272]	; (994 <spi_init+0x204>)
     884:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     886:	1c43      	adds	r3, r0, #1
     888:	d006      	beq.n	898 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     88a:	466a      	mov	r2, sp
     88c:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     88e:	0c00      	lsrs	r0, r0, #16
     890:	b2c0      	uxtb	r0, r0
     892:	a902      	add	r1, sp, #8
     894:	4b40      	ldr	r3, [pc, #256]	; (998 <spi_init+0x208>)
     896:	4798      	blx	r3
     898:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     89a:	2c04      	cmp	r4, #4
     89c:	d1ea      	bne.n	874 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     89e:	7833      	ldrb	r3, [r6, #0]
     8a0:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     8a2:	7c33      	ldrb	r3, [r6, #16]
     8a4:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     8a6:	7cb3      	ldrb	r3, [r6, #18]
     8a8:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     8aa:	7d33      	ldrb	r3, [r6, #20]
     8ac:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     8ae:	2200      	movs	r2, #0
     8b0:	466b      	mov	r3, sp
     8b2:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     8b4:	7833      	ldrb	r3, [r6, #0]
     8b6:	2b01      	cmp	r3, #1
     8b8:	d114      	bne.n	8e4 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     8ba:	6828      	ldr	r0, [r5, #0]
     8bc:	4b2d      	ldr	r3, [pc, #180]	; (974 <spi_init+0x1e4>)
     8be:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     8c0:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     8c2:	b2c0      	uxtb	r0, r0
     8c4:	4b35      	ldr	r3, [pc, #212]	; (99c <spi_init+0x20c>)
     8c6:	4798      	blx	r3
     8c8:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     8ca:	69b0      	ldr	r0, [r6, #24]
     8cc:	466a      	mov	r2, sp
     8ce:	3206      	adds	r2, #6
     8d0:	4b33      	ldr	r3, [pc, #204]	; (9a0 <spi_init+0x210>)
     8d2:	4798      	blx	r3
     8d4:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     8d6:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     8d8:	2b00      	cmp	r3, #0
     8da:	d146      	bne.n	96a <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     8dc:	466b      	mov	r3, sp
     8de:	3306      	adds	r3, #6
     8e0:	781b      	ldrb	r3, [r3, #0]
     8e2:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     8e4:	7833      	ldrb	r3, [r6, #0]
     8e6:	2b00      	cmp	r3, #0
     8e8:	d10f      	bne.n	90a <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     8ea:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     8ec:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     8ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     8f0:	7ff4      	ldrb	r4, [r6, #31]
     8f2:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     8f4:	7fb2      	ldrb	r2, [r6, #30]
     8f6:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     8f8:	4302      	orrs	r2, r0
     8fa:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     8fc:	2220      	movs	r2, #32
     8fe:	5cb2      	ldrb	r2, [r6, r2]
     900:	2a00      	cmp	r2, #0
     902:	d004      	beq.n	90e <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     904:	2240      	movs	r2, #64	; 0x40
     906:	4313      	orrs	r3, r2
     908:	e001      	b.n	90e <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     90a:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     90c:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     90e:	68b2      	ldr	r2, [r6, #8]
     910:	6870      	ldr	r0, [r6, #4]
     912:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     914:	68f0      	ldr	r0, [r6, #12]
     916:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     918:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     91a:	7c31      	ldrb	r1, [r6, #16]
     91c:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     91e:	7c71      	ldrb	r1, [r6, #17]
     920:	2900      	cmp	r1, #0
     922:	d103      	bne.n	92c <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     924:	491f      	ldr	r1, [pc, #124]	; (9a4 <spi_init+0x214>)
     926:	7889      	ldrb	r1, [r1, #2]
     928:	0788      	lsls	r0, r1, #30
     92a:	d501      	bpl.n	930 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     92c:	2180      	movs	r1, #128	; 0x80
     92e:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     930:	7cb1      	ldrb	r1, [r6, #18]
     932:	2900      	cmp	r1, #0
     934:	d002      	beq.n	93c <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     936:	2180      	movs	r1, #128	; 0x80
     938:	0289      	lsls	r1, r1, #10
     93a:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     93c:	7cf1      	ldrb	r1, [r6, #19]
     93e:	2900      	cmp	r1, #0
     940:	d002      	beq.n	948 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     942:	2180      	movs	r1, #128	; 0x80
     944:	0089      	lsls	r1, r1, #2
     946:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     948:	7d31      	ldrb	r1, [r6, #20]
     94a:	2900      	cmp	r1, #0
     94c:	d002      	beq.n	954 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     94e:	2180      	movs	r1, #128	; 0x80
     950:	0189      	lsls	r1, r1, #6
     952:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     954:	6839      	ldr	r1, [r7, #0]
     956:	430a      	orrs	r2, r1
     958:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     95a:	687a      	ldr	r2, [r7, #4]
     95c:	4313      	orrs	r3, r2
     95e:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
     960:	2000      	movs	r0, #0
     962:	e002      	b.n	96a <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     964:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     966:	2100      	movs	r1, #0
     968:	e74f      	b.n	80a <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     96a:	b008      	add	sp, #32
     96c:	bc04      	pop	{r2}
     96e:	4690      	mov	r8, r2
     970:	bdf0      	pop	{r4, r5, r6, r7, pc}
     972:	46c0      	nop			; (mov r8, r8)
     974:	0000074d 	.word	0x0000074d
     978:	40000400 	.word	0x40000400
     97c:	00001521 	.word	0x00001521
     980:	00001495 	.word	0x00001495
     984:	000005f5 	.word	0x000005f5
     988:	00000cb1 	.word	0x00000cb1
     98c:	00000e95 	.word	0x00000e95
     990:	200008a8 	.word	0x200008a8
     994:	00000645 	.word	0x00000645
     998:	000015fd 	.word	0x000015fd
     99c:	0000153d 	.word	0x0000153d
     9a0:	000005cd 	.word	0x000005cd
     9a4:	41002000 	.word	0x41002000

000009a8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     9a8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     9aa:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     9ac:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     9ae:	2c01      	cmp	r4, #1
     9b0:	d16c      	bne.n	a8c <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     9b2:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     9b4:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     9b6:	2c00      	cmp	r4, #0
     9b8:	d168      	bne.n	a8c <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     9ba:	2a00      	cmp	r2, #0
     9bc:	d057      	beq.n	a6e <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     9be:	784b      	ldrb	r3, [r1, #1]
     9c0:	2b00      	cmp	r3, #0
     9c2:	d044      	beq.n	a4e <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     9c4:	6802      	ldr	r2, [r0, #0]
     9c6:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     9c8:	07dc      	lsls	r4, r3, #31
     9ca:	d40f      	bmi.n	9ec <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     9cc:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9ce:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9d0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9d2:	2900      	cmp	r1, #0
     9d4:	d103      	bne.n	9de <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     9d6:	095a      	lsrs	r2, r3, #5
     9d8:	01d2      	lsls	r2, r2, #7
     9da:	492d      	ldr	r1, [pc, #180]	; (a90 <spi_select_slave+0xe8>)
     9dc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     9de:	211f      	movs	r1, #31
     9e0:	400b      	ands	r3, r1
     9e2:	2101      	movs	r1, #1
     9e4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     9e6:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     9e8:	2305      	movs	r3, #5
     9ea:	e04f      	b.n	a8c <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     9ec:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9ee:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9f0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9f2:	2c00      	cmp	r4, #0
     9f4:	d103      	bne.n	9fe <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     9f6:	095a      	lsrs	r2, r3, #5
     9f8:	01d2      	lsls	r2, r2, #7
     9fa:	4c25      	ldr	r4, [pc, #148]	; (a90 <spi_select_slave+0xe8>)
     9fc:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     9fe:	241f      	movs	r4, #31
     a00:	4023      	ands	r3, r4
     a02:	2401      	movs	r4, #1
     a04:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a06:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     a08:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a0a:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     a0c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     a0e:	07d4      	lsls	r4, r2, #31
     a10:	d500      	bpl.n	a14 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     a12:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     a14:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     a16:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     a18:	2a00      	cmp	r2, #0
     a1a:	d137      	bne.n	a8c <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a1c:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a1e:	2104      	movs	r1, #4
     a20:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     a22:	420b      	tst	r3, r1
     a24:	d0fc      	beq.n	a20 <spi_select_slave+0x78>
     a26:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     a28:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     a2a:	074c      	lsls	r4, r1, #29
     a2c:	d52e      	bpl.n	a8c <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     a2e:	8b53      	ldrh	r3, [r2, #26]
     a30:	0759      	lsls	r1, r3, #29
     a32:	d503      	bpl.n	a3c <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     a34:	8b51      	ldrh	r1, [r2, #26]
     a36:	2304      	movs	r3, #4
     a38:	430b      	orrs	r3, r1
     a3a:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a3c:	7983      	ldrb	r3, [r0, #6]
     a3e:	2b01      	cmp	r3, #1
     a40:	d102      	bne.n	a48 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a42:	6a93      	ldr	r3, [r2, #40]	; 0x28
     a44:	2300      	movs	r3, #0
     a46:	e021      	b.n	a8c <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     a48:	6a93      	ldr	r3, [r2, #40]	; 0x28
     a4a:	2300      	movs	r3, #0
     a4c:	e01e      	b.n	a8c <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     a4e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a50:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a52:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a54:	2900      	cmp	r1, #0
     a56:	d103      	bne.n	a60 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     a58:	095a      	lsrs	r2, r3, #5
     a5a:	01d2      	lsls	r2, r2, #7
     a5c:	4c0c      	ldr	r4, [pc, #48]	; (a90 <spi_select_slave+0xe8>)
     a5e:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a60:	211f      	movs	r1, #31
     a62:	400b      	ands	r3, r1
     a64:	2101      	movs	r1, #1
     a66:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a68:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     a6a:	2300      	movs	r3, #0
     a6c:	e00e      	b.n	a8c <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     a6e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a70:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a72:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a74:	2900      	cmp	r1, #0
     a76:	d103      	bne.n	a80 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     a78:	095a      	lsrs	r2, r3, #5
     a7a:	01d2      	lsls	r2, r2, #7
     a7c:	4904      	ldr	r1, [pc, #16]	; (a90 <spi_select_slave+0xe8>)
     a7e:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a80:	211f      	movs	r1, #31
     a82:	400b      	ands	r3, r1
     a84:	2101      	movs	r1, #1
     a86:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a88:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     a8a:	2300      	movs	r3, #0
}
     a8c:	1c18      	adds	r0, r3, #0
     a8e:	bd10      	pop	{r4, pc}
     a90:	41004400 	.word	0x41004400

00000a94 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     a94:	b5f0      	push	{r4, r5, r6, r7, lr}
     a96:	465f      	mov	r7, fp
     a98:	4656      	mov	r6, sl
     a9a:	464d      	mov	r5, r9
     a9c:	4644      	mov	r4, r8
     a9e:	b4f0      	push	{r4, r5, r6, r7}
     aa0:	b083      	sub	sp, #12
     aa2:	1c04      	adds	r4, r0, #0
     aa4:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     aa6:	2338      	movs	r3, #56	; 0x38
     aa8:	5cc0      	ldrb	r0, [r0, r3]
     aaa:	b2c0      	uxtb	r0, r0
     aac:	2805      	cmp	r0, #5
     aae:	d100      	bne.n	ab2 <spi_write_buffer_wait+0x1e>
     ab0:	e0f1      	b.n	c96 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     ab2:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
     ab4:	2a00      	cmp	r2, #0
     ab6:	d100      	bne.n	aba <spi_write_buffer_wait+0x26>
     ab8:	e0ed      	b.n	c96 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     aba:	7963      	ldrb	r3, [r4, #5]
     abc:	2b00      	cmp	r3, #0
     abe:	d105      	bne.n	acc <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ac0:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     ac2:	7e18      	ldrb	r0, [r3, #24]
     ac4:	0782      	lsls	r2, r0, #30
     ac6:	d501      	bpl.n	acc <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     ac8:	2002      	movs	r0, #2
     aca:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     acc:	4655      	mov	r5, sl
     ace:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ad0:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     ad2:	2602      	movs	r6, #2
     ad4:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     ad6:	2704      	movs	r7, #4
     ad8:	46bb      	mov	fp, r7
     ada:	e08f      	b.n	bfc <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
     adc:	7962      	ldrb	r2, [r4, #5]
     ade:	2a00      	cmp	r2, #0
     ae0:	d001      	beq.n	ae6 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ae2:	6826      	ldr	r6, [r4, #0]
     ae4:	e016      	b.n	b14 <spi_write_buffer_wait+0x80>
     ae6:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ae8:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
     aea:	421e      	tst	r6, r3
     aec:	d106      	bne.n	afc <spi_write_buffer_wait+0x68>
     aee:	4e6d      	ldr	r6, [pc, #436]	; (ca4 <spi_write_buffer_wait+0x210>)
     af0:	7e17      	ldrb	r7, [r2, #24]
     af2:	421f      	tst	r7, r3
     af4:	d102      	bne.n	afc <spi_write_buffer_wait+0x68>
     af6:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     af8:	2e00      	cmp	r6, #0
     afa:	d1f9      	bne.n	af0 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     afc:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
     afe:	4667      	mov	r7, ip
     b00:	423e      	tst	r6, r7
     b02:	d003      	beq.n	b0c <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     b04:	2302      	movs	r3, #2
     b06:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
     b08:	2004      	movs	r0, #4
     b0a:	e0c4      	b.n	c96 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     b0c:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
     b0e:	421a      	tst	r2, r3
     b10:	d1e7      	bne.n	ae2 <spi_write_buffer_wait+0x4e>
     b12:	e0b3      	b.n	c7c <spi_write_buffer_wait+0x1e8>
     b14:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
     b16:	421a      	tst	r2, r3
     b18:	d0fc      	beq.n	b14 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     b1a:	1c42      	adds	r2, r0, #1
     b1c:	b292      	uxth	r2, r2
     b1e:	4690      	mov	r8, r2
     b20:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     b22:	79a2      	ldrb	r2, [r4, #6]
     b24:	2a01      	cmp	r2, #1
     b26:	d001      	beq.n	b2c <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     b28:	4640      	mov	r0, r8
     b2a:	e005      	b.n	b38 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
     b2c:	3002      	adds	r0, #2
     b2e:	b280      	uxth	r0, r0
     b30:	4642      	mov	r2, r8
     b32:	5c8a      	ldrb	r2, [r1, r2]
     b34:	0212      	lsls	r2, r2, #8
     b36:	4317      	orrs	r7, r2
     b38:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     b3a:	421a      	tst	r2, r3
     b3c:	d002      	beq.n	b44 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     b3e:	05ff      	lsls	r7, r7, #23
     b40:	0dff      	lsrs	r7, r7, #23
     b42:	62b7      	str	r7, [r6, #40]	; 0x28
     b44:	1e6a      	subs	r2, r5, #1
     b46:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
     b48:	79e2      	ldrb	r2, [r4, #7]
     b4a:	2a00      	cmp	r2, #0
     b4c:	d101      	bne.n	b52 <spi_write_buffer_wait+0xbe>
     b4e:	1c35      	adds	r5, r6, #0
     b50:	e056      	b.n	c00 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
     b52:	7962      	ldrb	r2, [r4, #5]
     b54:	2a00      	cmp	r2, #0
     b56:	d137      	bne.n	bc8 <spi_write_buffer_wait+0x134>
     b58:	4a53      	ldr	r2, [pc, #332]	; (ca8 <spi_write_buffer_wait+0x214>)
     b5a:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b5c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     b5e:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
     b60:	421f      	tst	r7, r3
     b62:	d01c      	beq.n	b9e <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
     b64:	1c47      	adds	r7, r0, #1
     b66:	b2bf      	uxth	r7, r7
     b68:	46b9      	mov	r9, r7
     b6a:	9901      	ldr	r1, [sp, #4]
     b6c:	5c09      	ldrb	r1, [r1, r0]
     b6e:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     b70:	79a7      	ldrb	r7, [r4, #6]
     b72:	2f01      	cmp	r7, #1
     b74:	d001      	beq.n	b7a <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     b76:	4648      	mov	r0, r9
     b78:	e008      	b.n	b8c <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
     b7a:	3002      	adds	r0, #2
     b7c:	b280      	uxth	r0, r0
     b7e:	9901      	ldr	r1, [sp, #4]
     b80:	464f      	mov	r7, r9
     b82:	5dc9      	ldrb	r1, [r1, r7]
     b84:	0209      	lsls	r1, r1, #8
     b86:	4647      	mov	r7, r8
     b88:	430f      	orrs	r7, r1
     b8a:	46b8      	mov	r8, r7
     b8c:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     b8e:	421f      	tst	r7, r3
     b90:	d003      	beq.n	b9a <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     b92:	4647      	mov	r7, r8
     b94:	05f9      	lsls	r1, r7, #23
     b96:	0dcf      	lsrs	r7, r1, #23
     b98:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
     b9a:	3d01      	subs	r5, #1
     b9c:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b9e:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     ba0:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
     ba2:	4659      	mov	r1, fp
     ba4:	420f      	tst	r7, r1
     ba6:	d102      	bne.n	bae <spi_write_buffer_wait+0x11a>
     ba8:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     baa:	2a00      	cmp	r2, #0
     bac:	d1d6      	bne.n	b5c <spi_write_buffer_wait+0xc8>
     bae:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     bb0:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
     bb2:	4667      	mov	r7, ip
     bb4:	423a      	tst	r2, r7
     bb6:	d003      	beq.n	bc0 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     bb8:	2302      	movs	r3, #2
     bba:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
     bbc:	2004      	movs	r0, #4
     bbe:	e06a      	b.n	c96 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     bc0:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
     bc2:	465e      	mov	r6, fp
     bc4:	4232      	tst	r2, r6
     bc6:	d05b      	beq.n	c80 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     bc8:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     bca:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
     bcc:	465f      	mov	r7, fp
     bce:	423a      	tst	r2, r7
     bd0:	d0fb      	beq.n	bca <spi_write_buffer_wait+0x136>
     bd2:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     bd4:	423a      	tst	r2, r7
     bd6:	d00d      	beq.n	bf4 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     bd8:	8b72      	ldrh	r2, [r6, #26]
     bda:	423a      	tst	r2, r7
     bdc:	d004      	beq.n	be8 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     bde:	8b72      	ldrh	r2, [r6, #26]
     be0:	2704      	movs	r7, #4
     be2:	433a      	orrs	r2, r7
     be4:	b292      	uxth	r2, r2
     be6:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     be8:	79a2      	ldrb	r2, [r4, #6]
     bea:	2a01      	cmp	r2, #1
     bec:	d101      	bne.n	bf2 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     bee:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     bf0:	e000      	b.n	bf4 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     bf2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
     bf4:	4652      	mov	r2, sl
     bf6:	3a01      	subs	r2, #1
     bf8:	b292      	uxth	r2, r2
     bfa:	4692      	mov	sl, r2
     bfc:	3d01      	subs	r5, #1
     bfe:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
     c00:	4a2a      	ldr	r2, [pc, #168]	; (cac <spi_write_buffer_wait+0x218>)
     c02:	4295      	cmp	r5, r2
     c04:	d000      	beq.n	c08 <spi_write_buffer_wait+0x174>
     c06:	e769      	b.n	adc <spi_write_buffer_wait+0x48>
     c08:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
     c0a:	7963      	ldrb	r3, [r4, #5]
     c0c:	2b01      	cmp	r3, #1
     c0e:	d105      	bne.n	c1c <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     c10:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     c12:	2202      	movs	r2, #2
     c14:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
     c16:	4213      	tst	r3, r2
     c18:	d0fc      	beq.n	c14 <spi_write_buffer_wait+0x180>
     c1a:	e033      	b.n	c84 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     c1c:	2b00      	cmp	r3, #0
     c1e:	d133      	bne.n	c88 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
     c20:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     c22:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
     c24:	2b00      	cmp	r3, #0
     c26:	d036      	beq.n	c96 <spi_write_buffer_wait+0x202>
			while (flush_length) {
     c28:	2900      	cmp	r1, #0
     c2a:	d02f      	beq.n	c8c <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     c2c:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     c2e:	4e1d      	ldr	r6, [pc, #116]	; (ca4 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     c30:	2704      	movs	r7, #4
     c32:	4650      	mov	r0, sl
     c34:	e01c      	b.n	c70 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     c36:	7e0a      	ldrb	r2, [r1, #24]
     c38:	422a      	tst	r2, r5
     c3a:	d102      	bne.n	c42 <spi_write_buffer_wait+0x1ae>
     c3c:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     c3e:	2b00      	cmp	r3, #0
     c40:	d1f9      	bne.n	c36 <spi_write_buffer_wait+0x1a2>
     c42:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
     c44:	422b      	tst	r3, r5
     c46:	d023      	beq.n	c90 <spi_write_buffer_wait+0x1fc>
     c48:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     c4a:	422b      	tst	r3, r5
     c4c:	d00c      	beq.n	c68 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     c4e:	8b4b      	ldrh	r3, [r1, #26]
     c50:	422b      	tst	r3, r5
     c52:	d003      	beq.n	c5c <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     c54:	8b4b      	ldrh	r3, [r1, #26]
     c56:	433b      	orrs	r3, r7
     c58:	b29b      	uxth	r3, r3
     c5a:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     c5c:	79a3      	ldrb	r3, [r4, #6]
     c5e:	2b01      	cmp	r3, #1
     c60:	d101      	bne.n	c66 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     c62:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     c64:	e000      	b.n	c68 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     c66:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
     c68:	3801      	subs	r0, #1
     c6a:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
     c6c:	2800      	cmp	r0, #0
     c6e:	d011      	beq.n	c94 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     c70:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     c72:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     c74:	422b      	tst	r3, r5
     c76:	d1e4      	bne.n	c42 <spi_write_buffer_wait+0x1ae>
     c78:	1c33      	adds	r3, r6, #0
     c7a:	e7dc      	b.n	c36 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
     c7c:	2012      	movs	r0, #18
     c7e:	e00a      	b.n	c96 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     c80:	2012      	movs	r0, #18
     c82:	e008      	b.n	c96 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     c84:	2000      	movs	r0, #0
     c86:	e006      	b.n	c96 <spi_write_buffer_wait+0x202>
     c88:	2000      	movs	r0, #0
     c8a:	e004      	b.n	c96 <spi_write_buffer_wait+0x202>
     c8c:	2000      	movs	r0, #0
     c8e:	e002      	b.n	c96 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     c90:	2012      	movs	r0, #18
     c92:	e000      	b.n	c96 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     c94:	2000      	movs	r0, #0
}
     c96:	b003      	add	sp, #12
     c98:	bc3c      	pop	{r2, r3, r4, r5}
     c9a:	4690      	mov	r8, r2
     c9c:	4699      	mov	r9, r3
     c9e:	46a2      	mov	sl, r4
     ca0:	46ab      	mov	fp, r5
     ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ca4:	00002710 	.word	0x00002710
     ca8:	00002711 	.word	0x00002711
     cac:	0000ffff 	.word	0x0000ffff

00000cb0 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     cb2:	0080      	lsls	r0, r0, #2
     cb4:	4b74      	ldr	r3, [pc, #464]	; (e88 <_spi_interrupt_handler+0x1d8>)
     cb6:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     cb8:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     cba:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
     cbc:	5ce3      	ldrb	r3, [r4, r3]
     cbe:	2237      	movs	r2, #55	; 0x37
     cc0:	5ca7      	ldrb	r7, [r4, r2]
     cc2:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     cc4:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     cc6:	7dae      	ldrb	r6, [r5, #22]
     cc8:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     cca:	07f1      	lsls	r1, r6, #31
     ccc:	d549      	bpl.n	d62 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     cce:	7963      	ldrb	r3, [r4, #5]
     cd0:	2b01      	cmp	r3, #1
     cd2:	d116      	bne.n	d02 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
     cd4:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     cd6:	2b00      	cmp	r3, #0
     cd8:	d10f      	bne.n	cfa <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
     cda:	4b6c      	ldr	r3, [pc, #432]	; (e8c <_spi_interrupt_handler+0x1dc>)
     cdc:	881b      	ldrh	r3, [r3, #0]
     cde:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     ce0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     ce2:	3b01      	subs	r3, #1
     ce4:	b29b      	uxth	r3, r3
     ce6:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
     ce8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     cea:	b29b      	uxth	r3, r3
     cec:	2b00      	cmp	r3, #0
     cee:	d101      	bne.n	cf4 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     cf0:	2301      	movs	r3, #1
     cf2:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     cf4:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
     cf6:	2b01      	cmp	r3, #1
     cf8:	d103      	bne.n	d02 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
     cfa:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     cfc:	2b00      	cmp	r3, #0
     cfe:	d105      	bne.n	d0c <_spi_interrupt_handler+0x5c>
     d00:	e02f      	b.n	d62 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     d02:	2b00      	cmp	r3, #0
     d04:	d12d      	bne.n	d62 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
     d06:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     d08:	2b00      	cmp	r3, #0
     d0a:	d02a      	beq.n	d62 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     d0c:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     d0e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     d10:	7819      	ldrb	r1, [r3, #0]
     d12:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
     d14:	1c58      	adds	r0, r3, #1
     d16:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d18:	79a0      	ldrb	r0, [r4, #6]
     d1a:	2801      	cmp	r0, #1
     d1c:	d104      	bne.n	d28 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
     d1e:	7858      	ldrb	r0, [r3, #1]
     d20:	0200      	lsls	r0, r0, #8
     d22:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
     d24:	3302      	adds	r3, #2
     d26:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     d28:	05cb      	lsls	r3, r1, #23
     d2a:	0ddb      	lsrs	r3, r3, #23
     d2c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
     d2e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     d30:	3b01      	subs	r3, #1
     d32:	b29b      	uxth	r3, r3
     d34:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
     d36:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     d38:	b29b      	uxth	r3, r3
     d3a:	2b00      	cmp	r3, #0
     d3c:	d111      	bne.n	d62 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     d3e:	2301      	movs	r3, #1
     d40:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     d42:	7a63      	ldrb	r3, [r4, #9]
     d44:	2b01      	cmp	r3, #1
     d46:	d10c      	bne.n	d62 <_spi_interrupt_handler+0xb2>
     d48:	79e3      	ldrb	r3, [r4, #7]
     d4a:	2b00      	cmp	r3, #0
     d4c:	d109      	bne.n	d62 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
     d4e:	2303      	movs	r3, #3
     d50:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
     d52:	2200      	movs	r2, #0
     d54:	2338      	movs	r3, #56	; 0x38
     d56:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
     d58:	07fa      	lsls	r2, r7, #31
     d5a:	d502      	bpl.n	d62 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
     d5c:	1c20      	adds	r0, r4, #0
     d5e:	68e3      	ldr	r3, [r4, #12]
     d60:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     d62:	0771      	lsls	r1, r6, #29
     d64:	d561      	bpl.n	e2a <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     d66:	8b6b      	ldrh	r3, [r5, #26]
     d68:	075a      	lsls	r2, r3, #29
     d6a:	d514      	bpl.n	d96 <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
     d6c:	7a63      	ldrb	r3, [r4, #9]
     d6e:	2b01      	cmp	r3, #1
     d70:	d00b      	beq.n	d8a <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     d72:	221e      	movs	r2, #30
     d74:	2338      	movs	r3, #56	; 0x38
     d76:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     d78:	2303      	movs	r3, #3
     d7a:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     d7c:	2305      	movs	r3, #5
     d7e:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     d80:	073b      	lsls	r3, r7, #28
     d82:	d502      	bpl.n	d8a <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
     d84:	1c20      	adds	r0, r4, #0
     d86:	69a1      	ldr	r1, [r4, #24]
     d88:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     d8a:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     d8c:	8b6a      	ldrh	r2, [r5, #26]
     d8e:	2304      	movs	r3, #4
     d90:	4313      	orrs	r3, r2
     d92:	836b      	strh	r3, [r5, #26]
     d94:	e049      	b.n	e2a <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
     d96:	7a63      	ldrb	r3, [r4, #9]
     d98:	2b01      	cmp	r3, #1
     d9a:	d116      	bne.n	dca <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     d9c:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
     d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     da0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     da2:	3b01      	subs	r3, #1
     da4:	b29b      	uxth	r3, r3
     da6:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
     da8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     daa:	b29b      	uxth	r3, r3
     dac:	2b00      	cmp	r3, #0
     dae:	d13c      	bne.n	e2a <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     db0:	2304      	movs	r3, #4
     db2:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
     db4:	2200      	movs	r2, #0
     db6:	2338      	movs	r3, #56	; 0x38
     db8:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
     dba:	2303      	movs	r3, #3
     dbc:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
     dbe:	07fa      	lsls	r2, r7, #31
     dc0:	d533      	bpl.n	e2a <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
     dc2:	1c20      	adds	r0, r4, #0
     dc4:	68e3      	ldr	r3, [r4, #12]
     dc6:	4798      	blx	r3
     dc8:	e02f      	b.n	e2a <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     dca:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
     dcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     dce:	05d2      	lsls	r2, r2, #23
     dd0:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
     dd2:	b2d3      	uxtb	r3, r2
     dd4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     dd6:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
     dd8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     dda:	1c59      	adds	r1, r3, #1
     ddc:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     dde:	79a1      	ldrb	r1, [r4, #6]
     de0:	2901      	cmp	r1, #1
     de2:	d104      	bne.n	dee <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
     de4:	0a12      	lsrs	r2, r2, #8
     de6:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
     de8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     dea:	3301      	adds	r3, #1
     dec:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
     dee:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     df0:	3b01      	subs	r3, #1
     df2:	b29b      	uxth	r3, r3
     df4:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
     df6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     df8:	b29b      	uxth	r3, r3
     dfa:	2b00      	cmp	r3, #0
     dfc:	d115      	bne.n	e2a <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
     dfe:	2200      	movs	r2, #0
     e00:	2338      	movs	r3, #56	; 0x38
     e02:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     e04:	2304      	movs	r3, #4
     e06:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
     e08:	7a63      	ldrb	r3, [r4, #9]
     e0a:	2b02      	cmp	r3, #2
     e0c:	d105      	bne.n	e1a <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
     e0e:	077a      	lsls	r2, r7, #29
     e10:	d50b      	bpl.n	e2a <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
     e12:	1c20      	adds	r0, r4, #0
     e14:	6963      	ldr	r3, [r4, #20]
     e16:	4798      	blx	r3
     e18:	e007      	b.n	e2a <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
     e1a:	7a63      	ldrb	r3, [r4, #9]
     e1c:	2b00      	cmp	r3, #0
     e1e:	d104      	bne.n	e2a <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
     e20:	07b9      	lsls	r1, r7, #30
     e22:	d502      	bpl.n	e2a <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
     e24:	1c20      	adds	r0, r4, #0
     e26:	6922      	ldr	r2, [r4, #16]
     e28:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     e2a:	07b3      	lsls	r3, r6, #30
     e2c:	d513      	bpl.n	e56 <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
     e2e:	7963      	ldrb	r3, [r4, #5]
     e30:	2b00      	cmp	r3, #0
     e32:	d110      	bne.n	e56 <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
     e34:	2307      	movs	r3, #7
     e36:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     e38:	2302      	movs	r3, #2
     e3a:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
     e3c:	2303      	movs	r3, #3
     e3e:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
     e40:	2300      	movs	r3, #0
     e42:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
     e44:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
     e46:	2338      	movs	r3, #56	; 0x38
     e48:	2200      	movs	r2, #0
     e4a:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
     e4c:	06f9      	lsls	r1, r7, #27
     e4e:	d502      	bpl.n	e56 <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
     e50:	1c20      	adds	r0, r4, #0
     e52:	69e2      	ldr	r2, [r4, #28]
     e54:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
     e56:	0733      	lsls	r3, r6, #28
     e58:	d50a      	bpl.n	e70 <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
     e5a:	7963      	ldrb	r3, [r4, #5]
     e5c:	2b00      	cmp	r3, #0
     e5e:	d107      	bne.n	e70 <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     e60:	2308      	movs	r3, #8
     e62:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     e64:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
     e66:	06b9      	lsls	r1, r7, #26
     e68:	d502      	bpl.n	e70 <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
     e6a:	1c20      	adds	r0, r4, #0
     e6c:	6a22      	ldr	r2, [r4, #32]
     e6e:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     e70:	09f6      	lsrs	r6, r6, #7
     e72:	d007      	beq.n	e84 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     e74:	2380      	movs	r3, #128	; 0x80
     e76:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     e78:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
     e7a:	067b      	lsls	r3, r7, #25
     e7c:	d502      	bpl.n	e84 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
     e7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
     e80:	1c20      	adds	r0, r4, #0
     e82:	4798      	blx	r3
		}
	}
#  endif
}
     e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e86:	46c0      	nop			; (mov r8, r8)
     e88:	200008a8 	.word	0x200008a8
     e8c:	200008a4 	.word	0x200008a4

00000e90 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     e90:	4770      	bx	lr
     e92:	46c0      	nop			; (mov r8, r8)

00000e94 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     e94:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     e96:	4b0b      	ldr	r3, [pc, #44]	; (ec4 <_sercom_set_handler+0x30>)
     e98:	781b      	ldrb	r3, [r3, #0]
     e9a:	2b00      	cmp	r3, #0
     e9c:	d10e      	bne.n	ebc <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     e9e:	4c0a      	ldr	r4, [pc, #40]	; (ec8 <_sercom_set_handler+0x34>)
     ea0:	4d0a      	ldr	r5, [pc, #40]	; (ecc <_sercom_set_handler+0x38>)
     ea2:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
     ea4:	4b0a      	ldr	r3, [pc, #40]	; (ed0 <_sercom_set_handler+0x3c>)
     ea6:	2200      	movs	r2, #0
     ea8:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     eaa:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
     eac:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     eae:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
     eb0:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     eb2:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
     eb4:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
     eb6:	2201      	movs	r2, #1
     eb8:	4b02      	ldr	r3, [pc, #8]	; (ec4 <_sercom_set_handler+0x30>)
     eba:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     ebc:	0080      	lsls	r0, r0, #2
     ebe:	4b02      	ldr	r3, [pc, #8]	; (ec8 <_sercom_set_handler+0x34>)
     ec0:	50c1      	str	r1, [r0, r3]
}
     ec2:	bd30      	pop	{r4, r5, pc}
     ec4:	20000030 	.word	0x20000030
     ec8:	20000034 	.word	0x20000034
     ecc:	00000e91 	.word	0x00000e91
     ed0:	200008a8 	.word	0x200008a8

00000ed4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     ed4:	b530      	push	{r4, r5, lr}
     ed6:	b083      	sub	sp, #12
     ed8:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     eda:	ac01      	add	r4, sp, #4
     edc:	1c20      	adds	r0, r4, #0
     ede:	4905      	ldr	r1, [pc, #20]	; (ef4 <_sercom_get_interrupt_vector+0x20>)
     ee0:	2204      	movs	r2, #4
     ee2:	4b05      	ldr	r3, [pc, #20]	; (ef8 <_sercom_get_interrupt_vector+0x24>)
     ee4:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     ee6:	1c28      	adds	r0, r5, #0
     ee8:	4b04      	ldr	r3, [pc, #16]	; (efc <_sercom_get_interrupt_vector+0x28>)
     eea:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     eec:	5620      	ldrsb	r0, [r4, r0]
}
     eee:	b003      	add	sp, #12
     ef0:	bd30      	pop	{r4, r5, pc}
     ef2:	46c0      	nop			; (mov r8, r8)
     ef4:	00001900 	.word	0x00001900
     ef8:	000018cd 	.word	0x000018cd
     efc:	0000074d 	.word	0x0000074d

00000f00 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     f00:	b508      	push	{r3, lr}
     f02:	4b02      	ldr	r3, [pc, #8]	; (f0c <SERCOM0_Handler+0xc>)
     f04:	681b      	ldr	r3, [r3, #0]
     f06:	2000      	movs	r0, #0
     f08:	4798      	blx	r3
     f0a:	bd08      	pop	{r3, pc}
     f0c:	20000034 	.word	0x20000034

00000f10 <SERCOM1_Handler>:
     f10:	b508      	push	{r3, lr}
     f12:	4b02      	ldr	r3, [pc, #8]	; (f1c <SERCOM1_Handler+0xc>)
     f14:	685b      	ldr	r3, [r3, #4]
     f16:	2001      	movs	r0, #1
     f18:	4798      	blx	r3
     f1a:	bd08      	pop	{r3, pc}
     f1c:	20000034 	.word	0x20000034

00000f20 <SERCOM2_Handler>:
     f20:	b508      	push	{r3, lr}
     f22:	4b02      	ldr	r3, [pc, #8]	; (f2c <SERCOM2_Handler+0xc>)
     f24:	689b      	ldr	r3, [r3, #8]
     f26:	2002      	movs	r0, #2
     f28:	4798      	blx	r3
     f2a:	bd08      	pop	{r3, pc}
     f2c:	20000034 	.word	0x20000034

00000f30 <SERCOM3_Handler>:
     f30:	b508      	push	{r3, lr}
     f32:	4b02      	ldr	r3, [pc, #8]	; (f3c <SERCOM3_Handler+0xc>)
     f34:	68db      	ldr	r3, [r3, #12]
     f36:	2003      	movs	r0, #3
     f38:	4798      	blx	r3
     f3a:	bd08      	pop	{r3, pc}
     f3c:	20000034 	.word	0x20000034

00000f40 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     f40:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     f42:	2000      	movs	r0, #0
     f44:	4b08      	ldr	r3, [pc, #32]	; (f68 <delay_init+0x28>)
     f46:	4798      	blx	r3
	cycles_per_ms /= 1000;
     f48:	4c08      	ldr	r4, [pc, #32]	; (f6c <delay_init+0x2c>)
     f4a:	21fa      	movs	r1, #250	; 0xfa
     f4c:	0089      	lsls	r1, r1, #2
     f4e:	47a0      	blx	r4
     f50:	4b07      	ldr	r3, [pc, #28]	; (f70 <delay_init+0x30>)
     f52:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     f54:	21fa      	movs	r1, #250	; 0xfa
     f56:	0089      	lsls	r1, r1, #2
     f58:	47a0      	blx	r4
     f5a:	4b06      	ldr	r3, [pc, #24]	; (f74 <delay_init+0x34>)
     f5c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     f5e:	2205      	movs	r2, #5
     f60:	4b05      	ldr	r3, [pc, #20]	; (f78 <delay_init+0x38>)
     f62:	601a      	str	r2, [r3, #0]
}
     f64:	bd10      	pop	{r4, pc}
     f66:	46c0      	nop			; (mov r8, r8)
     f68:	00001409 	.word	0x00001409
     f6c:	000017e1 	.word	0x000017e1
     f70:	20000004 	.word	0x20000004
     f74:	20000000 	.word	0x20000000
     f78:	e000e010 	.word	0xe000e010

00000f7c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     f7c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     f7e:	4b08      	ldr	r3, [pc, #32]	; (fa0 <delay_cycles_ms+0x24>)
     f80:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     f82:	4a08      	ldr	r2, [pc, #32]	; (fa4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     f84:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     f86:	2180      	movs	r1, #128	; 0x80
     f88:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     f8a:	e006      	b.n	f9a <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     f8c:	2c00      	cmp	r4, #0
     f8e:	d004      	beq.n	f9a <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     f90:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     f92:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     f94:	6813      	ldr	r3, [r2, #0]
     f96:	420b      	tst	r3, r1
     f98:	d0fc      	beq.n	f94 <delay_cycles_ms+0x18>
     f9a:	3801      	subs	r0, #1
     f9c:	d2f6      	bcs.n	f8c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     f9e:	bd30      	pop	{r4, r5, pc}
     fa0:	20000004 	.word	0x20000004
     fa4:	e000e010 	.word	0xe000e010

00000fa8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     fa8:	b500      	push	{lr}
     faa:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     fac:	ab01      	add	r3, sp, #4
     fae:	2280      	movs	r2, #128	; 0x80
     fb0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     fb2:	780a      	ldrb	r2, [r1, #0]
     fb4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     fb6:	784a      	ldrb	r2, [r1, #1]
     fb8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     fba:	788a      	ldrb	r2, [r1, #2]
     fbc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     fbe:	1c19      	adds	r1, r3, #0
     fc0:	4b01      	ldr	r3, [pc, #4]	; (fc8 <port_pin_set_config+0x20>)
     fc2:	4798      	blx	r3
}
     fc4:	b003      	add	sp, #12
     fc6:	bd00      	pop	{pc}
     fc8:	000015fd 	.word	0x000015fd

00000fcc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     fcc:	4770      	bx	lr
     fce:	46c0      	nop			; (mov r8, r8)

00000fd0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     fd0:	4b0c      	ldr	r3, [pc, #48]	; (1004 <cpu_irq_enter_critical+0x34>)
     fd2:	681b      	ldr	r3, [r3, #0]
     fd4:	2b00      	cmp	r3, #0
     fd6:	d110      	bne.n	ffa <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     fd8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     fdc:	2b00      	cmp	r3, #0
     fde:	d109      	bne.n	ff4 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     fe0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     fe2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     fe6:	2200      	movs	r2, #0
     fe8:	4b07      	ldr	r3, [pc, #28]	; (1008 <cpu_irq_enter_critical+0x38>)
     fea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     fec:	2201      	movs	r2, #1
     fee:	4b07      	ldr	r3, [pc, #28]	; (100c <cpu_irq_enter_critical+0x3c>)
     ff0:	701a      	strb	r2, [r3, #0]
     ff2:	e002      	b.n	ffa <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     ff4:	2200      	movs	r2, #0
     ff6:	4b05      	ldr	r3, [pc, #20]	; (100c <cpu_irq_enter_critical+0x3c>)
     ff8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     ffa:	4b02      	ldr	r3, [pc, #8]	; (1004 <cpu_irq_enter_critical+0x34>)
     ffc:	681a      	ldr	r2, [r3, #0]
     ffe:	3201      	adds	r2, #1
    1000:	601a      	str	r2, [r3, #0]
}
    1002:	4770      	bx	lr
    1004:	20000044 	.word	0x20000044
    1008:	20000008 	.word	0x20000008
    100c:	20000048 	.word	0x20000048

00001010 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1010:	4b08      	ldr	r3, [pc, #32]	; (1034 <cpu_irq_leave_critical+0x24>)
    1012:	681a      	ldr	r2, [r3, #0]
    1014:	3a01      	subs	r2, #1
    1016:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1018:	681b      	ldr	r3, [r3, #0]
    101a:	2b00      	cmp	r3, #0
    101c:	d109      	bne.n	1032 <cpu_irq_leave_critical+0x22>
    101e:	4b06      	ldr	r3, [pc, #24]	; (1038 <cpu_irq_leave_critical+0x28>)
    1020:	781b      	ldrb	r3, [r3, #0]
    1022:	2b00      	cmp	r3, #0
    1024:	d005      	beq.n	1032 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1026:	2201      	movs	r2, #1
    1028:	4b04      	ldr	r3, [pc, #16]	; (103c <cpu_irq_leave_critical+0x2c>)
    102a:	701a      	strb	r2, [r3, #0]
    102c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1030:	b662      	cpsie	i
	}
}
    1032:	4770      	bx	lr
    1034:	20000044 	.word	0x20000044
    1038:	20000048 	.word	0x20000048
    103c:	20000008 	.word	0x20000008

00001040 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1040:	b508      	push	{r3, lr}
	switch (clock_source) {
    1042:	2808      	cmp	r0, #8
    1044:	d834      	bhi.n	10b0 <system_clock_source_get_hz+0x70>
    1046:	0080      	lsls	r0, r0, #2
    1048:	4b1b      	ldr	r3, [pc, #108]	; (10b8 <system_clock_source_get_hz+0x78>)
    104a:	581b      	ldr	r3, [r3, r0]
    104c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    104e:	2080      	movs	r0, #128	; 0x80
    1050:	0200      	lsls	r0, r0, #8
    1052:	e030      	b.n	10b6 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1054:	4b19      	ldr	r3, [pc, #100]	; (10bc <system_clock_source_get_hz+0x7c>)
    1056:	6918      	ldr	r0, [r3, #16]
    1058:	e02d      	b.n	10b6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    105a:	4b19      	ldr	r3, [pc, #100]	; (10c0 <system_clock_source_get_hz+0x80>)
    105c:	6a18      	ldr	r0, [r3, #32]
    105e:	0580      	lsls	r0, r0, #22
    1060:	0f80      	lsrs	r0, r0, #30
    1062:	4b18      	ldr	r3, [pc, #96]	; (10c4 <system_clock_source_get_hz+0x84>)
    1064:	40c3      	lsrs	r3, r0
    1066:	1c18      	adds	r0, r3, #0
    1068:	e025      	b.n	10b6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    106a:	4b14      	ldr	r3, [pc, #80]	; (10bc <system_clock_source_get_hz+0x7c>)
    106c:	6958      	ldr	r0, [r3, #20]
    106e:	e022      	b.n	10b6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1070:	4b12      	ldr	r3, [pc, #72]	; (10bc <system_clock_source_get_hz+0x7c>)
    1072:	681b      	ldr	r3, [r3, #0]
    1074:	2002      	movs	r0, #2
    1076:	4018      	ands	r0, r3
    1078:	d01d      	beq.n	10b6 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    107a:	4911      	ldr	r1, [pc, #68]	; (10c0 <system_clock_source_get_hz+0x80>)
    107c:	2210      	movs	r2, #16
    107e:	68cb      	ldr	r3, [r1, #12]
    1080:	421a      	tst	r2, r3
    1082:	d0fc      	beq.n	107e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1084:	4b0d      	ldr	r3, [pc, #52]	; (10bc <system_clock_source_get_hz+0x7c>)
    1086:	681b      	ldr	r3, [r3, #0]
    1088:	075a      	lsls	r2, r3, #29
    108a:	d513      	bpl.n	10b4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    108c:	2000      	movs	r0, #0
    108e:	4b0e      	ldr	r3, [pc, #56]	; (10c8 <system_clock_source_get_hz+0x88>)
    1090:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1092:	4b0a      	ldr	r3, [pc, #40]	; (10bc <system_clock_source_get_hz+0x7c>)
    1094:	689b      	ldr	r3, [r3, #8]
    1096:	041b      	lsls	r3, r3, #16
    1098:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    109a:	4358      	muls	r0, r3
    109c:	e00b      	b.n	10b6 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    109e:	2350      	movs	r3, #80	; 0x50
    10a0:	4a07      	ldr	r2, [pc, #28]	; (10c0 <system_clock_source_get_hz+0x80>)
    10a2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    10a4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    10a6:	075a      	lsls	r2, r3, #29
    10a8:	d505      	bpl.n	10b6 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    10aa:	4b04      	ldr	r3, [pc, #16]	; (10bc <system_clock_source_get_hz+0x7c>)
    10ac:	68d8      	ldr	r0, [r3, #12]
    10ae:	e002      	b.n	10b6 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    10b0:	2000      	movs	r0, #0
    10b2:	e000      	b.n	10b6 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    10b4:	4805      	ldr	r0, [pc, #20]	; (10cc <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    10b6:	bd08      	pop	{r3, pc}
    10b8:	00001904 	.word	0x00001904
    10bc:	2000004c 	.word	0x2000004c
    10c0:	40000800 	.word	0x40000800
    10c4:	007a1200 	.word	0x007a1200
    10c8:	0000153d 	.word	0x0000153d
    10cc:	02dc6c00 	.word	0x02dc6c00

000010d0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    10d0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    10d2:	4b0c      	ldr	r3, [pc, #48]	; (1104 <system_clock_source_osc8m_set_config+0x34>)
    10d4:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    10d6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    10d8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    10da:	7840      	ldrb	r0, [r0, #1]
    10dc:	2201      	movs	r2, #1
    10de:	4010      	ands	r0, r2
    10e0:	0180      	lsls	r0, r0, #6
    10e2:	2640      	movs	r6, #64	; 0x40
    10e4:	43b4      	bics	r4, r6
    10e6:	4304      	orrs	r4, r0
    10e8:	402a      	ands	r2, r5
    10ea:	01d0      	lsls	r0, r2, #7
    10ec:	2280      	movs	r2, #128	; 0x80
    10ee:	4394      	bics	r4, r2
    10f0:	1c22      	adds	r2, r4, #0
    10f2:	4302      	orrs	r2, r0
    10f4:	2003      	movs	r0, #3
    10f6:	4001      	ands	r1, r0
    10f8:	0209      	lsls	r1, r1, #8
    10fa:	4803      	ldr	r0, [pc, #12]	; (1108 <system_clock_source_osc8m_set_config+0x38>)
    10fc:	4002      	ands	r2, r0
    10fe:	430a      	orrs	r2, r1
    1100:	621a      	str	r2, [r3, #32]
}
    1102:	bd70      	pop	{r4, r5, r6, pc}
    1104:	40000800 	.word	0x40000800
    1108:	fffffcff 	.word	0xfffffcff

0000110c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    110c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    110e:	7a02      	ldrb	r2, [r0, #8]
    1110:	0692      	lsls	r2, r2, #26
    1112:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1114:	8943      	ldrh	r3, [r0, #10]
    1116:	059b      	lsls	r3, r3, #22
    1118:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    111a:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    111c:	4b15      	ldr	r3, [pc, #84]	; (1174 <system_clock_source_dfll_set_config+0x68>)
    111e:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    1120:	8881      	ldrh	r1, [r0, #4]
    1122:	8842      	ldrh	r2, [r0, #2]
    1124:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1126:	79c4      	ldrb	r4, [r0, #7]
    1128:	7982      	ldrb	r2, [r0, #6]
    112a:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    112c:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    112e:	7841      	ldrb	r1, [r0, #1]
    1130:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    1132:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1134:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1136:	7803      	ldrb	r3, [r0, #0]
    1138:	2b04      	cmp	r3, #4
    113a:	d10f      	bne.n	115c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    113c:	7b02      	ldrb	r2, [r0, #12]
    113e:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1140:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1142:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1144:	89c3      	ldrh	r3, [r0, #14]
    1146:	041b      	lsls	r3, r3, #16
    1148:	490b      	ldr	r1, [pc, #44]	; (1178 <system_clock_source_dfll_set_config+0x6c>)
    114a:	400b      	ands	r3, r1
    114c:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    114e:	4b09      	ldr	r3, [pc, #36]	; (1174 <system_clock_source_dfll_set_config+0x68>)
    1150:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    1152:	6819      	ldr	r1, [r3, #0]
    1154:	2204      	movs	r2, #4
    1156:	430a      	orrs	r2, r1
    1158:	601a      	str	r2, [r3, #0]
    115a:	e009      	b.n	1170 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    115c:	2b20      	cmp	r3, #32
    115e:	d107      	bne.n	1170 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1160:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    1162:	4b04      	ldr	r3, [pc, #16]	; (1174 <system_clock_source_dfll_set_config+0x68>)
    1164:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1166:	6819      	ldr	r1, [r3, #0]
    1168:	2284      	movs	r2, #132	; 0x84
    116a:	00d2      	lsls	r2, r2, #3
    116c:	430a      	orrs	r2, r1
    116e:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1170:	bd10      	pop	{r4, pc}
    1172:	46c0      	nop			; (mov r8, r8)
    1174:	2000004c 	.word	0x2000004c
    1178:	03ff0000 	.word	0x03ff0000

0000117c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    117c:	2808      	cmp	r0, #8
    117e:	d843      	bhi.n	1208 <system_clock_source_enable+0x8c>
    1180:	0080      	lsls	r0, r0, #2
    1182:	4b22      	ldr	r3, [pc, #136]	; (120c <system_clock_source_enable+0x90>)
    1184:	581b      	ldr	r3, [r3, r0]
    1186:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1188:	2000      	movs	r0, #0
    118a:	e03e      	b.n	120a <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    118c:	4b20      	ldr	r3, [pc, #128]	; (1210 <system_clock_source_enable+0x94>)
    118e:	6a19      	ldr	r1, [r3, #32]
    1190:	2202      	movs	r2, #2
    1192:	430a      	orrs	r2, r1
    1194:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    1196:	2000      	movs	r0, #0
    1198:	e037      	b.n	120a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    119a:	4b1d      	ldr	r3, [pc, #116]	; (1210 <system_clock_source_enable+0x94>)
    119c:	6999      	ldr	r1, [r3, #24]
    119e:	2202      	movs	r2, #2
    11a0:	430a      	orrs	r2, r1
    11a2:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    11a4:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    11a6:	e030      	b.n	120a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    11a8:	4b19      	ldr	r3, [pc, #100]	; (1210 <system_clock_source_enable+0x94>)
    11aa:	8a19      	ldrh	r1, [r3, #16]
    11ac:	2202      	movs	r2, #2
    11ae:	430a      	orrs	r2, r1
    11b0:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    11b2:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    11b4:	e029      	b.n	120a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    11b6:	4b16      	ldr	r3, [pc, #88]	; (1210 <system_clock_source_enable+0x94>)
    11b8:	8a99      	ldrh	r1, [r3, #20]
    11ba:	2202      	movs	r2, #2
    11bc:	430a      	orrs	r2, r1
    11be:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    11c0:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    11c2:	e022      	b.n	120a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    11c4:	4b13      	ldr	r3, [pc, #76]	; (1214 <system_clock_source_enable+0x98>)
    11c6:	6819      	ldr	r1, [r3, #0]
    11c8:	2202      	movs	r2, #2
    11ca:	430a      	orrs	r2, r1
    11cc:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    11ce:	681a      	ldr	r2, [r3, #0]
    11d0:	4b11      	ldr	r3, [pc, #68]	; (1218 <system_clock_source_enable+0x9c>)
    11d2:	401a      	ands	r2, r3
    11d4:	4b0e      	ldr	r3, [pc, #56]	; (1210 <system_clock_source_enable+0x94>)
    11d6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    11d8:	1c19      	adds	r1, r3, #0
    11da:	2210      	movs	r2, #16
    11dc:	68cb      	ldr	r3, [r1, #12]
    11de:	421a      	tst	r2, r3
    11e0:	d0fc      	beq.n	11dc <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    11e2:	4a0c      	ldr	r2, [pc, #48]	; (1214 <system_clock_source_enable+0x98>)
    11e4:	6891      	ldr	r1, [r2, #8]
    11e6:	4b0a      	ldr	r3, [pc, #40]	; (1210 <system_clock_source_enable+0x94>)
    11e8:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    11ea:	6851      	ldr	r1, [r2, #4]
    11ec:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    11ee:	6812      	ldr	r2, [r2, #0]
    11f0:	b292      	uxth	r2, r2
    11f2:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    11f4:	2000      	movs	r0, #0
    11f6:	e008      	b.n	120a <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    11f8:	4a05      	ldr	r2, [pc, #20]	; (1210 <system_clock_source_enable+0x94>)
    11fa:	2344      	movs	r3, #68	; 0x44
    11fc:	5cd0      	ldrb	r0, [r2, r3]
    11fe:	2102      	movs	r1, #2
    1200:	4301      	orrs	r1, r0
    1202:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1204:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1206:	e000      	b.n	120a <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1208:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    120a:	4770      	bx	lr
    120c:	00001928 	.word	0x00001928
    1210:	40000800 	.word	0x40000800
    1214:	2000004c 	.word	0x2000004c
    1218:	0000ff7f 	.word	0x0000ff7f

0000121c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    121c:	b530      	push	{r4, r5, lr}
    121e:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1220:	22c2      	movs	r2, #194	; 0xc2
    1222:	00d2      	lsls	r2, r2, #3
    1224:	4b27      	ldr	r3, [pc, #156]	; (12c4 <system_clock_init+0xa8>)
    1226:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1228:	4b27      	ldr	r3, [pc, #156]	; (12c8 <system_clock_init+0xac>)
    122a:	685a      	ldr	r2, [r3, #4]
    122c:	211e      	movs	r1, #30
    122e:	438a      	bics	r2, r1
    1230:	2102      	movs	r1, #2
    1232:	430a      	orrs	r2, r1
    1234:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1236:	2201      	movs	r2, #1
    1238:	ab01      	add	r3, sp, #4
    123a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    123c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    123e:	4d23      	ldr	r5, [pc, #140]	; (12cc <system_clock_init+0xb0>)
    1240:	b2e0      	uxtb	r0, r4
    1242:	a901      	add	r1, sp, #4
    1244:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1246:	3401      	adds	r4, #1
    1248:	2c25      	cmp	r4, #37	; 0x25
    124a:	d1f9      	bne.n	1240 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    124c:	a805      	add	r0, sp, #20
    124e:	2300      	movs	r3, #0
    1250:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1252:	2400      	movs	r4, #0
    1254:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1256:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1258:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    125a:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    125c:	2207      	movs	r2, #7
    125e:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1260:	233f      	movs	r3, #63	; 0x3f
    1262:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    1264:	2106      	movs	r1, #6
    1266:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    1268:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    126a:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    126c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    126e:	4b18      	ldr	r3, [pc, #96]	; (12d0 <system_clock_init+0xb4>)
    1270:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1272:	a804      	add	r0, sp, #16
    1274:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1276:	2301      	movs	r3, #1
    1278:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    127a:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    127c:	4b15      	ldr	r3, [pc, #84]	; (12d4 <system_clock_init+0xb8>)
    127e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1280:	2006      	movs	r0, #6
    1282:	4c15      	ldr	r4, [pc, #84]	; (12d8 <system_clock_init+0xbc>)
    1284:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1286:	4b15      	ldr	r3, [pc, #84]	; (12dc <system_clock_init+0xc0>)
    1288:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    128a:	2007      	movs	r0, #7
    128c:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    128e:	490d      	ldr	r1, [pc, #52]	; (12c4 <system_clock_init+0xa8>)
    1290:	2210      	movs	r2, #16
    1292:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1294:	421a      	tst	r2, r3
    1296:	d0fc      	beq.n	1292 <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1298:	4a11      	ldr	r2, [pc, #68]	; (12e0 <system_clock_init+0xc4>)
    129a:	2300      	movs	r3, #0
    129c:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    129e:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    12a0:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    12a2:	a901      	add	r1, sp, #4
    12a4:	2201      	movs	r2, #1
    12a6:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    12a8:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    12aa:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    12ac:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    12ae:	2307      	movs	r3, #7
    12b0:	700b      	strb	r3, [r1, #0]
    12b2:	2000      	movs	r0, #0
    12b4:	4b0b      	ldr	r3, [pc, #44]	; (12e4 <system_clock_init+0xc8>)
    12b6:	4798      	blx	r3
    12b8:	2000      	movs	r0, #0
    12ba:	4b0b      	ldr	r3, [pc, #44]	; (12e8 <system_clock_init+0xcc>)
    12bc:	4798      	blx	r3
#endif
}
    12be:	b00b      	add	sp, #44	; 0x2c
    12c0:	bd30      	pop	{r4, r5, pc}
    12c2:	46c0      	nop			; (mov r8, r8)
    12c4:	40000800 	.word	0x40000800
    12c8:	41004000 	.word	0x41004000
    12cc:	00001521 	.word	0x00001521
    12d0:	0000110d 	.word	0x0000110d
    12d4:	000010d1 	.word	0x000010d1
    12d8:	0000117d 	.word	0x0000117d
    12dc:	000012ed 	.word	0x000012ed
    12e0:	40000400 	.word	0x40000400
    12e4:	00001311 	.word	0x00001311
    12e8:	000013c5 	.word	0x000013c5

000012ec <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    12ec:	4b06      	ldr	r3, [pc, #24]	; (1308 <system_gclk_init+0x1c>)
    12ee:	6999      	ldr	r1, [r3, #24]
    12f0:	2208      	movs	r2, #8
    12f2:	430a      	orrs	r2, r1
    12f4:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    12f6:	2201      	movs	r2, #1
    12f8:	4b04      	ldr	r3, [pc, #16]	; (130c <system_gclk_init+0x20>)
    12fa:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    12fc:	1c19      	adds	r1, r3, #0
    12fe:	780b      	ldrb	r3, [r1, #0]
    1300:	4213      	tst	r3, r2
    1302:	d1fc      	bne.n	12fe <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1304:	4770      	bx	lr
    1306:	46c0      	nop			; (mov r8, r8)
    1308:	40000400 	.word	0x40000400
    130c:	40000c00 	.word	0x40000c00

00001310 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1312:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1314:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1316:	780d      	ldrb	r5, [r1, #0]
    1318:	022d      	lsls	r5, r5, #8
    131a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    131c:	784b      	ldrb	r3, [r1, #1]
    131e:	2b00      	cmp	r3, #0
    1320:	d002      	beq.n	1328 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1322:	2380      	movs	r3, #128	; 0x80
    1324:	02db      	lsls	r3, r3, #11
    1326:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1328:	7a4b      	ldrb	r3, [r1, #9]
    132a:	2b00      	cmp	r3, #0
    132c:	d002      	beq.n	1334 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    132e:	2380      	movs	r3, #128	; 0x80
    1330:	031b      	lsls	r3, r3, #12
    1332:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1334:	684c      	ldr	r4, [r1, #4]
    1336:	2c01      	cmp	r4, #1
    1338:	d917      	bls.n	136a <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    133a:	1e63      	subs	r3, r4, #1
    133c:	421c      	tst	r4, r3
    133e:	d10f      	bne.n	1360 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1340:	2c02      	cmp	r4, #2
    1342:	d906      	bls.n	1352 <system_gclk_gen_set_config+0x42>
    1344:	2302      	movs	r3, #2
    1346:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1348:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    134a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    134c:	429c      	cmp	r4, r3
    134e:	d8fb      	bhi.n	1348 <system_gclk_gen_set_config+0x38>
    1350:	e000      	b.n	1354 <system_gclk_gen_set_config+0x44>
    1352:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1354:	0217      	lsls	r7, r2, #8
    1356:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1358:	2380      	movs	r3, #128	; 0x80
    135a:	035b      	lsls	r3, r3, #13
    135c:	431d      	orrs	r5, r3
    135e:	e004      	b.n	136a <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1360:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1362:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1364:	2380      	movs	r3, #128	; 0x80
    1366:	029b      	lsls	r3, r3, #10
    1368:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    136a:	7a0b      	ldrb	r3, [r1, #8]
    136c:	2b00      	cmp	r3, #0
    136e:	d002      	beq.n	1376 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1370:	2380      	movs	r3, #128	; 0x80
    1372:	039b      	lsls	r3, r3, #14
    1374:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1376:	4a0f      	ldr	r2, [pc, #60]	; (13b4 <system_gclk_gen_set_config+0xa4>)
    1378:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    137a:	b25b      	sxtb	r3, r3
    137c:	2b00      	cmp	r3, #0
    137e:	dbfb      	blt.n	1378 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1380:	4b0d      	ldr	r3, [pc, #52]	; (13b8 <system_gclk_gen_set_config+0xa8>)
    1382:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1384:	4b0d      	ldr	r3, [pc, #52]	; (13bc <system_gclk_gen_set_config+0xac>)
    1386:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1388:	4a0a      	ldr	r2, [pc, #40]	; (13b4 <system_gclk_gen_set_config+0xa4>)
    138a:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    138c:	b25b      	sxtb	r3, r3
    138e:	2b00      	cmp	r3, #0
    1390:	dbfb      	blt.n	138a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1392:	4b08      	ldr	r3, [pc, #32]	; (13b4 <system_gclk_gen_set_config+0xa4>)
    1394:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1396:	1c1a      	adds	r2, r3, #0
    1398:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    139a:	b25b      	sxtb	r3, r3
    139c:	2b00      	cmp	r3, #0
    139e:	dbfb      	blt.n	1398 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    13a0:	4b04      	ldr	r3, [pc, #16]	; (13b4 <system_gclk_gen_set_config+0xa4>)
    13a2:	6859      	ldr	r1, [r3, #4]
    13a4:	2280      	movs	r2, #128	; 0x80
    13a6:	0252      	lsls	r2, r2, #9
    13a8:	400a      	ands	r2, r1
    13aa:	4315      	orrs	r5, r2
    13ac:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    13ae:	4b04      	ldr	r3, [pc, #16]	; (13c0 <system_gclk_gen_set_config+0xb0>)
    13b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    13b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13b4:	40000c00 	.word	0x40000c00
    13b8:	00000fd1 	.word	0x00000fd1
    13bc:	40000c08 	.word	0x40000c08
    13c0:	00001011 	.word	0x00001011

000013c4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    13c4:	b510      	push	{r4, lr}
    13c6:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13c8:	4a0b      	ldr	r2, [pc, #44]	; (13f8 <system_gclk_gen_enable+0x34>)
    13ca:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    13cc:	b25b      	sxtb	r3, r3
    13ce:	2b00      	cmp	r3, #0
    13d0:	dbfb      	blt.n	13ca <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    13d2:	4b0a      	ldr	r3, [pc, #40]	; (13fc <system_gclk_gen_enable+0x38>)
    13d4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    13d6:	4b0a      	ldr	r3, [pc, #40]	; (1400 <system_gclk_gen_enable+0x3c>)
    13d8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13da:	4a07      	ldr	r2, [pc, #28]	; (13f8 <system_gclk_gen_enable+0x34>)
    13dc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    13de:	b25b      	sxtb	r3, r3
    13e0:	2b00      	cmp	r3, #0
    13e2:	dbfb      	blt.n	13dc <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    13e4:	4b04      	ldr	r3, [pc, #16]	; (13f8 <system_gclk_gen_enable+0x34>)
    13e6:	6859      	ldr	r1, [r3, #4]
    13e8:	2280      	movs	r2, #128	; 0x80
    13ea:	0252      	lsls	r2, r2, #9
    13ec:	430a      	orrs	r2, r1
    13ee:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    13f0:	4b04      	ldr	r3, [pc, #16]	; (1404 <system_gclk_gen_enable+0x40>)
    13f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    13f4:	bd10      	pop	{r4, pc}
    13f6:	46c0      	nop			; (mov r8, r8)
    13f8:	40000c00 	.word	0x40000c00
    13fc:	00000fd1 	.word	0x00000fd1
    1400:	40000c04 	.word	0x40000c04
    1404:	00001011 	.word	0x00001011

00001408 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1408:	b570      	push	{r4, r5, r6, lr}
    140a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    140c:	4a1a      	ldr	r2, [pc, #104]	; (1478 <system_gclk_gen_get_hz+0x70>)
    140e:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1410:	b25b      	sxtb	r3, r3
    1412:	2b00      	cmp	r3, #0
    1414:	dbfb      	blt.n	140e <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1416:	4b19      	ldr	r3, [pc, #100]	; (147c <system_gclk_gen_get_hz+0x74>)
    1418:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    141a:	4b19      	ldr	r3, [pc, #100]	; (1480 <system_gclk_gen_get_hz+0x78>)
    141c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    141e:	4a16      	ldr	r2, [pc, #88]	; (1478 <system_gclk_gen_get_hz+0x70>)
    1420:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1422:	b25b      	sxtb	r3, r3
    1424:	2b00      	cmp	r3, #0
    1426:	dbfb      	blt.n	1420 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1428:	4e13      	ldr	r6, [pc, #76]	; (1478 <system_gclk_gen_get_hz+0x70>)
    142a:	6870      	ldr	r0, [r6, #4]
    142c:	04c0      	lsls	r0, r0, #19
    142e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1430:	4b14      	ldr	r3, [pc, #80]	; (1484 <system_gclk_gen_get_hz+0x7c>)
    1432:	4798      	blx	r3
    1434:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1436:	4b12      	ldr	r3, [pc, #72]	; (1480 <system_gclk_gen_get_hz+0x78>)
    1438:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    143a:	6876      	ldr	r6, [r6, #4]
    143c:	02f6      	lsls	r6, r6, #11
    143e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1440:	4b11      	ldr	r3, [pc, #68]	; (1488 <system_gclk_gen_get_hz+0x80>)
    1442:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1444:	4a0c      	ldr	r2, [pc, #48]	; (1478 <system_gclk_gen_get_hz+0x70>)
    1446:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1448:	b25b      	sxtb	r3, r3
    144a:	2b00      	cmp	r3, #0
    144c:	dbfb      	blt.n	1446 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    144e:	4b0a      	ldr	r3, [pc, #40]	; (1478 <system_gclk_gen_get_hz+0x70>)
    1450:	689c      	ldr	r4, [r3, #8]
    1452:	0a24      	lsrs	r4, r4, #8
    1454:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1456:	4b0d      	ldr	r3, [pc, #52]	; (148c <system_gclk_gen_get_hz+0x84>)
    1458:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    145a:	2e00      	cmp	r6, #0
    145c:	d107      	bne.n	146e <system_gclk_gen_get_hz+0x66>
    145e:	2c01      	cmp	r4, #1
    1460:	d907      	bls.n	1472 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1462:	1c28      	adds	r0, r5, #0
    1464:	1c21      	adds	r1, r4, #0
    1466:	4b0a      	ldr	r3, [pc, #40]	; (1490 <system_gclk_gen_get_hz+0x88>)
    1468:	4798      	blx	r3
    146a:	1c05      	adds	r5, r0, #0
    146c:	e001      	b.n	1472 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    146e:	3401      	adds	r4, #1
    1470:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1472:	1c28      	adds	r0, r5, #0
    1474:	bd70      	pop	{r4, r5, r6, pc}
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	40000c00 	.word	0x40000c00
    147c:	00000fd1 	.word	0x00000fd1
    1480:	40000c04 	.word	0x40000c04
    1484:	00001041 	.word	0x00001041
    1488:	40000c08 	.word	0x40000c08
    148c:	00001011 	.word	0x00001011
    1490:	000017e1 	.word	0x000017e1

00001494 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1494:	b510      	push	{r4, lr}
    1496:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1498:	4b06      	ldr	r3, [pc, #24]	; (14b4 <system_gclk_chan_enable+0x20>)
    149a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    149c:	4b06      	ldr	r3, [pc, #24]	; (14b8 <system_gclk_chan_enable+0x24>)
    149e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    14a0:	4b06      	ldr	r3, [pc, #24]	; (14bc <system_gclk_chan_enable+0x28>)
    14a2:	8859      	ldrh	r1, [r3, #2]
    14a4:	2280      	movs	r2, #128	; 0x80
    14a6:	01d2      	lsls	r2, r2, #7
    14a8:	430a      	orrs	r2, r1
    14aa:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    14ac:	4b04      	ldr	r3, [pc, #16]	; (14c0 <system_gclk_chan_enable+0x2c>)
    14ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    14b0:	bd10      	pop	{r4, pc}
    14b2:	46c0      	nop			; (mov r8, r8)
    14b4:	00000fd1 	.word	0x00000fd1
    14b8:	40000c02 	.word	0x40000c02
    14bc:	40000c00 	.word	0x40000c00
    14c0:	00001011 	.word	0x00001011

000014c4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    14c4:	b510      	push	{r4, lr}
    14c6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    14c8:	4b0f      	ldr	r3, [pc, #60]	; (1508 <system_gclk_chan_disable+0x44>)
    14ca:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    14cc:	4b0f      	ldr	r3, [pc, #60]	; (150c <system_gclk_chan_disable+0x48>)
    14ce:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    14d0:	4b0f      	ldr	r3, [pc, #60]	; (1510 <system_gclk_chan_disable+0x4c>)
    14d2:	8858      	ldrh	r0, [r3, #2]
    14d4:	0500      	lsls	r0, r0, #20
    14d6:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    14d8:	8859      	ldrh	r1, [r3, #2]
    14da:	4a0e      	ldr	r2, [pc, #56]	; (1514 <system_gclk_chan_disable+0x50>)
    14dc:	400a      	ands	r2, r1
    14de:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    14e0:	8859      	ldrh	r1, [r3, #2]
    14e2:	4a0d      	ldr	r2, [pc, #52]	; (1518 <system_gclk_chan_disable+0x54>)
    14e4:	400a      	ands	r2, r1
    14e6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    14e8:	1c19      	adds	r1, r3, #0
    14ea:	2280      	movs	r2, #128	; 0x80
    14ec:	01d2      	lsls	r2, r2, #7
    14ee:	884b      	ldrh	r3, [r1, #2]
    14f0:	4213      	tst	r3, r2
    14f2:	d1fc      	bne.n	14ee <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    14f4:	4b06      	ldr	r3, [pc, #24]	; (1510 <system_gclk_chan_disable+0x4c>)
    14f6:	0201      	lsls	r1, r0, #8
    14f8:	8858      	ldrh	r0, [r3, #2]
    14fa:	4a06      	ldr	r2, [pc, #24]	; (1514 <system_gclk_chan_disable+0x50>)
    14fc:	4002      	ands	r2, r0
    14fe:	430a      	orrs	r2, r1
    1500:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1502:	4b06      	ldr	r3, [pc, #24]	; (151c <system_gclk_chan_disable+0x58>)
    1504:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1506:	bd10      	pop	{r4, pc}
    1508:	00000fd1 	.word	0x00000fd1
    150c:	40000c02 	.word	0x40000c02
    1510:	40000c00 	.word	0x40000c00
    1514:	fffff0ff 	.word	0xfffff0ff
    1518:	ffffbfff 	.word	0xffffbfff
    151c:	00001011 	.word	0x00001011

00001520 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1520:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1522:	780c      	ldrb	r4, [r1, #0]
    1524:	0224      	lsls	r4, r4, #8
    1526:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1528:	4b02      	ldr	r3, [pc, #8]	; (1534 <system_gclk_chan_set_config+0x14>)
    152a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    152c:	b2a4      	uxth	r4, r4
    152e:	4b02      	ldr	r3, [pc, #8]	; (1538 <system_gclk_chan_set_config+0x18>)
    1530:	805c      	strh	r4, [r3, #2]
}
    1532:	bd10      	pop	{r4, pc}
    1534:	000014c5 	.word	0x000014c5
    1538:	40000c00 	.word	0x40000c00

0000153c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    153c:	b510      	push	{r4, lr}
    153e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1540:	4b06      	ldr	r3, [pc, #24]	; (155c <system_gclk_chan_get_hz+0x20>)
    1542:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1544:	4b06      	ldr	r3, [pc, #24]	; (1560 <system_gclk_chan_get_hz+0x24>)
    1546:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1548:	4b06      	ldr	r3, [pc, #24]	; (1564 <system_gclk_chan_get_hz+0x28>)
    154a:	885c      	ldrh	r4, [r3, #2]
    154c:	0524      	lsls	r4, r4, #20
    154e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1550:	4b05      	ldr	r3, [pc, #20]	; (1568 <system_gclk_chan_get_hz+0x2c>)
    1552:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1554:	1c20      	adds	r0, r4, #0
    1556:	4b05      	ldr	r3, [pc, #20]	; (156c <system_gclk_chan_get_hz+0x30>)
    1558:	4798      	blx	r3
}
    155a:	bd10      	pop	{r4, pc}
    155c:	00000fd1 	.word	0x00000fd1
    1560:	40000c02 	.word	0x40000c02
    1564:	40000c00 	.word	0x40000c00
    1568:	00001011 	.word	0x00001011
    156c:	00001409 	.word	0x00001409

00001570 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1570:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1572:	78d3      	ldrb	r3, [r2, #3]
    1574:	2b00      	cmp	r3, #0
    1576:	d11e      	bne.n	15b6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1578:	7813      	ldrb	r3, [r2, #0]
    157a:	2b80      	cmp	r3, #128	; 0x80
    157c:	d004      	beq.n	1588 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    157e:	061b      	lsls	r3, r3, #24
    1580:	2480      	movs	r4, #128	; 0x80
    1582:	0264      	lsls	r4, r4, #9
    1584:	4323      	orrs	r3, r4
    1586:	e000      	b.n	158a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1588:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    158a:	7854      	ldrb	r4, [r2, #1]
    158c:	2502      	movs	r5, #2
    158e:	43ac      	bics	r4, r5
    1590:	d10a      	bne.n	15a8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1592:	7894      	ldrb	r4, [r2, #2]
    1594:	2c00      	cmp	r4, #0
    1596:	d103      	bne.n	15a0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1598:	2480      	movs	r4, #128	; 0x80
    159a:	02a4      	lsls	r4, r4, #10
    159c:	4323      	orrs	r3, r4
    159e:	e002      	b.n	15a6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    15a0:	24c0      	movs	r4, #192	; 0xc0
    15a2:	02e4      	lsls	r4, r4, #11
    15a4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    15a6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    15a8:	7854      	ldrb	r4, [r2, #1]
    15aa:	3c01      	subs	r4, #1
    15ac:	2c01      	cmp	r4, #1
    15ae:	d804      	bhi.n	15ba <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    15b0:	4c11      	ldr	r4, [pc, #68]	; (15f8 <_system_pinmux_config+0x88>)
    15b2:	4023      	ands	r3, r4
    15b4:	e001      	b.n	15ba <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    15b6:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    15b8:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    15ba:	040d      	lsls	r5, r1, #16
    15bc:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15be:	24a0      	movs	r4, #160	; 0xa0
    15c0:	05e4      	lsls	r4, r4, #23
    15c2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    15c4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15c6:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    15c8:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15ca:	24d0      	movs	r4, #208	; 0xd0
    15cc:	0624      	lsls	r4, r4, #24
    15ce:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    15d0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15d2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    15d4:	78d4      	ldrb	r4, [r2, #3]
    15d6:	2c00      	cmp	r4, #0
    15d8:	d10c      	bne.n	15f4 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    15da:	035c      	lsls	r4, r3, #13
    15dc:	d505      	bpl.n	15ea <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    15de:	7893      	ldrb	r3, [r2, #2]
    15e0:	2b01      	cmp	r3, #1
    15e2:	d101      	bne.n	15e8 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    15e4:	6181      	str	r1, [r0, #24]
    15e6:	e000      	b.n	15ea <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    15e8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    15ea:	7853      	ldrb	r3, [r2, #1]
    15ec:	3b01      	subs	r3, #1
    15ee:	2b01      	cmp	r3, #1
    15f0:	d800      	bhi.n	15f4 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    15f2:	6081      	str	r1, [r0, #8]
		}
	}
}
    15f4:	bd30      	pop	{r4, r5, pc}
    15f6:	46c0      	nop			; (mov r8, r8)
    15f8:	fffbffff 	.word	0xfffbffff

000015fc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    15fc:	b508      	push	{r3, lr}
    15fe:	1c03      	adds	r3, r0, #0
    1600:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1602:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1604:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1606:	2900      	cmp	r1, #0
    1608:	d103      	bne.n	1612 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    160a:	0958      	lsrs	r0, r3, #5
    160c:	01c0      	lsls	r0, r0, #7
    160e:	4904      	ldr	r1, [pc, #16]	; (1620 <system_pinmux_pin_set_config+0x24>)
    1610:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1612:	211f      	movs	r1, #31
    1614:	400b      	ands	r3, r1
    1616:	2101      	movs	r1, #1
    1618:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    161a:	4b02      	ldr	r3, [pc, #8]	; (1624 <system_pinmux_pin_set_config+0x28>)
    161c:	4798      	blx	r3
}
    161e:	bd08      	pop	{r3, pc}
    1620:	41004400 	.word	0x41004400
    1624:	00001571 	.word	0x00001571

00001628 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1628:	4770      	bx	lr
    162a:	46c0      	nop			; (mov r8, r8)

0000162c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    162c:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    162e:	4b04      	ldr	r3, [pc, #16]	; (1640 <system_init+0x14>)
    1630:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1632:	4b04      	ldr	r3, [pc, #16]	; (1644 <system_init+0x18>)
    1634:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1636:	4b04      	ldr	r3, [pc, #16]	; (1648 <system_init+0x1c>)
    1638:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    163a:	4b04      	ldr	r3, [pc, #16]	; (164c <system_init+0x20>)
    163c:	4798      	blx	r3
}
    163e:	bd08      	pop	{r3, pc}
    1640:	0000121d 	.word	0x0000121d
    1644:	00000fcd 	.word	0x00000fcd
    1648:	00001629 	.word	0x00001629
    164c:	00001629 	.word	0x00001629

00001650 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1650:	e7fe      	b.n	1650 <Dummy_Handler>
    1652:	46c0      	nop			; (mov r8, r8)

00001654 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1654:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1656:	2102      	movs	r1, #2
    1658:	2390      	movs	r3, #144	; 0x90
    165a:	005b      	lsls	r3, r3, #1
    165c:	4a28      	ldr	r2, [pc, #160]	; (1700 <Reset_Handler+0xac>)
    165e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1660:	4b28      	ldr	r3, [pc, #160]	; (1704 <Reset_Handler+0xb0>)
    1662:	78d8      	ldrb	r0, [r3, #3]
    1664:	2103      	movs	r1, #3
    1666:	4388      	bics	r0, r1
    1668:	2202      	movs	r2, #2
    166a:	4310      	orrs	r0, r2
    166c:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    166e:	78dd      	ldrb	r5, [r3, #3]
    1670:	240c      	movs	r4, #12
    1672:	43a5      	bics	r5, r4
    1674:	2008      	movs	r0, #8
    1676:	4305      	orrs	r5, r0
    1678:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    167a:	4b23      	ldr	r3, [pc, #140]	; (1708 <Reset_Handler+0xb4>)
    167c:	7b9e      	ldrb	r6, [r3, #14]
    167e:	2530      	movs	r5, #48	; 0x30
    1680:	43ae      	bics	r6, r5
    1682:	2520      	movs	r5, #32
    1684:	4335      	orrs	r5, r6
    1686:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1688:	7b9d      	ldrb	r5, [r3, #14]
    168a:	43a5      	bics	r5, r4
    168c:	4328      	orrs	r0, r5
    168e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1690:	7b98      	ldrb	r0, [r3, #14]
    1692:	4388      	bics	r0, r1
    1694:	4302      	orrs	r2, r0
    1696:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1698:	4b1c      	ldr	r3, [pc, #112]	; (170c <Reset_Handler+0xb8>)
    169a:	4a1d      	ldr	r2, [pc, #116]	; (1710 <Reset_Handler+0xbc>)
    169c:	429a      	cmp	r2, r3
    169e:	d003      	beq.n	16a8 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    16a0:	4b1c      	ldr	r3, [pc, #112]	; (1714 <Reset_Handler+0xc0>)
    16a2:	4a1a      	ldr	r2, [pc, #104]	; (170c <Reset_Handler+0xb8>)
    16a4:	429a      	cmp	r2, r3
    16a6:	d304      	bcc.n	16b2 <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    16a8:	4b1b      	ldr	r3, [pc, #108]	; (1718 <Reset_Handler+0xc4>)
    16aa:	4a1c      	ldr	r2, [pc, #112]	; (171c <Reset_Handler+0xc8>)
    16ac:	429a      	cmp	r2, r3
    16ae:	d310      	bcc.n	16d2 <Reset_Handler+0x7e>
    16b0:	e01b      	b.n	16ea <Reset_Handler+0x96>
    16b2:	4b1b      	ldr	r3, [pc, #108]	; (1720 <Reset_Handler+0xcc>)
    16b4:	4817      	ldr	r0, [pc, #92]	; (1714 <Reset_Handler+0xc0>)
    16b6:	3003      	adds	r0, #3
    16b8:	1ac0      	subs	r0, r0, r3
    16ba:	0880      	lsrs	r0, r0, #2
    16bc:	3001      	adds	r0, #1
    16be:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    16c0:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    16c2:	4912      	ldr	r1, [pc, #72]	; (170c <Reset_Handler+0xb8>)
    16c4:	4a12      	ldr	r2, [pc, #72]	; (1710 <Reset_Handler+0xbc>)
    16c6:	58d4      	ldr	r4, [r2, r3]
    16c8:	50cc      	str	r4, [r1, r3]
    16ca:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    16cc:	4283      	cmp	r3, r0
    16ce:	d1fa      	bne.n	16c6 <Reset_Handler+0x72>
    16d0:	e7ea      	b.n	16a8 <Reset_Handler+0x54>
    16d2:	4b12      	ldr	r3, [pc, #72]	; (171c <Reset_Handler+0xc8>)
    16d4:	1d1a      	adds	r2, r3, #4
    16d6:	4910      	ldr	r1, [pc, #64]	; (1718 <Reset_Handler+0xc4>)
    16d8:	3103      	adds	r1, #3
    16da:	1a89      	subs	r1, r1, r2
    16dc:	0889      	lsrs	r1, r1, #2
    16de:	0089      	lsls	r1, r1, #2
    16e0:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    16e2:	2100      	movs	r1, #0
    16e4:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    16e6:	4293      	cmp	r3, r2
    16e8:	d1fc      	bne.n	16e4 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    16ea:	4b0e      	ldr	r3, [pc, #56]	; (1724 <Reset_Handler+0xd0>)
    16ec:	217f      	movs	r1, #127	; 0x7f
    16ee:	4a0e      	ldr	r2, [pc, #56]	; (1728 <Reset_Handler+0xd4>)
    16f0:	438a      	bics	r2, r1
    16f2:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    16f4:	4b0d      	ldr	r3, [pc, #52]	; (172c <Reset_Handler+0xd8>)
    16f6:	4798      	blx	r3

        /* Branch to main function */
        main();
    16f8:	4b0d      	ldr	r3, [pc, #52]	; (1730 <Reset_Handler+0xdc>)
    16fa:	4798      	blx	r3
    16fc:	e7fe      	b.n	16fc <Reset_Handler+0xa8>
    16fe:	46c0      	nop			; (mov r8, r8)
    1700:	41007000 	.word	0x41007000
    1704:	41005000 	.word	0x41005000
    1708:	41004800 	.word	0x41004800
    170c:	20000000 	.word	0x20000000
    1710:	0000196c 	.word	0x0000196c
    1714:	2000000c 	.word	0x2000000c
    1718:	200008b8 	.word	0x200008b8
    171c:	2000000c 	.word	0x2000000c
    1720:	20000004 	.word	0x20000004
    1724:	e000ed00 	.word	0xe000ed00
    1728:	00000000 	.word	0x00000000
    172c:	00001881 	.word	0x00001881
    1730:	00001735 	.word	0x00001735

00001734 <main>:
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
#include <asf.h>

int main (void)
{
    1734:	b5f0      	push	{r4, r5, r6, r7, lr}
    1736:	4647      	mov	r7, r8
    1738:	b480      	push	{r7}
    173a:	b082      	sub	sp, #8
	system_init();
    173c:	4c1f      	ldr	r4, [pc, #124]	; (17bc <main+0x88>)
    173e:	47a0      	blx	r4
	
	gfx_mono_init();
    1740:	4b1f      	ldr	r3, [pc, #124]	; (17c0 <main+0x8c>)
    1742:	4798      	blx	r3
	//! the page address to write to
	uint8_t page_address = 0;
	//! the column address, or the X pixel.
	uint8_t column_address = 0;

	system_init();
    1744:	47a0      	blx	r4
	delay_init();
    1746:	4b1f      	ldr	r3, [pc, #124]	; (17c4 <main+0x90>)
    1748:	4798      	blx	r3

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    174a:	4b1f      	ldr	r3, [pc, #124]	; (17c8 <main+0x94>)
    174c:	4798      	blx	r3
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
    174e:	20b7      	movs	r0, #183	; 0xb7
    1750:	4c1e      	ldr	r4, [pc, #120]	; (17cc <main+0x98>)
    1752:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
    1754:	2010      	movs	r0, #16
    1756:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
    1758:	2000      	movs	r0, #0
    175a:	47a0      	blx	r4
	ssd1306_set_column_address(0);
	
	uint8_t num = 0;
	uint8_t y = 0;

	ssd1306_clear_display();
    175c:	4b1c      	ldr	r3, [pc, #112]	; (17d0 <main+0x9c>)
    175e:	4798      	blx	r3
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		gfx_mono_draw_line(10, 10, 20, 20, GFX_PIXEL_SET);
    1760:	2301      	movs	r3, #1
    1762:	9300      	str	r3, [sp, #0]
    1764:	200a      	movs	r0, #10
    1766:	210a      	movs	r1, #10
    1768:	2214      	movs	r2, #20
    176a:	2314      	movs	r3, #20
    176c:	4c19      	ldr	r4, [pc, #100]	; (17d4 <main+0xa0>)
    176e:	47a0      	blx	r4
		ssd1306_write_display();
    1770:	4b19      	ldr	r3, [pc, #100]	; (17d8 <main+0xa4>)
    1772:	4798      	blx	r3
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);

		delay_ms(2000);
    1774:	20fa      	movs	r0, #250	; 0xfa
    1776:	00c0      	lsls	r0, r0, #3
    1778:	4b18      	ldr	r3, [pc, #96]	; (17dc <main+0xa8>)
    177a:	4798      	blx	r3
	// set addresses at beginning of display
	ssd1306_set_page_address(7);
	ssd1306_set_column_address(0);
	
	uint8_t num = 0;
	uint8_t y = 0;
    177c:	2400      	movs	r4, #0
		//ssd1306_write_data(0xFF);
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);

		delay_ms(2000);
		num++;
    177e:	2501      	movs	r5, #1

	ssd1306_clear_display();
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		gfx_mono_draw_line(10, 10, 20, 20, GFX_PIXEL_SET);
    1780:	4a14      	ldr	r2, [pc, #80]	; (17d4 <main+0xa0>)
    1782:	4690      	mov	r8, r2
		ssd1306_write_display();
    1784:	4f14      	ldr	r7, [pc, #80]	; (17d8 <main+0xa4>)
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);

		delay_ms(2000);
    1786:	4e15      	ldr	r6, [pc, #84]	; (17dc <main+0xa8>)
    1788:	e002      	b.n	1790 <main+0x5c>
		num++;
		if(num > 127) {
			 num = 0;
			 y++;
    178a:	3401      	adds	r4, #1
    178c:	b2e4      	uxtb	r4, r4
		//ssd1306_write_data(0xFF);

		delay_ms(2000);
		num++;
		if(num > 127) {
			 num = 0;
    178e:	2500      	movs	r5, #0
			 y++;
		}
		if(y > 64) {
			y = 0;
    1790:	2300      	movs	r3, #0
    1792:	2240      	movs	r2, #64	; 0x40
    1794:	42a2      	cmp	r2, r4
    1796:	415b      	adcs	r3, r3
    1798:	425b      	negs	r3, r3
    179a:	401c      	ands	r4, r3

	ssd1306_clear_display();
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		gfx_mono_draw_line(10, 10, 20, 20, GFX_PIXEL_SET);
    179c:	2301      	movs	r3, #1
    179e:	9300      	str	r3, [sp, #0]
    17a0:	200a      	movs	r0, #10
    17a2:	210a      	movs	r1, #10
    17a4:	2214      	movs	r2, #20
    17a6:	2314      	movs	r3, #20
    17a8:	47c0      	blx	r8
		ssd1306_write_display();
    17aa:	47b8      	blx	r7
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);

		delay_ms(2000);
    17ac:	20fa      	movs	r0, #250	; 0xfa
    17ae:	00c0      	lsls	r0, r0, #3
    17b0:	47b0      	blx	r6
		num++;
    17b2:	1c6b      	adds	r3, r5, #1
		if(num > 127) {
    17b4:	b2dd      	uxtb	r5, r3
    17b6:	061a      	lsls	r2, r3, #24
    17b8:	d5ea      	bpl.n	1790 <main+0x5c>
    17ba:	e7e6      	b.n	178a <main+0x56>
    17bc:	0000162d 	.word	0x0000162d
    17c0:	000005b9 	.word	0x000005b9
    17c4:	00000f41 	.word	0x00000f41
    17c8:	0000015d 	.word	0x0000015d
    17cc:	00000111 	.word	0x00000111
    17d0:	000003e5 	.word	0x000003e5
    17d4:	000004c5 	.word	0x000004c5
    17d8:	00000391 	.word	0x00000391
    17dc:	00000f7d 	.word	0x00000f7d

000017e0 <__aeabi_uidiv>:
    17e0:	2900      	cmp	r1, #0
    17e2:	d034      	beq.n	184e <.udivsi3_skip_div0_test+0x6a>

000017e4 <.udivsi3_skip_div0_test>:
    17e4:	2301      	movs	r3, #1
    17e6:	2200      	movs	r2, #0
    17e8:	b410      	push	{r4}
    17ea:	4288      	cmp	r0, r1
    17ec:	d32c      	bcc.n	1848 <.udivsi3_skip_div0_test+0x64>
    17ee:	2401      	movs	r4, #1
    17f0:	0724      	lsls	r4, r4, #28
    17f2:	42a1      	cmp	r1, r4
    17f4:	d204      	bcs.n	1800 <.udivsi3_skip_div0_test+0x1c>
    17f6:	4281      	cmp	r1, r0
    17f8:	d202      	bcs.n	1800 <.udivsi3_skip_div0_test+0x1c>
    17fa:	0109      	lsls	r1, r1, #4
    17fc:	011b      	lsls	r3, r3, #4
    17fe:	e7f8      	b.n	17f2 <.udivsi3_skip_div0_test+0xe>
    1800:	00e4      	lsls	r4, r4, #3
    1802:	42a1      	cmp	r1, r4
    1804:	d204      	bcs.n	1810 <.udivsi3_skip_div0_test+0x2c>
    1806:	4281      	cmp	r1, r0
    1808:	d202      	bcs.n	1810 <.udivsi3_skip_div0_test+0x2c>
    180a:	0049      	lsls	r1, r1, #1
    180c:	005b      	lsls	r3, r3, #1
    180e:	e7f8      	b.n	1802 <.udivsi3_skip_div0_test+0x1e>
    1810:	4288      	cmp	r0, r1
    1812:	d301      	bcc.n	1818 <.udivsi3_skip_div0_test+0x34>
    1814:	1a40      	subs	r0, r0, r1
    1816:	431a      	orrs	r2, r3
    1818:	084c      	lsrs	r4, r1, #1
    181a:	42a0      	cmp	r0, r4
    181c:	d302      	bcc.n	1824 <.udivsi3_skip_div0_test+0x40>
    181e:	1b00      	subs	r0, r0, r4
    1820:	085c      	lsrs	r4, r3, #1
    1822:	4322      	orrs	r2, r4
    1824:	088c      	lsrs	r4, r1, #2
    1826:	42a0      	cmp	r0, r4
    1828:	d302      	bcc.n	1830 <.udivsi3_skip_div0_test+0x4c>
    182a:	1b00      	subs	r0, r0, r4
    182c:	089c      	lsrs	r4, r3, #2
    182e:	4322      	orrs	r2, r4
    1830:	08cc      	lsrs	r4, r1, #3
    1832:	42a0      	cmp	r0, r4
    1834:	d302      	bcc.n	183c <.udivsi3_skip_div0_test+0x58>
    1836:	1b00      	subs	r0, r0, r4
    1838:	08dc      	lsrs	r4, r3, #3
    183a:	4322      	orrs	r2, r4
    183c:	2800      	cmp	r0, #0
    183e:	d003      	beq.n	1848 <.udivsi3_skip_div0_test+0x64>
    1840:	091b      	lsrs	r3, r3, #4
    1842:	d001      	beq.n	1848 <.udivsi3_skip_div0_test+0x64>
    1844:	0909      	lsrs	r1, r1, #4
    1846:	e7e3      	b.n	1810 <.udivsi3_skip_div0_test+0x2c>
    1848:	1c10      	adds	r0, r2, #0
    184a:	bc10      	pop	{r4}
    184c:	4770      	bx	lr
    184e:	2800      	cmp	r0, #0
    1850:	d001      	beq.n	1856 <.udivsi3_skip_div0_test+0x72>
    1852:	2000      	movs	r0, #0
    1854:	43c0      	mvns	r0, r0
    1856:	b407      	push	{r0, r1, r2}
    1858:	4802      	ldr	r0, [pc, #8]	; (1864 <.udivsi3_skip_div0_test+0x80>)
    185a:	a102      	add	r1, pc, #8	; (adr r1, 1864 <.udivsi3_skip_div0_test+0x80>)
    185c:	1840      	adds	r0, r0, r1
    185e:	9002      	str	r0, [sp, #8]
    1860:	bd03      	pop	{r0, r1, pc}
    1862:	46c0      	nop			; (mov r8, r8)
    1864:	00000019 	.word	0x00000019

00001868 <__aeabi_uidivmod>:
    1868:	2900      	cmp	r1, #0
    186a:	d0f0      	beq.n	184e <.udivsi3_skip_div0_test+0x6a>
    186c:	b503      	push	{r0, r1, lr}
    186e:	f7ff ffb9 	bl	17e4 <.udivsi3_skip_div0_test>
    1872:	bc0e      	pop	{r1, r2, r3}
    1874:	4342      	muls	r2, r0
    1876:	1a89      	subs	r1, r1, r2
    1878:	4718      	bx	r3
    187a:	46c0      	nop			; (mov r8, r8)

0000187c <__aeabi_idiv0>:
    187c:	4770      	bx	lr
    187e:	46c0      	nop			; (mov r8, r8)

00001880 <__libc_init_array>:
    1880:	b570      	push	{r4, r5, r6, lr}
    1882:	4b0e      	ldr	r3, [pc, #56]	; (18bc <__libc_init_array+0x3c>)
    1884:	4d0e      	ldr	r5, [pc, #56]	; (18c0 <__libc_init_array+0x40>)
    1886:	2400      	movs	r4, #0
    1888:	1aed      	subs	r5, r5, r3
    188a:	10ad      	asrs	r5, r5, #2
    188c:	1c1e      	adds	r6, r3, #0
    188e:	42ac      	cmp	r4, r5
    1890:	d004      	beq.n	189c <__libc_init_array+0x1c>
    1892:	00a3      	lsls	r3, r4, #2
    1894:	58f3      	ldr	r3, [r6, r3]
    1896:	4798      	blx	r3
    1898:	3401      	adds	r4, #1
    189a:	e7f8      	b.n	188e <__libc_init_array+0xe>
    189c:	f000 f856 	bl	194c <_init>
    18a0:	4b08      	ldr	r3, [pc, #32]	; (18c4 <__libc_init_array+0x44>)
    18a2:	4d09      	ldr	r5, [pc, #36]	; (18c8 <__libc_init_array+0x48>)
    18a4:	2400      	movs	r4, #0
    18a6:	1aed      	subs	r5, r5, r3
    18a8:	10ad      	asrs	r5, r5, #2
    18aa:	1c1e      	adds	r6, r3, #0
    18ac:	42ac      	cmp	r4, r5
    18ae:	d004      	beq.n	18ba <__libc_init_array+0x3a>
    18b0:	00a3      	lsls	r3, r4, #2
    18b2:	58f3      	ldr	r3, [r6, r3]
    18b4:	4798      	blx	r3
    18b6:	3401      	adds	r4, #1
    18b8:	e7f8      	b.n	18ac <__libc_init_array+0x2c>
    18ba:	bd70      	pop	{r4, r5, r6, pc}
    18bc:	00001958 	.word	0x00001958
    18c0:	00001958 	.word	0x00001958
    18c4:	00001958 	.word	0x00001958
    18c8:	0000195c 	.word	0x0000195c

000018cc <memcpy>:
    18cc:	b510      	push	{r4, lr}
    18ce:	2300      	movs	r3, #0
    18d0:	4293      	cmp	r3, r2
    18d2:	d003      	beq.n	18dc <memcpy+0x10>
    18d4:	5ccc      	ldrb	r4, [r1, r3]
    18d6:	54c4      	strb	r4, [r0, r3]
    18d8:	3301      	adds	r3, #1
    18da:	e7f9      	b.n	18d0 <memcpy+0x4>
    18dc:	bd10      	pop	{r4, pc}

000018de <memset>:
    18de:	1c03      	adds	r3, r0, #0
    18e0:	1882      	adds	r2, r0, r2
    18e2:	4293      	cmp	r3, r2
    18e4:	d002      	beq.n	18ec <memset+0xe>
    18e6:	7019      	strb	r1, [r3, #0]
    18e8:	3301      	adds	r3, #1
    18ea:	e7fa      	b.n	18e2 <memset+0x4>
    18ec:	4770      	bx	lr
    18ee:	0000      	movs	r0, r0
    18f0:	42000800 	.word	0x42000800
    18f4:	42000c00 	.word	0x42000c00
    18f8:	42001000 	.word	0x42001000
    18fc:	42001400 	.word	0x42001400
    1900:	0c0b0a09 	.word	0x0c0b0a09
    1904:	00001054 	.word	0x00001054
    1908:	000010b0 	.word	0x000010b0
    190c:	000010b0 	.word	0x000010b0
    1910:	0000104e 	.word	0x0000104e
    1914:	0000104e 	.word	0x0000104e
    1918:	0000106a 	.word	0x0000106a
    191c:	0000105a 	.word	0x0000105a
    1920:	00001070 	.word	0x00001070
    1924:	0000109e 	.word	0x0000109e
    1928:	000011a8 	.word	0x000011a8
    192c:	00001208 	.word	0x00001208
    1930:	00001208 	.word	0x00001208
    1934:	00001188 	.word	0x00001188
    1938:	0000119a 	.word	0x0000119a
    193c:	000011b6 	.word	0x000011b6
    1940:	0000118c 	.word	0x0000118c
    1944:	000011c4 	.word	0x000011c4
    1948:	000011f8 	.word	0x000011f8

0000194c <_init>:
    194c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    194e:	46c0      	nop			; (mov r8, r8)
    1950:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1952:	bc08      	pop	{r3}
    1954:	469e      	mov	lr, r3
    1956:	4770      	bx	lr

00001958 <__init_array_start>:
    1958:	000000d9 	.word	0x000000d9

0000195c <_fini>:
    195c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    195e:	46c0      	nop			; (mov r8, r8)
    1960:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1962:	bc08      	pop	{r3}
    1964:	469e      	mov	lr, r3
    1966:	4770      	bx	lr

00001968 <__fini_array_start>:
    1968:	000000b1 	.word	0x000000b1
