
#ifndef INC_STM32F103C8_H_
#define INC_STM32F103C8_H_

// Base Addresses of Flash and SRAM memories
#define FLASH_BASEADDR 0x08000000U
#define SRAM1_BASEADDR 0x20000000U
#define ROM_BASEADDR 0x1FFFF000U // system memory
#define SRAM SRAM1_BASEADDR

// AHBx and APBx Bus Peripheral base addresses
#define PERIPH_BASE 0x40000000U
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE 0x40010000U
#define AHBPERIPH_BASE 0x40018000U

//Base Addresses of peripherals hanging on APB1 bus
#define I2C1_BASEADDR (APB1PERIPH_BASE + 0X5400)
#define I2C2_BASEADDR (APB1PERIPH_BASE + 0X5800)

//Base Addresses of peripherals hanging on APB2 bus
#define EXTI_BASEADDR  (APB2PERIPH_BASE + 0x0400)

#define GPIOA_BASEADDR (APB2PERIPH_BASE + 0x0800)
#define GPIOB_BASEADDR (APB2PERIPH_BASE + 0x0C00)
#define GPIOC_BASEADDR (APB2PERIPH_BASE + 0x1000)
#define GPIOD_BASEADDR (APB2PERIPH_BASE + 0x1400)
#define GPIOE_BASEADDR (APB2PERIPH_BASE + 0x1800)
#define GPIOF_BASEADDR (APB2PERIPH_BASE + 0x1C00)
#define GPIOG_BASEADDR (APB2PERIPH_BASE + 0x2000)

#define SPI1_BASEADDR (APB2PERIPH_BASE + 0x3000)




#endif /* INC_STM32F103X8_H_ */
