Timing Analyzer report for top
Thu Oct 20 18:26:03 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'spi_master:spi_master_m0|sck_x2'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'spi_master:spi_master_m0|sck_x2'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                             ;
; spi_master:spi_master_m0|sck_x2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_master:spi_master_m0|sck_x2 } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 127.36 MHz ; 127.36 MHz      ; clk                             ;      ;
; 385.95 MHz ; 385.95 MHz      ; spi_master:spi_master_m0|sck_x2 ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -6.852 ; -371.564      ;
; spi_master:spi_master_m0|sck_x2 ; -1.591 ; -21.807       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk                             ; 0.433 ; 0.000         ;
; spi_master:spi_master_m0|sck_x2 ; 0.453 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -121.960      ;
; spi_master:spi_master_m0|sck_x2 ; -1.487 ; -25.279       ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                    ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.852 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.772      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.842 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.762      ;
; -6.832 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.080     ; 7.753      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.779 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.703      ;
; -6.778 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.578     ; 7.201      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.645      ;
; -6.672 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.080     ; 7.593      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.651 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.575     ; 7.077      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.642 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.562      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.634 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.558      ;
; -6.592 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[3] ; clk          ; clk         ; 1.000        ; -0.079     ; 7.514      ;
; -6.592 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[5] ; clk          ; clk         ; 1.000        ; -0.079     ; 7.514      ;
; -6.592 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[6] ; clk          ; clk         ; 1.000        ; -0.079     ; 7.514      ;
; -6.577 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.578     ; 7.000      ;
; -6.574 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 7.491      ;
; -6.566 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.080     ; 7.487      ;
; -6.555 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 7.472      ;
; -6.538 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[3] ; clk          ; clk         ; 1.000        ; -0.577     ; 6.962      ;
; -6.538 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[5] ; clk          ; clk         ; 1.000        ; -0.577     ; 6.962      ;
; -6.538 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[6] ; clk          ; clk         ; 1.000        ; -0.577     ; 6.962      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.536 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.456      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.528 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.452      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.437      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.505 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.425      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.491 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.077     ; 7.415      ;
; -6.464 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.384      ;
; -6.464 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 7.384      ;
; -6.464 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 7.384      ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.591 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.512      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.438 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 2.359      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.198 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 2.113      ;
; -1.139 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.061      ;
; -1.089 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.011      ;
; -1.051 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.971      ;
; -1.051 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.971      ;
; -0.998 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.912      ;
; -0.988 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.908      ;
; -0.883 ; tft_ctrl:tft_ctrl_m0|send_dc            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.797      ;
; -0.881 ; tft_ctrl:tft_ctrl_m0|send_data[2]       ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.076     ; 1.796      ;
; -0.869 ; tft_ctrl:tft_ctrl_m0|send_data[1]       ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.780      ;
; -0.861 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.781      ;
; -0.851 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.771      ;
; -0.845 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.075     ; 1.761      ;
; -0.836 ; tft_ctrl:tft_ctrl_m0|send_data[0]       ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.746      ;
; -0.725 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 1.647      ;
; -0.640 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.560      ;
; -0.635 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.549      ;
; -0.610 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.530      ;
; -0.586 ; tft_ctrl:tft_ctrl_m0|send_data[7]       ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.534     ; 1.043      ;
; -0.568 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.488      ;
; -0.568 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.488      ;
; -0.565 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.479      ;
; -0.563 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.477      ;
; -0.559 ; tft_ctrl:tft_ctrl_m0|send_data[6]       ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.473      ;
; -0.546 ; tft_ctrl:tft_ctrl_m0|send_data[4]       ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.457      ;
; -0.523 ; tft_ctrl:tft_ctrl_m0|send_data[3]       ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.437      ;
; -0.523 ; tft_ctrl:tft_ctrl_m0|send_data[5]       ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.437      ;
; -0.490 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.410      ;
; -0.453 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.373      ;
; -0.361 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 1.283      ;
; -0.323 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.244      ;
; -0.313 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.077     ; 1.227      ;
; -0.307 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.228      ;
; -0.304 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.225      ;
; -0.301 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.222      ;
; -0.300 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.221      ;
; -0.221 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.141      ;
; -0.197 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.117      ;
; -0.194 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.114      ;
; -0.147 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.068      ;
; -0.146 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.067      ;
; -0.145 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.066      ;
; -0.069 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.989      ;
; -0.002 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.923      ;
; -0.001 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.922      ;
; 0.027  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.894      ;
; 0.062  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.858      ;
; 0.063  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.858      ;
; 0.098  ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.822      ;
; 0.098  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.822      ;
; 0.099  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.822      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.435 ; tft_ctrl:tft_ctrl_m0|state_sub[0]     ; tft_ctrl:tft_ctrl_m0|state_sub[0]     ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_m0|send_dc          ; tft_ctrl:tft_ctrl_m0|send_dc          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; tft_ctrl:tft_ctrl_m0|state_rst        ; tft_ctrl:tft_ctrl_m0|state_rst        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tft_ctrl:tft_ctrl_m0|state_sub[1]     ; tft_ctrl:tft_ctrl_m0|state_sub[1]     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.515 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.808      ;
; 0.517 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.810      ;
; 0.629 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.575      ; 1.416      ;
; 0.635 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.425      ;
; 0.640 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.575      ; 1.427      ;
; 0.647 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.575      ; 1.434      ;
; 0.742 ; tft_ctrl:tft_ctrl_m0|clk_delay[1]     ; tft_ctrl:tft_ctrl_m0|clk_delay[1]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.054      ;
; 0.746 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.749 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.063      ;
; 0.752 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.064      ;
; 0.753 ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.065      ;
; 0.760 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.575      ; 1.547      ;
; 0.760 ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|clk_delay[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|clk_delay[9]     ; tft_ctrl:tft_ctrl_m0|clk_delay[9]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|clk_delay[21]    ; tft_ctrl:tft_ctrl_m0|clk_delay[21]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; tft_ctrl:tft_ctrl_m0|clk_delay[18]    ; tft_ctrl:tft_ctrl_m0|clk_delay[18]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.556      ;
; 0.767 ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.067      ;
; 0.787 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.079      ;
; 0.787 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.080      ;
; 0.790 ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.082      ;
; 0.794 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.086      ;
; 0.806 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.596      ;
; 0.821 ; tft_ctrl:tft_ctrl_m0|send_cnt[0]      ; tft_ctrl:tft_ctrl_m0|send_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.113      ;
; 0.829 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.142      ;
; 0.909 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.575      ; 1.696      ;
; 0.915 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.705      ;
; 0.923 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.713      ;
; 0.937 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.727      ;
; 0.963 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.753      ;
; 0.966 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.258      ;
; 0.981 ; tft_ctrl:tft_ctrl_m0|send_cnt[3]      ; tft_ctrl:tft_ctrl_m0|send_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.273      ;
; 0.988 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]      ; tft_ctrl:tft_ctrl_m0|send_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.280      ;
; 0.995 ; tft_ctrl:tft_ctrl_m0|send_cnt[1]      ; tft_ctrl:tft_ctrl_m0|send_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.287      ;
; 0.995 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.288      ;
; 1.006 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.299      ;
; 1.016 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.310      ;
; 1.027 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|pre_state[2]     ; clk          ; clk         ; 0.000        ; 0.059      ; 1.298      ;
; 1.040 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.830      ;
; 1.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.844      ;
; 1.066 ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.359      ;
; 1.082 ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.872      ;
; 1.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.876      ;
; 1.091 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; tft_ctrl:tft_ctrl_m0|send_data[7]     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.840      ;
; 1.100 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; spi_master:spi_master_m0|clk_delay[0] ; spi_master:spi_master_m0|clk_delay[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.113 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.425      ;
; 1.115 ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; spi_master:spi_master_m0|clk_delay[3] ; spi_master:spi_master_m0|clk_delay[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.412      ;
; 1.120 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.084      ; 1.416      ;
; 1.124 ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.453 ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.758      ;
; 0.485 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.777      ;
; 0.502 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.794      ;
; 0.585 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.878      ;
; 0.643 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.936      ;
; 0.724 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.017      ;
; 0.726 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.115      ;
; 0.736 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.028      ;
; 0.742 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.036      ;
; 0.751 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.043      ;
; 0.756 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.049      ;
; 0.758 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.050      ;
; 0.825 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.118      ;
; 0.828 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.121      ;
; 0.935 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.228      ;
; 0.941 ; tft_ctrl:tft_ctrl_m0|send_data[5]       ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.330      ;
; 0.949 ; tft_ctrl:tft_ctrl_m0|send_data[3]       ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.338      ;
; 0.965 ; tft_ctrl:tft_ctrl_m0|send_data[4]       ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.144      ; 1.351      ;
; 0.972 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.361      ;
; 0.976 ; tft_ctrl:tft_ctrl_m0|send_data[6]       ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.365      ;
; 0.984 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.146      ; 1.372      ;
; 1.013 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.305      ;
; 1.024 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.317      ;
; 1.034 ; tft_ctrl:tft_ctrl_m0|send_data[7]       ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.292     ; 0.984      ;
; 1.040 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.429      ;
; 1.060 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.353      ;
; 1.115 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.407      ;
; 1.217 ; tft_ctrl:tft_ctrl_m0|send_data[1]       ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.144      ; 1.603      ;
; 1.228 ; tft_ctrl:tft_ctrl_m0|send_data[0]       ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.143      ; 1.613      ;
; 1.245 ; tft_ctrl:tft_ctrl_m0|send_dc            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.148      ; 1.635      ;
; 1.253 ; tft_ctrl:tft_ctrl_m0|send_data[2]       ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.148      ; 1.643      ;
; 1.253 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.148      ; 1.643      ;
; 1.264 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.557      ;
; 1.272 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.565      ;
; 1.352 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.645      ;
; 1.352 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.645      ;
; 1.359 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 1.748      ;
; 1.416 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.709      ;
; 1.468 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.761      ;
; 1.484 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.777      ;
; 1.486 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.779      ;
; 1.487 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.780      ;
; 1.487 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.780      ;
; 1.535 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.827      ;
; 1.546 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.839      ;
; 1.546 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.839      ;
; 1.600 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.082      ; 1.894      ;
; 1.732 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.024      ;
; 1.773 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.082      ; 2.067      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.775 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.147      ; 2.164      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 2.268      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                               ;
+------------+-----------------+---------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                           ;
+------------+-----------------+---------------------------------+------------------------------------------------+
; 134.97 MHz ; 134.97 MHz      ; clk                             ;                                                ;
; 417.36 MHz ; 402.09 MHz      ; spi_master:spi_master_m0|sck_x2 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -6.409 ; -341.521      ;
; spi_master:spi_master_m0|sck_x2 ; -1.396 ; -18.890       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk                             ; 0.383 ; 0.000         ;
; spi_master:spi_master_m0|sck_x2 ; 0.403 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -121.960      ;
; spi_master:spi_master_m0|sck_x2 ; -1.487 ; -25.279       ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.409 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.339      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.401 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.400 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.331      ;
; -6.246 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.176      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.243 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.174      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.232 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.162      ;
; -6.228 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.543     ; 6.687      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.190 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.650      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.189 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.120      ;
; -6.140 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.070      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.104 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.034      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.086 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.085 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.071     ; 7.016      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.070 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 7.000      ;
; -6.058 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.543     ; 6.517      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.054 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.985      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.043 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.970      ;
; -6.037 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 6.966      ;
; -6.036 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.966      ;
; -6.021 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 6.950      ;
; -6.020 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.542     ; 6.480      ;
; -6.020 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.542     ; 6.480      ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.396 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.329      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.267 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 2.200      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -1.071 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.996      ;
; -0.993 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.927      ;
; -0.962 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.896      ;
; -0.921 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.853      ;
; -0.896 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.819      ;
; -0.870 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.802      ;
; -0.842 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.773      ;
; -0.791 ; tft_ctrl:tft_ctrl_m0|send_dc            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.714      ;
; -0.785 ; tft_ctrl:tft_ctrl_m0|send_data[2]       ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.067     ; 1.710      ;
; -0.767 ; tft_ctrl:tft_ctrl_m0|send_data[1]       ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.691      ;
; -0.744 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.066     ; 1.670      ;
; -0.733 ; tft_ctrl:tft_ctrl_m0|send_data[0]       ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.656      ;
; -0.684 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.615      ;
; -0.669 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.600      ;
; -0.635 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.567      ;
; -0.540 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.463      ;
; -0.501 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.432      ;
; -0.483 ; tft_ctrl:tft_ctrl_m0|send_data[7]       ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.492     ; 0.983      ;
; -0.480 ; tft_ctrl:tft_ctrl_m0|send_data[6]       ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.404      ;
; -0.474 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.398      ;
; -0.471 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 1.400      ;
; -0.459 ; tft_ctrl:tft_ctrl_m0|send_data[4]       ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.383      ;
; -0.447 ; tft_ctrl:tft_ctrl_m0|send_data[3]       ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.371      ;
; -0.442 ; tft_ctrl:tft_ctrl_m0|send_data[5]       ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 1.366      ;
; -0.434 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.357      ;
; -0.426 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.357      ;
; -0.426 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.357      ;
; -0.387 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 1.316      ;
; -0.304 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.235      ;
; -0.265 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.197      ;
; -0.191 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.122      ;
; -0.183 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.106      ;
; -0.177 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.108      ;
; -0.176 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.107      ;
; -0.171 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.102      ;
; -0.171 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.102      ;
; -0.118 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.049      ;
; -0.097 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 1.026      ;
; -0.094 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.025      ;
; -0.037 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.968      ;
; -0.037 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.968      ;
; -0.035 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.966      ;
; 0.043  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.888      ;
; 0.091  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.840      ;
; 0.092  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.839      ;
; 0.117  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.814      ;
; 0.161  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.770      ;
; 0.186  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 0.745      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.385 ; tft_ctrl:tft_ctrl_m0|state_sub[0]     ; tft_ctrl:tft_ctrl_m0|state_sub[0]     ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_m0|send_dc          ; tft_ctrl:tft_ctrl_m0|send_dc          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_m0|state_rst        ; tft_ctrl:tft_ctrl_m0|state_rst        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_ctrl:tft_ctrl_m0|state_sub[1]     ; tft_ctrl:tft_ctrl_m0|state_sub[1]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.476 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.568 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.542      ; 1.305      ;
; 0.570 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.308      ;
; 0.572 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.542      ; 1.309      ;
; 0.585 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.542      ; 1.322      ;
; 0.665 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.542      ; 1.402      ;
; 0.677 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.415      ;
; 0.688 ; tft_ctrl:tft_ctrl_m0|clk_delay[1]     ; tft_ctrl:tft_ctrl_m0|clk_delay[1]     ; clk          ; clk         ; 0.000        ; 0.091      ; 0.974      ;
; 0.695 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.091      ; 0.982      ;
; 0.698 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[4] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.091      ; 0.984      ;
; 0.699 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.091      ; 0.985      ;
; 0.704 ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; tft_ctrl:tft_ctrl_m0|clk_delay[21]    ; tft_ctrl:tft_ctrl_m0|clk_delay[21]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|clk_delay[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; tft_ctrl:tft_ctrl_m0|clk_delay[9]     ; tft_ctrl:tft_ctrl_m0|clk_delay[9]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; tft_ctrl:tft_ctrl_m0|clk_delay[18]    ; tft_ctrl:tft_ctrl_m0|clk_delay[18]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.718 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.985      ;
; 0.721 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.460      ;
; 0.730 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.001      ;
; 0.737 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.004      ;
; 0.766 ; tft_ctrl:tft_ctrl_m0|send_cnt[0]      ; tft_ctrl:tft_ctrl_m0|send_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.033      ;
; 0.778 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.064      ;
; 0.812 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.542      ; 1.549      ;
; 0.814 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.552      ;
; 0.827 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.565      ;
; 0.829 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.567      ;
; 0.877 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.144      ;
; 0.882 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.149      ;
; 0.885 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.623      ;
; 0.892 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.159      ;
; 0.896 ; tft_ctrl:tft_ctrl_m0|send_cnt[3]      ; tft_ctrl:tft_ctrl_m0|send_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.163      ;
; 0.902 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]      ; tft_ctrl:tft_ctrl_m0|send_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.169      ;
; 0.903 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.641      ;
; 0.915 ; tft_ctrl:tft_ctrl_m0|send_cnt[1]      ; tft_ctrl:tft_ctrl_m0|send_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.182      ;
; 0.922 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.660      ;
; 0.924 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.191      ;
; 0.946 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; tft_ctrl:tft_ctrl_m0|send_data[7]     ; clk          ; clk         ; 0.000        ; 0.497      ; 1.638      ;
; 0.952 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|pre_state[2]     ; clk          ; clk         ; 0.000        ; 0.048      ; 1.195      ;
; 0.963 ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.701      ;
; 0.966 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.704      ;
; 0.999 ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.266      ;
; 1.013 ; spi_master:spi_master_m0|clk_delay[0] ; spi_master:spi_master_m0|clk_delay[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.017 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.091      ; 1.304      ;
; 1.020 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.025 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.403 ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.684      ;
; 0.450 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.716      ;
; 0.466 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.732      ;
; 0.467 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.733      ;
; 0.547 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.813      ;
; 0.600 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.866      ;
; 0.602 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.868      ;
; 0.668 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.934      ;
; 0.676 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.132      ; 1.033      ;
; 0.690 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.957      ;
; 0.694 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.069      ; 0.958      ;
; 0.701 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.967      ;
; 0.704 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 0.970      ;
; 0.772 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.038      ;
; 0.775 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.041      ;
; 0.835 ; tft_ctrl:tft_ctrl_m0|send_data[5]       ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.133      ; 1.193      ;
; 0.840 ; tft_ctrl:tft_ctrl_m0|send_data[3]       ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.133      ; 1.198      ;
; 0.848 ; tft_ctrl:tft_ctrl_m0|send_data[4]       ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.133      ; 1.206      ;
; 0.861 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.128      ;
; 0.865 ; tft_ctrl:tft_ctrl_m0|send_data[6]       ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.133      ; 1.223      ;
; 0.872 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.133      ; 1.230      ;
; 0.887 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.132      ; 1.244      ;
; 0.903 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.069      ; 1.167      ;
; 0.929 ; tft_ctrl:tft_ctrl_m0|send_data[7]       ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.274     ; 0.880      ;
; 0.932 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.132      ; 1.289      ;
; 0.947 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.213      ;
; 0.983 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.249      ;
; 1.047 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.069      ; 1.311      ;
; 1.073 ; tft_ctrl:tft_ctrl_m0|send_data[1]       ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.133      ; 1.431      ;
; 1.091 ; tft_ctrl:tft_ctrl_m0|send_data[0]       ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.132      ; 1.448      ;
; 1.101 ; tft_ctrl:tft_ctrl_m0|send_dc            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.132      ; 1.458      ;
; 1.114 ; tft_ctrl:tft_ctrl_m0|send_data[2]       ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.473      ;
; 1.114 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.135      ; 1.474      ;
; 1.129 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.396      ;
; 1.180 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.446      ;
; 1.210 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.132      ; 1.567      ;
; 1.213 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.481      ;
; 1.213 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.481      ;
; 1.306 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.574      ;
; 1.321 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.589      ;
; 1.323 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.591      ;
; 1.324 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.592      ;
; 1.324 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.592      ;
; 1.330 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.596      ;
; 1.400 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.667      ;
; 1.472 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.074      ; 1.741      ;
; 1.483 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.751      ;
; 1.483 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.751      ;
; 1.483 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.751      ;
; 1.571 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.838      ;
; 1.606 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.074      ; 1.875      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.606 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.134      ; 1.965      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
; 1.815 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 2.083      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -2.334 ; -113.323      ;
; spi_master:spi_master_m0|sck_x2 ; -0.138 ; -1.380        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk                             ; 0.179 ; 0.000         ;
; spi_master:spi_master_m0|sck_x2 ; 0.186 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -88.403       ;
; spi_master:spi_master_m0|sck_x2 ; -1.000 ; -17.000       ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.285      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.291 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.242      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.289 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.240      ;
; -2.284 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 3.236      ;
; -2.220 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.972      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.216 ; tft_ctrl:tft_ctrl_m0|clk_delay[13] ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.165      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.207 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.158      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.203 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.154      ;
; -2.202 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 3.154      ;
; -2.202 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 3.154      ;
; -2.202 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]   ; tft_ctrl:tft_ctrl_m0|send_data[6] ; clk          ; clk         ; 1.000        ; -0.035     ; 3.154      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.197 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.236     ; 2.948      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.195 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.146      ;
; -2.180 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 3.132      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.096      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.139 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.090      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.136 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.087      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.134 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]  ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.085      ;
; -2.133 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]  ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.885      ;
; -2.129 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]   ; tft_ctrl:tft_ctrl_m0|send_data[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 3.081      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.127 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]   ; tft_ctrl:tft_ctrl_m0|send_cnt[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 3.078      ;
; -2.126 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]  ; tft_ctrl:tft_ctrl_m0|send_data[3] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.878      ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.089      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; -0.010 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.961      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.004  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.905      ;
; 0.066  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.885      ;
; 0.073  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.878      ;
; 0.081  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.827      ;
; 0.089  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.861      ;
; 0.102  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.848      ;
; 0.106  ; tft_ctrl:tft_ctrl_m0|send_data[2]       ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.803      ;
; 0.115  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.794      ;
; 0.118  ; tft_ctrl:tft_ctrl_m0|send_dc            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.790      ;
; 0.121  ; tft_ctrl:tft_ctrl_m0|send_data[0]       ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.787      ;
; 0.142  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.808      ;
; 0.146  ; tft_ctrl:tft_ctrl_m0|send_data[1]       ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.763      ;
; 0.182  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.768      ;
; 0.182  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.768      ;
; 0.216  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.035     ; 0.736      ;
; 0.235  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.673      ;
; 0.247  ; tft_ctrl:tft_ctrl_m0|send_data[6]       ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.662      ;
; 0.253  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.655      ;
; 0.262  ; tft_ctrl:tft_ctrl_m0|send_data[3]       ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.647      ;
; 0.262  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.646      ;
; 0.266  ; tft_ctrl:tft_ctrl_m0|send_data[4]       ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.643      ;
; 0.266  ; tft_ctrl:tft_ctrl_m0|send_data[5]       ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.068     ; 0.643      ;
; 0.270  ; tft_ctrl:tft_ctrl_m0|send_data[7]       ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.254     ; 0.453      ;
; 0.304  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.646      ;
; 0.306  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.644      ;
; 0.312  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.638      ;
; 0.319  ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.631      ;
; 0.328  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.622      ;
; 0.353  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.597      ;
; 0.382  ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 0.526      ;
; 0.420  ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.531      ;
; 0.421  ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.530      ;
; 0.425  ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.526      ;
; 0.427  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.524      ;
; 0.431  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.520      ;
; 0.431  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.520      ;
; 0.458  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.492      ;
; 0.473  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.477      ;
; 0.501  ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.449      ;
; 0.503  ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.448      ;
; 0.503  ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.448      ;
; 0.505  ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.446      ;
; 0.526  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.424      ;
; 0.564  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.387      ;
; 0.565  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.386      ;
; 0.579  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.372      ;
; 0.591  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.600  ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.350      ;
; 0.600  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.350      ;
; 0.601  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.350      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.179 ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; clk                             ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; clk                             ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; tft_ctrl:tft_ctrl_m0|state_sub[0]     ; tft_ctrl:tft_ctrl_m0|state_sub[0]     ; clk                             ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_m0|send_dc          ; tft_ctrl:tft_ctrl_m0|send_dc          ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_m0|state_rst        ; tft_ctrl:tft_ctrl_m0|state_rst        ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_m0|state_sub[1]     ; tft_ctrl:tft_ctrl_m0|state_sub[1]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|clk_delay[9] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.257 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.577      ;
; 0.266 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.586      ;
; 0.267 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.587      ;
; 0.267 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.587      ;
; 0.297 ; tft_ctrl:tft_ctrl_m0|clk_delay[1]     ; tft_ctrl:tft_ctrl_m0|clk_delay[1]     ; clk                             ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[6] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[4] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[5] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.045      ; 0.430      ;
; 0.301 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk                             ; clk         ; 0.000        ; 0.045      ; 0.430      ;
; 0.302 ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk                             ; clk         ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; tft_ctrl:tft_ctrl_m0|clk_delay[21]    ; tft_ctrl:tft_ctrl_m0|clk_delay[21]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|clk_delay[1] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; tft_ctrl:tft_ctrl_m0|send_cnt[12]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|clk_delay[9]     ; tft_ctrl:tft_ctrl_m0|clk_delay[9]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|clk_delay[18]    ; tft_ctrl:tft_ctrl_m0|clk_delay[18]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[7] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; tft_ctrl:tft_ctrl_m0|clk_delay[12]    ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[8] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.318 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; tft_ctrl:tft_ctrl_m0|send_cnt[2]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; tft_ctrl:tft_ctrl_m0|send_cnt[13]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.640      ;
; 0.321 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.329 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.649      ;
; 0.334 ; tft_ctrl:tft_ctrl_m0|send_cnt[0]      ; tft_ctrl:tft_ctrl_m0|send_cnt[0]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.454      ;
; 0.344 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|state_main[1]    ; clk                             ; clk         ; 0.000        ; 0.044      ; 0.472      ;
; 0.348 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.668      ;
; 0.372 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.492      ;
; 0.381 ; tft_ctrl:tft_ctrl_m0|send_cnt[3]      ; tft_ctrl:tft_ctrl_m0|send_cnt[3]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.501      ;
; 0.387 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.707      ;
; 0.388 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; tft_ctrl:tft_ctrl_m0|send_cnt[1]      ; tft_ctrl:tft_ctrl_m0|send_cnt[1]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.509      ;
; 0.389 ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.709      ;
; 0.390 ; tft_ctrl:tft_ctrl_m0|send_cnt[4]      ; tft_ctrl:tft_ctrl_m0|send_cnt[4]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.510      ;
; 0.390 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|sck_x2       ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.511      ;
; 0.393 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|sck_x2       ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.514      ;
; 0.398 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[14]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.718      ;
; 0.399 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.719      ;
; 0.411 ; tft_ctrl:tft_ctrl_m0|send_cnt[6]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.731      ;
; 0.418 ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; tft_ctrl:tft_ctrl_m0|send_data[4]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.538      ;
; 0.426 ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; tft_ctrl:tft_ctrl_m0|send_data[7]     ; clk                             ; clk         ; 0.000        ; 0.223      ; 0.733      ;
; 0.432 ; tft_ctrl:tft_ctrl_m0|state_main[2]    ; tft_ctrl:tft_ctrl_m0|pre_state[2]     ; clk                             ; clk         ; 0.000        ; 0.029      ; 0.545      ;
; 0.448 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[6] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.569      ;
; 0.450 ; tft_ctrl:tft_ctrl_m0|send_cnt[7]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.770      ;
; 0.453 ; tft_ctrl:tft_ctrl_m0|clk_delay[5]     ; tft_ctrl:tft_ctrl_m0|clk_delay[6]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; tft_ctrl:tft_ctrl_m0|clk_delay[13]    ; tft_ctrl:tft_ctrl_m0|clk_delay[14]    ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; tft_ctrl:tft_ctrl_m0|clk_delay[29]    ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; tft_ctrl:tft_ctrl_m0|clk_delay[4]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; tft_ctrl:tft_ctrl_m0|clk_delay[27]    ; tft_ctrl:tft_ctrl_m0|clk_delay[28]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; tft_ctrl:tft_ctrl_m0|clk_delay[23]    ; tft_ctrl:tft_ctrl_m0|clk_delay[24]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; tft_ctrl:tft_ctrl_m0|clk_delay[25]    ; tft_ctrl:tft_ctrl_m0|clk_delay[26]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|sck_x2       ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; spi_master:spi_master_m0|clk_delay[3] ; spi_master:spi_master_m0|clk_delay[4] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[8] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; spi_master:spi_master_m0|clk_delay[0] ; spi_master:spi_master_m0|clk_delay[1] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[7] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[5] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; spi_master:spi_master_m0|clk_delay[3] ; spi_master:spi_master_m0|clk_delay[3] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; spi_master:spi_master_m0|state[0]     ; tft_ctrl:tft_ctrl_m0|send_en          ; spi_master:spi_master_m0|sck_x2 ; clk         ; 0.000        ; 0.069      ; 0.642      ;
; 0.459 ; tft_ctrl:tft_ctrl_m0|send_cnt[15]     ; tft_ctrl:tft_ctrl_m0|send_cnt[16]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; tft_ctrl:tft_ctrl_m0|send_cnt[10]     ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[8] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; tft_ctrl:tft_ctrl_m0|send_cnt[17]     ; tft_ctrl:tft_ctrl_m0|send_cnt[18]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[6] ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; tft_ctrl:tft_ctrl_m0|send_data[0]     ; tft_ctrl:tft_ctrl_m0|send_data[0]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; tft_ctrl:tft_ctrl_m0|send_data[1]     ; tft_ctrl:tft_ctrl_m0|send_data[1]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; tft_ctrl:tft_ctrl_m0|send_cnt[5]      ; tft_ctrl:tft_ctrl_m0|send_cnt[11]     ; clk                             ; clk         ; 0.000        ; 0.236      ; 0.782      ;
; 0.463 ; tft_ctrl:tft_ctrl_m0|send_cnt[8]      ; tft_ctrl:tft_ctrl_m0|send_cnt[9]      ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; tft_ctrl:tft_ctrl_m0|clk_delay[30]    ; tft_ctrl:tft_ctrl_m0|clk_delay[31]    ; clk                             ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; tft_ctrl:tft_ctrl_m0|clk_delay[2]     ; tft_ctrl:tft_ctrl_m0|clk_delay[3]     ; clk                             ; clk         ; 0.000        ; 0.036      ; 0.584      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.186 ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.323      ;
; 0.234 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.355      ;
; 0.253 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.375      ;
; 0.277 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.398      ;
; 0.285 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.405      ;
; 0.293 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.416      ;
; 0.301 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.452      ;
; 0.340 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.461      ;
; 0.343 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.464      ;
; 0.345 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.466      ;
; 0.390 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.510      ;
; 0.393 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.539      ;
; 0.394 ; tft_ctrl:tft_ctrl_m0|send_data[5]       ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.540      ;
; 0.398 ; tft_ctrl:tft_ctrl_m0|send_data[3]       ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.544      ;
; 0.398 ; tft_ctrl:tft_ctrl_m0|send_data[4]       ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.544      ;
; 0.401 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.522      ;
; 0.408 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.031      ; 0.553      ;
; 0.408 ; tft_ctrl:tft_ctrl_m0|send_data[6]       ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.554      ;
; 0.413 ; tft_ctrl:tft_ctrl_m0|send_data[7]       ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.146     ; 0.381      ;
; 0.417 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.563      ;
; 0.437 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.558      ;
; 0.451 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.571      ;
; 0.492 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.613      ;
; 0.509 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; tft_ctrl:tft_ctrl_m0|send_data[0]       ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.031      ; 0.655      ;
; 0.511 ; tft_ctrl:tft_ctrl_m0|send_data[1]       ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.657      ;
; 0.513 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.033      ; 0.660      ;
; 0.521 ; tft_ctrl:tft_ctrl_m0|send_dc            ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.667      ;
; 0.534 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; tft_ctrl:tft_ctrl_m0|send_data[2]       ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.681      ;
; 0.550 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.696      ;
; 0.572 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.693      ;
; 0.583 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.704      ;
; 0.595 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.716      ;
; 0.597 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.720      ;
; 0.605 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.725      ;
; 0.640 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.038      ; 0.762      ;
; 0.710 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.830      ;
; 0.723 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.038      ; 0.845      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.729 ; tft_ctrl:tft_ctrl_m0|send_en            ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.032      ; 0.875      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.964      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -6.852   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clk                             ; -6.852   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  spi_master:spi_master_m0|sck_x2 ; -1.591   ; 0.186 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                  ; -393.371 ; 0.0   ; 0.0      ; 0.0     ; -147.239            ;
;  clk                             ; -371.564 ; 0.000 ; N/A      ; N/A     ; -121.960            ;
;  spi_master:spi_master_m0|sck_x2 ; -21.807  ; 0.000 ; N/A      ; N/A     ; -25.279             ;
+----------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tft_cs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rst       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_dc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tft_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tft_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tft_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tft_dc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tft_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tft_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tft_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tft_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tft_dc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tft_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tft_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_dc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk                             ; clk                             ; 8063     ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; clk                             ; 100      ; 0        ; 0        ; 0        ;
; clk                             ; spi_master:spi_master_m0|sck_x2 ; 25       ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 70       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk                             ; clk                             ; 8063     ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; clk                             ; 100      ; 0        ; 0        ; 0        ;
; clk                             ; spi_master:spi_master_m0|sck_x2 ; 25       ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 70       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 69    ; 69   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                   ;
+---------------------------------+---------------------------------+------+-------------+
; Target                          ; Clock                           ; Type ; Status      ;
+---------------------------------+---------------------------------+------+-------------+
; clk                             ; clk                             ; Base ; Constrained ;
; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; Base ; Constrained ;
+---------------------------------+---------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rst     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rst     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 20 18:26:02 2022
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_master:spi_master_m0|sck_x2 spi_master:spi_master_m0|sck_x2
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.852            -371.564 clk 
    Info (332119):    -1.591             -21.807 spi_master:spi_master_m0|sck_x2 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
    Info (332119):     0.453               0.000 spi_master:spi_master_m0|sck_x2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -121.960 clk 
    Info (332119):    -1.487             -25.279 spi_master:spi_master_m0|sck_x2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.409            -341.521 clk 
    Info (332119):    -1.396             -18.890 spi_master:spi_master_m0|sck_x2 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
    Info (332119):     0.403               0.000 spi_master:spi_master_m0|sck_x2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -121.960 clk 
    Info (332119):    -1.487             -25.279 spi_master:spi_master_m0|sck_x2 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.334            -113.323 clk 
    Info (332119):    -0.138              -1.380 spi_master:spi_master_m0|sck_x2 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk 
    Info (332119):     0.186               0.000 spi_master:spi_master_m0|sck_x2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -88.403 clk 
    Info (332119):    -1.000             -17.000 spi_master:spi_master_m0|sck_x2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4790 megabytes
    Info: Processing ended: Thu Oct 20 18:26:03 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


