This repository contains production-ready Verilog RTL designs developed and verified using Xilinx Vivado.
