{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655444078741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655444078746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 14:34:38 2022 " "Processing started: Fri Jun 17 14:34:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655444078746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444078746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_doorlock -c top_doorlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_doorlock -c top_doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444078746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655444079388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655444079389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_doorlock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_doorlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_doorlock " "Found entity 1: top_doorlock" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444090104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444090111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444090117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorlock.v 1 1 " "Found 1 design units, including 1 entities, in source file doorlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 doorlock " "Found entity 1: doorlock" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444090125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(11) " "Verilog HDL information at clk_dll.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/clk_dll.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655444090130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444090131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_doorlock " "Elaborating entity \"top_doorlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655444090171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_doorlock.v" "u0" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444090175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(17) " "Verilog HDL assignment warning at clk_dll.v(17): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/clk_dll.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655444090177 "|top_doorlock|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:u1 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:u1\"" {  } { { "top_doorlock.v" "u1" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444090178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 state_machine.v(22) " "Verilog HDL assignment warning at state_machine.v(22): truncated value with size 32 to match size of target (14)" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655444090180 "|top_doorlock|state_machine:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_clk state_machine.v(38) " "Verilog HDL Always Construct warning at state_machine.v(38): variable \"cnt_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655444090180 "|top_doorlock|state_machine:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doorlock doorlock:u2 " "Elaborating entity \"doorlock\" for hierarchy \"doorlock:u2\"" {  } { { "top_doorlock.v" "u2" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444090183 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps_num doorlock.v(26) " "Verilog HDL Always Construct warning at doorlock.v(26): variable \"ps_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655444090184 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pw doorlock.v(30) " "Verilog HDL Always Construct warning at doorlock.v(30): variable \"pw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655444090184 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "doorlock.v(16) " "Verilog HDL Case Statement warning at doorlock.v(16): incomplete case statement has no default case item" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655444090184 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "door_open doorlock.v(15) " "Verilog HDL Always Construct warning at doorlock.v(15): inferring latch(es) for variable \"door_open\", which holds its previous value in one or more paths through the always construct" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090184 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_out doorlock.v(15) " "Verilog HDL Always Construct warning at doorlock.v(15): inferring latch(es) for variable \"seg_out\", which holds its previous value in one or more paths through the always construct" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pw doorlock.v(15) " "Verilog HDL Always Construct warning at doorlock.v(15): inferring latch(es) for variable \"pw\", which holds its previous value in one or more paths through the always construct" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[0\] doorlock.v(15) " "Inferred latch for \"pw\[0\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[1\] doorlock.v(15) " "Inferred latch for \"pw\[1\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[2\] doorlock.v(15) " "Inferred latch for \"pw\[2\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[3\] doorlock.v(15) " "Inferred latch for \"pw\[3\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_out\[0\] doorlock.v(15) " "Inferred latch for \"seg_out\[0\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090185 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_out\[1\] doorlock.v(15) " "Inferred latch for \"seg_out\[1\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090186 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "door_open doorlock.v(15) " "Inferred latch for \"door_open\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090186 "|top_doorlock|doorlock:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u3 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u3\"" {  } { { "top_doorlock.v" "u3" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444090197 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(14) " "Verilog HDL Case Statement warning at seg7.v(14): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655444090200 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w1 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w1\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090200 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w2 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w2\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090200 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w3 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w3\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w4 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w4\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w5 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w5\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w6 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w6\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[0\] seg7.v(13) " "Inferred latch for \"w6\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[1\] seg7.v(13) " "Inferred latch for \"w6\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[2\] seg7.v(13) " "Inferred latch for \"w6\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[3\] seg7.v(13) " "Inferred latch for \"w6\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[4\] seg7.v(13) " "Inferred latch for \"w6\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[5\] seg7.v(13) " "Inferred latch for \"w6\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[6\] seg7.v(13) " "Inferred latch for \"w6\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[0\] seg7.v(13) " "Inferred latch for \"w5\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[1\] seg7.v(13) " "Inferred latch for \"w5\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[2\] seg7.v(13) " "Inferred latch for \"w5\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[3\] seg7.v(13) " "Inferred latch for \"w5\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[4\] seg7.v(13) " "Inferred latch for \"w5\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[5\] seg7.v(13) " "Inferred latch for \"w5\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090201 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[6\] seg7.v(13) " "Inferred latch for \"w5\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[0\] seg7.v(13) " "Inferred latch for \"w4\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[1\] seg7.v(13) " "Inferred latch for \"w4\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[2\] seg7.v(13) " "Inferred latch for \"w4\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[3\] seg7.v(13) " "Inferred latch for \"w4\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[4\] seg7.v(13) " "Inferred latch for \"w4\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[5\] seg7.v(13) " "Inferred latch for \"w4\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[6\] seg7.v(13) " "Inferred latch for \"w4\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[0\] seg7.v(13) " "Inferred latch for \"w3\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[1\] seg7.v(13) " "Inferred latch for \"w3\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[2\] seg7.v(13) " "Inferred latch for \"w3\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[3\] seg7.v(13) " "Inferred latch for \"w3\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[4\] seg7.v(13) " "Inferred latch for \"w3\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[5\] seg7.v(13) " "Inferred latch for \"w3\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[6\] seg7.v(13) " "Inferred latch for \"w3\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[0\] seg7.v(13) " "Inferred latch for \"w2\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[1\] seg7.v(13) " "Inferred latch for \"w2\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[2\] seg7.v(13) " "Inferred latch for \"w2\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[3\] seg7.v(13) " "Inferred latch for \"w2\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[4\] seg7.v(13) " "Inferred latch for \"w2\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[5\] seg7.v(13) " "Inferred latch for \"w2\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[6\] seg7.v(13) " "Inferred latch for \"w2\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[0\] seg7.v(13) " "Inferred latch for \"w1\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[1\] seg7.v(13) " "Inferred latch for \"w1\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[2\] seg7.v(13) " "Inferred latch for \"w1\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[3\] seg7.v(13) " "Inferred latch for \"w1\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[4\] seg7.v(13) " "Inferred latch for \"w1\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[5\] seg7.v(13) " "Inferred latch for \"w1\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090202 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[6\] seg7.v(13) " "Inferred latch for \"w1\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090203 "|top_doorlock|seg7:u3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "doorlock:u2\|door_open " "LATCH primitive \"doorlock:u2\|door_open\" is permanently enabled" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090526 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "doorlock:u2\|seg_out\[1\] " "LATCH primitive \"doorlock:u2\|seg_out\[1\]\" is permanently enabled" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090526 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "doorlock:u2\|seg_out\[0\] " "LATCH primitive \"doorlock:u2\|seg_out\[0\]\" is permanently enabled" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090526 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w1\[5\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w1\[5\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w1\[4\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w1\[4\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w1\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w1\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[5\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[5\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[4\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[4\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[2\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[2\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[6\] seg7:u3\|w1\[6\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[6\]\" merged with LATCH primitive \"seg7:u3\|w1\[6\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[6\] seg7:u3\|w1\[6\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[6\]\" merged with LATCH primitive \"seg7:u3\|w1\[6\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[5\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[5\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[4\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[4\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[3\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[3\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[2\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[2\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[1\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[1\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[5\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[5\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[0\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[0\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[5\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[5\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[4\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[4\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[3\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[3\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[0\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[0\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[4\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[4\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[2\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[2\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[1\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[1\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[4\] seg7:u3\|w4\[1\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[4\]\" merged with LATCH primitive \"seg7:u3\|w4\[1\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[5\] seg7:u3\|w4\[1\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[5\]\" merged with LATCH primitive \"seg7:u3\|w4\[1\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[0\] seg7:u3\|w4\[1\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[0\]\" merged with LATCH primitive \"seg7:u3\|w4\[1\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444090655 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655444090655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w1\[0\] " "Latch seg7:u3\|w1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_START " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_START" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444090657 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444090657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w1\[6\] " "Latch seg7:u3\|w1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_START " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_START" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444090657 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444090657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w3\[0\] " "Latch seg7:u3\|w3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_START " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_START" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444090657 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444090657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w4\[1\] " "Latch seg7:u3\|w4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_END " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_END" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444090657 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444090657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w6\[6\] " "Latch seg7:u3\|w6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_END " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_END" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444090658 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444090658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w1\[0\] " "LATCH primitive \"seg7:u3\|w1\[0\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w1\[6\] " "LATCH primitive \"seg7:u3\|w1\[6\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w3\[0\] " "LATCH primitive \"seg7:u3\|w3\[0\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w4\[1\] " "LATCH primitive \"seg7:u3\|w4\[1\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w6\[6\] " "LATCH primitive \"seg7:u3\|w6\[6\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444090674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w1\[1\] VCC " "Pin \"w1\[1\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w1\[2\] VCC " "Pin \"w1\[2\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w2\[0\] VCC " "Pin \"w2\[0\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w2\[1\] VCC " "Pin \"w2\[1\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w2\[2\] VCC " "Pin \"w2\[2\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w4\[6\] GND " "Pin \"w4\[6\]\" is stuck at GND" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w5\[1\] VCC " "Pin \"w5\[1\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w5\[2\] VCC " "Pin \"w5\[2\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w5\[6\] GND " "Pin \"w5\[6\]\" is stuck at GND" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444090685 "|top_doorlock|w5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655444090685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655444090759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github_Workspace/FPGA/doorlock/output_files/top_doorlock.map.smsg " "Generated suppressed messages file C:/Github_Workspace/FPGA/doorlock/output_files/top_doorlock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444090997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655444091104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444091104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655444091149 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655444091149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655444091149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655444091149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655444091173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 14:34:51 2022 " "Processing ended: Fri Jun 17 14:34:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655444091173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655444091173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655444091173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444091173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655444092530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655444092535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 14:34:52 2022 " "Processing started: Fri Jun 17 14:34:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655444092535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655444092535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_doorlock -c top_doorlock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_doorlock -c top_doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655444092535 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655444092792 ""}
{ "Info" "0" "" "Project  = top_doorlock" {  } {  } 0 0 "Project  = top_doorlock" 0 0 "Fitter" 0 0 1655444092793 ""}
{ "Info" "0" "" "Revision = top_doorlock" {  } {  } 0 0 "Revision = top_doorlock" 0 0 "Fitter" 0 0 1655444092793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655444092943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655444092943 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_doorlock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"top_doorlock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655444092951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655444093000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655444093001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655444093555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655444093582 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655444093833 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 53 " "No exact pin location assignment(s) for 3 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1655444094072 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655444108727 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1655444108900 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655444108900 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655444108900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655444108903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655444108903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655444108904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655444108905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655444108905 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655444108905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1655444109721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_doorlock.sdc " "Synopsys Design Constraints File file not found: 'top_doorlock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655444109722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655444109723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655444109725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655444109725 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655444109731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655444109735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655444109736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655444109736 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655444109802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655444116360 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1655444116690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655444117955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655444118802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655444121697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655444121697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655444123500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Github_Workspace/FPGA/doorlock/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655444130683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655444130683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655444132301 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655444132301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655444132309 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655444134724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655444134776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655444135444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655444135445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655444136099 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655444139875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github_Workspace/FPGA/doorlock/output_files/top_doorlock.fit.smsg " "Generated suppressed messages file C:/Github_Workspace/FPGA/doorlock/output_files/top_doorlock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655444140338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6619 " "Peak virtual memory: 6619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655444141191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 14:35:41 2022 " "Processing ended: Fri Jun 17 14:35:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655444141191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655444141191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655444141191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655444141191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655444142614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655444142622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 14:35:42 2022 " "Processing started: Fri Jun 17 14:35:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655444142622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655444142622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_doorlock -c top_doorlock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_doorlock -c top_doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655444142622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655444144236 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655444154212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655444154883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 14:35:54 2022 " "Processing ended: Fri Jun 17 14:35:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655444154883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655444154883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655444154883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655444154883 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655444155574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655444156584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655444156592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 14:35:55 2022 " "Processing started: Fri Jun 17 14:35:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655444156592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655444156592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_doorlock -c top_doorlock " "Command: quartus_sta top_doorlock -c top_doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655444156592 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655444156995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655444158662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655444158662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444158734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444158735 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655444159622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_doorlock.sdc " "Synopsys Design Constraints File file not found: 'top_doorlock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655444159661 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444159661 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll:u0\|out_clk clk_dll:u0\|out_clk " "create_clock -period 1.000 -name clk_dll:u0\|out_clk clk_dll:u0\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655444159662 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655444159662 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_machine:u1\|state.STATE_START state_machine:u1\|state.STATE_START " "create_clock -period 1.000 -name state_machine:u1\|state.STATE_START state_machine:u1\|state.STATE_START" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655444159662 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655444159662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655444159666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655444159670 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655444159672 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655444159688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655444159719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655444159719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.802 " "Worst-case setup slack is -4.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802             -95.957 clk  " "   -4.802             -95.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.382             -54.639 clk_dll:u0\|out_clk  " "   -3.382             -54.639 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444159723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_dll:u0\|out_clk  " "    0.297               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 clk  " "    0.469               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444159731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444159737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444159741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.889 clk  " "   -0.394             -18.889 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.159 clk_dll:u0\|out_clk  " "   -0.394              -9.159 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 state_machine:u1\|state.STATE_START  " "    0.357               0.000 state_machine:u1\|state.STATE_START " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444159746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444159746 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655444159766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655444159825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655444161374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655444161480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655444161490 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655444161490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.922 " "Worst-case setup slack is -4.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.922             -93.521 clk  " "   -4.922             -93.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.281             -53.207 clk_dll:u0\|out_clk  " "   -3.281             -53.207 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444161494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_dll:u0\|out_clk  " "    0.297               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 clk  " "    0.462               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444161502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444161507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444161512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.396 " "Worst-case minimum pulse width slack is -0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396             -20.373 clk  " "   -0.396             -20.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.142 clk_dll:u0\|out_clk  " "   -0.394              -9.142 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 state_machine:u1\|state.STATE_START  " "    0.387               0.000 state_machine:u1\|state.STATE_START " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444161516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444161516 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655444161535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655444161806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655444163094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655444163186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655444163188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655444163188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.545 " "Worst-case setup slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545             -43.912 clk  " "   -3.545             -43.912 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -28.467 clk_dll:u0\|out_clk  " "   -1.761             -28.467 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444163191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 clk_dll:u0\|out_clk  " "    0.102               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk  " "    0.260               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444163197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444163201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444163205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.437 " "Worst-case minimum pulse width slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -3.552 clk  " "   -0.437              -3.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk_dll:u0\|out_clk  " "    0.076               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 state_machine:u1\|state.STATE_START  " "    0.403               0.000 state_machine:u1\|state.STATE_START " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444163209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655444163224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655444163493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655444163495 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655444163495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.978 " "Worst-case setup slack is -2.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.978             -36.941 clk  " "   -2.978             -36.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515             -24.602 clk_dll:u0\|out_clk  " "   -1.515             -24.602 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444163508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk_dll:u0\|out_clk  " "    0.087               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 clk  " "    0.236               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444163517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444163522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655444163526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.464 " "Worst-case minimum pulse width slack is -0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464              -3.528 clk  " "   -0.464              -3.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 clk_dll:u0\|out_clk  " "    0.093               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 state_machine:u1\|state.STATE_START  " "    0.423               0.000 state_machine:u1\|state.STATE_START " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655444163530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655444163530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655444166116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655444166117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5133 " "Peak virtual memory: 5133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655444166204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 14:36:06 2022 " "Processing ended: Fri Jun 17 14:36:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655444166204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655444166204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655444166204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655444166204 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655444167024 ""}
