// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point2_Pipeline_VITIS_LOOP_262_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln243_5,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_q1,
        zext_ln243_4,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_q1,
        zext_ln243_3,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_q1,
        zext_ln243_2,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_q1,
        zext_ln243_1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_q1,
        zext_ln243,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_q1,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_2725_p_din0,
        grp_fu_2725_p_din1,
        grp_fu_2725_p_opcode,
        grp_fu_2725_p_dout0,
        grp_fu_2725_p_ce,
        grp_fu_2729_p_din0,
        grp_fu_2729_p_din1,
        grp_fu_2729_p_dout0,
        grp_fu_2729_p_ce,
        grp_fu_2713_p_din0,
        grp_fu_2713_p_din1,
        grp_fu_2713_p_opcode,
        grp_fu_2713_p_dout0,
        grp_fu_2713_p_ce,
        grp_fu_2717_p_din0,
        grp_fu_2717_p_din1,
        grp_fu_2717_p_opcode,
        grp_fu_2717_p_dout0,
        grp_fu_2717_p_ce,
        grp_fu_2721_p_din0,
        grp_fu_2721_p_din1,
        grp_fu_2721_p_opcode,
        grp_fu_2721_p_dout0,
        grp_fu_2721_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] zext_ln243_5;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
input  [31:0] regions_min_0_q1;
input  [8:0] zext_ln243_4;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
input  [31:0] regions_min_1_q1;
input  [8:0] zext_ln243_3;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
input  [31:0] regions_max_0_q1;
input  [8:0] zext_ln243_2;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
input  [31:0] regions_max_1_q1;
input  [8:0] zext_ln243_1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
input  [31:0] regions_center_0_q1;
input  [8:0] zext_ln243;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
input  [31:0] regions_center_1_q1;
output  [9:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [9:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_2725_p_din0;
output  [31:0] grp_fu_2725_p_din1;
output  [1:0] grp_fu_2725_p_opcode;
input  [31:0] grp_fu_2725_p_dout0;
output   grp_fu_2725_p_ce;
output  [31:0] grp_fu_2729_p_din0;
output  [31:0] grp_fu_2729_p_din1;
input  [31:0] grp_fu_2729_p_dout0;
output   grp_fu_2729_p_ce;
output  [31:0] grp_fu_2713_p_din0;
output  [31:0] grp_fu_2713_p_din1;
output  [4:0] grp_fu_2713_p_opcode;
input  [0:0] grp_fu_2713_p_dout0;
output   grp_fu_2713_p_ce;
output  [31:0] grp_fu_2717_p_din0;
output  [31:0] grp_fu_2717_p_din1;
output  [4:0] grp_fu_2717_p_opcode;
input  [0:0] grp_fu_2717_p_dout0;
output   grp_fu_2717_p_ce;
output  [31:0] grp_fu_2721_p_din0;
output  [31:0] grp_fu_2721_p_din1;
output  [4:0] grp_fu_2721_p_opcode;
input  [0:0] grp_fu_2721_p_dout0;
output   grp_fu_2721_p_ce;

reg ap_idle;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1073_reg_4094;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_1057_p4;
reg   [31:0] reg_1113;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_1066_p4;
reg   [31:0] reg_1119;
wire   [31:0] grp_fu_1075_p4;
reg   [31:0] reg_1125;
wire   [31:0] grp_fu_1084_p4;
reg   [31:0] reg_1131;
wire   [31:0] grp_fu_1094_p4;
reg   [31:0] reg_1142;
wire   [31:0] grp_fu_1103_p4;
reg   [31:0] reg_1148;
reg   [31:0] reg_1159;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1165;
reg   [31:0] reg_1171;
reg   [31:0] reg_1177;
reg   [31:0] reg_1188;
reg   [31:0] reg_1194;
reg   [31:0] reg_1205;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1211;
reg   [31:0] reg_1217;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1223;
reg   [31:0] reg_1233;
reg   [31:0] reg_1239;
reg   [31:0] reg_1249;
wire   [31:0] grp_fu_1006_p2;
reg   [31:0] reg_1255;
reg   [0:0] icmp_ln1073_reg_4094_pp0_iter1_reg;
wire   [31:0] grp_fu_1010_p2;
reg   [31:0] reg_1262;
wire   [31:0] grp_fu_1014_p2;
reg   [31:0] reg_1268;
wire   [31:0] grp_fu_1018_p2;
reg   [31:0] reg_1274;
reg   [31:0] reg_1280;
reg   [31:0] reg_1286;
reg   [31:0] reg_1295;
reg   [31:0] reg_1301;
reg   [31:0] reg_1307;
reg   [31:0] reg_1313;
reg   [0:0] and_ln298_13_reg_4875;
reg   [31:0] reg_1319;
wire   [31:0] grp_fu_1022_p2;
reg   [31:0] reg_1325;
reg   [0:0] icmp_ln1073_reg_4094_pp0_iter2_reg;
wire   [31:0] grp_fu_1039_p2;
reg   [31:0] reg_1331;
wire   [31:0] grp_fu_1027_p2;
reg   [31:0] reg_1336;
reg   [0:0] and_ln298_15_reg_4907;
reg   [0:0] icmp_ln1073_reg_4094_pp0_iter3_reg;
reg   [31:0] reg_1341;
reg   [31:0] i_real_3_reg_4086;
reg   [31:0] i_real_3_reg_4086_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_4086_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_4086_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_4086_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_4086_pp0_iter5_reg;
wire   [0:0] icmp_ln1073_fu_1385_p2;
reg   [0:0] icmp_ln1073_reg_4094_pp0_iter4_reg;
reg   [0:0] icmp_ln1073_reg_4094_pp0_iter5_reg;
wire   [0:0] trunc_ln251_fu_1394_p1;
reg   [0:0] trunc_ln251_reg_4098;
wire   [11:0] tmp_112_fu_1413_p3;
reg   [11:0] tmp_112_reg_4105;
wire   [11:0] tmp_113_fu_1431_p3;
reg   [11:0] tmp_113_reg_4121;
wire   [11:0] tmp_114_fu_1449_p3;
reg   [11:0] tmp_114_reg_4137;
wire   [11:0] tmp_115_fu_1467_p3;
reg   [11:0] tmp_115_reg_4153;
wire   [11:0] tmp_116_fu_1485_p3;
reg   [11:0] tmp_116_reg_4169;
wire   [11:0] tmp_117_fu_1503_p3;
reg   [11:0] tmp_117_reg_4185;
wire   [11:0] tmp_118_fu_1531_p3;
reg   [11:0] tmp_118_reg_4201;
wire   [11:0] tmp_119_fu_1549_p3;
reg   [11:0] tmp_119_reg_4217;
wire   [11:0] tmp_120_fu_1567_p3;
reg   [11:0] tmp_120_reg_4233;
wire   [11:0] tmp_121_fu_1585_p3;
reg   [11:0] tmp_121_reg_4249;
wire   [11:0] tmp_122_fu_1603_p3;
reg   [11:0] tmp_122_reg_4265;
wire   [11:0] tmp_123_fu_1621_p3;
reg   [11:0] tmp_123_reg_4281;
wire   [0:0] icmp_ln1065_fu_1634_p2;
reg   [0:0] icmp_ln1065_reg_4297;
reg   [0:0] icmp_ln1065_reg_4297_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_4297_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_reg_4297_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_reg_4297_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_reg_4297_pp0_iter5_reg;
wire   [0:0] trunc_ln251_1_fu_1665_p1;
reg   [0:0] trunc_ln251_1_reg_4307;
wire   [0:0] and_ln298_1_fu_1989_p2;
reg   [0:0] and_ln298_1_reg_4434;
wire   [0:0] and_ln298_3_fu_2193_p2;
reg   [0:0] and_ln298_3_reg_4499;
reg   [31:0] tmp_76_reg_4504;
reg   [31:0] tmp_77_reg_4509;
reg   [31:0] tmp_79_reg_4514;
reg   [31:0] tmp_81_reg_4523;
wire   [0:0] and_ln298_5_fu_2395_p2;
reg   [0:0] and_ln298_5_reg_4592;
reg   [31:0] tmp_82_reg_4597;
reg   [31:0] tmp_83_reg_4602;
wire   [0:0] and_ln298_7_fu_2599_p2;
reg   [0:0] and_ln298_7_reg_4667;
wire   [0:0] and_ln298_9_fu_2803_p2;
reg   [0:0] and_ln298_9_reg_4732;
reg   [31:0] mul_reg_4797;
reg   [31:0] d1_2_reg_4802;
reg   [31:0] d2_2_reg_4807;
reg   [31:0] sub79_2_reg_4812;
reg   [31:0] sub91_2_reg_4817;
wire   [0:0] and_ln298_11_fu_3007_p2;
reg   [0:0] and_ln298_11_reg_4822;
reg   [31:0] tmp_100_reg_4827;
reg   [31:0] tmp_101_reg_4832;
reg   [31:0] tmp_103_reg_4837;
reg   [31:0] tmp_105_reg_4846;
wire   [31:0] i_real_4_fu_3013_p2;
reg   [31:0] i_real_4_reg_4855;
reg   [31:0] i_real_4_reg_4855_pp0_iter2_reg;
reg   [31:0] i_real_4_reg_4855_pp0_iter3_reg;
reg   [31:0] i_real_4_reg_4855_pp0_iter4_reg;
reg   [31:0] i_real_4_reg_4855_pp0_iter5_reg;
reg   [31:0] mul_1_reg_4860;
reg   [31:0] d1_3_reg_4865;
reg   [31:0] sub91_3_reg_4870;
wire   [0:0] and_ln298_13_fu_3105_p2;
reg   [31:0] tmp_106_reg_4880;
reg   [31:0] tmp_107_reg_4885;
wire   [31:0] ov_2_fu_3111_p3;
reg   [31:0] ov_2_reg_4890;
reg   [31:0] mul_2_reg_4897;
reg   [31:0] sub91_4_reg_4902;
wire   [0:0] and_ln298_15_fu_3196_p2;
wire   [31:0] ov_6_fu_3202_p3;
reg   [31:0] ov_6_reg_4912;
reg   [31:0] mul_3_reg_4919;
reg   [31:0] mul_3_reg_4919_pp0_iter2_reg;
reg   [31:0] sub91_5_reg_4924;
reg   [31:0] distance_reg_4929;
wire   [31:0] ov_32_fu_3250_p3;
reg   [31:0] ov_32_reg_4934;
wire   [31:0] ov_10_fu_3257_p3;
reg   [31:0] ov_10_reg_4939;
reg   [31:0] mul_4_reg_4946;
reg   [31:0] mul_4_reg_4946_pp0_iter2_reg;
reg   [31:0] d1_6_reg_4951;
reg   [31:0] d2_6_reg_4956;
reg   [31:0] sub79_6_reg_4961;
wire   [31:0] ov_7_fu_3305_p3;
reg   [31:0] ov_7_reg_4966;
wire   [31:0] ov_14_fu_3312_p3;
reg   [31:0] ov_14_reg_4971;
reg   [31:0] mul_5_reg_4978;
reg   [31:0] mul_5_reg_4978_pp0_iter2_reg;
reg   [31:0] d2_7_reg_4983;
reg   [31:0] sub79_7_reg_4988;
reg   [31:0] sub91_7_reg_4993;
wire   [31:0] ov_11_fu_3360_p3;
reg   [31:0] ov_11_reg_4998;
wire   [31:0] ov_18_fu_3367_p3;
reg   [31:0] ov_18_reg_5003;
reg   [31:0] d_7_reg_5010;
reg   [31:0] overlap_1_reg_5016;
wire   [31:0] ov_15_fu_3415_p3;
reg   [31:0] ov_15_reg_5021;
wire   [31:0] ov_22_fu_3422_p3;
reg   [31:0] ov_22_reg_5026;
reg   [31:0] mul_6_reg_5033;
reg   [31:0] mul_6_reg_5033_pp0_iter2_reg;
reg   [31:0] mul_6_reg_5033_pp0_iter3_reg;
wire   [31:0] ov_19_fu_3470_p3;
reg   [31:0] ov_19_reg_5038;
wire   [31:0] ov_23_fu_3518_p3;
reg   [31:0] ov_23_reg_5043;
wire   [31:0] ov_26_fu_3525_p3;
reg   [31:0] ov_26_reg_5048;
reg   [31:0] mul_7_reg_5055;
reg   [31:0] mul_7_reg_5055_pp0_iter3_reg;
reg   [31:0] mul_7_reg_5055_pp0_iter4_reg;
wire   [31:0] ov_30_fu_3532_p3;
reg   [31:0] ov_30_reg_5060;
wire   [31:0] ov_27_fu_3580_p3;
reg   [31:0] ov_27_reg_5067;
wire   [31:0] ov_31_fu_3628_p3;
reg   [31:0] ov_31_reg_5072;
reg   [31:0] ov_31_reg_5072_pp0_iter3_reg;
reg   [31:0] distance_3_reg_5077;
reg   [31:0] overlap_7_reg_5082;
reg   [31:0] overlap_7_reg_5082_pp0_iter4_reg;
wire   [31:0] grp_fu_1031_p2;
reg   [31:0] distance_5_reg_5089;
reg   [0:0] tmp_55_reg_5094;
reg   [0:0] tmp_55_reg_5094_pp0_iter5_reg;
reg   [31:0] distance_6_reg_5099;
wire   [31:0] sc_2_fu_3689_p3;
reg   [31:0] sc_2_reg_5104;
reg   [31:0] tmp_score_load_reg_5111;
reg   [31:0] merge_1_1_reg_5118;
reg   [31:0] merge_2_1_reg_5125;
reg   [31:0] score_load_reg_5131;
wire   [31:0] tmp_other_6_fu_3817_p3;
reg   [31:0] tmp_other_6_reg_5139;
wire   [31:0] tmp_score_4_fu_3824_p3;
reg   [31:0] tmp_score_4_reg_5144;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
reg    ap_condition_exit_pp0_iter5_stage5;
wire    ap_block_pp0_stage6_subdone;
wire   [63:0] zext_ln295_fu_1421_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln295_8_fu_1439_p1;
wire   [63:0] zext_ln295_16_fu_1457_p1;
wire   [63:0] zext_ln295_24_fu_1475_p1;
wire   [63:0] zext_ln290_fu_1493_p1;
wire   [63:0] zext_ln290_8_fu_1511_p1;
wire   [63:0] zext_ln296_fu_1539_p1;
wire   [63:0] zext_ln296_8_fu_1557_p1;
wire   [63:0] zext_ln296_16_fu_1575_p1;
wire   [63:0] zext_ln296_24_fu_1593_p1;
wire   [63:0] zext_ln290_16_fu_1611_p1;
wire   [63:0] zext_ln290_24_fu_1629_p1;
wire   [63:0] zext_ln295_1_fu_1676_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln295_9_fu_1686_p1;
wire   [63:0] zext_ln295_17_fu_1696_p1;
wire   [63:0] zext_ln295_25_fu_1706_p1;
wire   [63:0] zext_ln290_1_fu_1716_p1;
wire   [63:0] zext_ln290_9_fu_1726_p1;
wire   [63:0] zext_ln296_1_fu_1736_p1;
wire   [63:0] zext_ln296_9_fu_1746_p1;
wire   [63:0] zext_ln296_17_fu_1756_p1;
wire   [63:0] zext_ln296_25_fu_1766_p1;
wire   [63:0] zext_ln290_17_fu_1776_p1;
wire   [63:0] zext_ln290_25_fu_1786_p1;
wire   [63:0] zext_ln295_2_fu_1796_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln295_10_fu_1806_p1;
wire   [63:0] zext_ln295_18_fu_1816_p1;
wire   [63:0] zext_ln295_26_fu_1826_p1;
wire   [63:0] zext_ln290_2_fu_1836_p1;
wire   [63:0] zext_ln290_10_fu_1846_p1;
wire   [63:0] zext_ln296_2_fu_1856_p1;
wire   [63:0] zext_ln296_10_fu_1866_p1;
wire   [63:0] zext_ln296_18_fu_1876_p1;
wire   [63:0] zext_ln296_26_fu_1886_p1;
wire   [63:0] zext_ln290_18_fu_1896_p1;
wire   [63:0] zext_ln290_26_fu_1906_p1;
wire   [63:0] zext_ln295_3_fu_2000_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln295_11_fu_2010_p1;
wire   [63:0] zext_ln295_19_fu_2020_p1;
wire   [63:0] zext_ln295_27_fu_2030_p1;
wire   [63:0] zext_ln290_3_fu_2040_p1;
wire   [63:0] zext_ln290_11_fu_2050_p1;
wire   [63:0] zext_ln296_3_fu_2060_p1;
wire   [63:0] zext_ln296_11_fu_2070_p1;
wire   [63:0] zext_ln296_19_fu_2080_p1;
wire   [63:0] zext_ln296_27_fu_2090_p1;
wire   [63:0] zext_ln290_19_fu_2100_p1;
wire   [63:0] zext_ln290_27_fu_2110_p1;
wire   [63:0] zext_ln295_4_fu_2204_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln295_12_fu_2214_p1;
wire   [63:0] zext_ln295_20_fu_2224_p1;
wire   [63:0] zext_ln295_28_fu_2234_p1;
wire   [63:0] zext_ln290_4_fu_2244_p1;
wire   [63:0] zext_ln290_12_fu_2254_p1;
wire   [63:0] zext_ln296_4_fu_2264_p1;
wire   [63:0] zext_ln296_12_fu_2274_p1;
wire   [63:0] zext_ln296_20_fu_2284_p1;
wire   [63:0] zext_ln296_28_fu_2294_p1;
wire   [63:0] zext_ln290_20_fu_2304_p1;
wire   [63:0] zext_ln290_28_fu_2314_p1;
wire   [63:0] zext_ln295_5_fu_2406_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln295_13_fu_2416_p1;
wire   [63:0] zext_ln295_21_fu_2426_p1;
wire   [63:0] zext_ln295_29_fu_2436_p1;
wire   [63:0] zext_ln290_5_fu_2446_p1;
wire   [63:0] zext_ln290_13_fu_2456_p1;
wire   [63:0] zext_ln296_5_fu_2466_p1;
wire   [63:0] zext_ln296_13_fu_2476_p1;
wire   [63:0] zext_ln296_21_fu_2486_p1;
wire   [63:0] zext_ln296_29_fu_2496_p1;
wire   [63:0] zext_ln290_21_fu_2506_p1;
wire   [63:0] zext_ln290_29_fu_2516_p1;
wire   [63:0] zext_ln295_6_fu_2610_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln295_14_fu_2620_p1;
wire   [63:0] zext_ln295_22_fu_2630_p1;
wire   [63:0] zext_ln295_30_fu_2640_p1;
wire   [63:0] zext_ln290_6_fu_2650_p1;
wire   [63:0] zext_ln290_14_fu_2660_p1;
wire   [63:0] zext_ln296_6_fu_2670_p1;
wire   [63:0] zext_ln296_14_fu_2680_p1;
wire   [63:0] zext_ln296_22_fu_2690_p1;
wire   [63:0] zext_ln296_30_fu_2700_p1;
wire   [63:0] zext_ln290_22_fu_2710_p1;
wire   [63:0] zext_ln290_30_fu_2720_p1;
wire   [63:0] zext_ln295_7_fu_2814_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln295_15_fu_2824_p1;
wire   [63:0] zext_ln295_23_fu_2834_p1;
wire   [63:0] zext_ln295_31_fu_2844_p1;
wire   [63:0] zext_ln290_7_fu_2854_p1;
wire   [63:0] zext_ln290_15_fu_2864_p1;
wire   [63:0] zext_ln296_7_fu_2874_p1;
wire   [63:0] zext_ln296_15_fu_2884_p1;
wire   [63:0] zext_ln296_23_fu_2894_p1;
wire   [63:0] zext_ln296_31_fu_2904_p1;
wire   [63:0] zext_ln290_23_fu_2914_p1;
wire   [63:0] zext_ln290_31_fu_2924_p1;
reg   [31:0] merge_1_fu_102;
wire   [31:0] merge_1_6_fu_3980_p3;
wire    ap_loop_init;
reg   [31:0] merge_2_fu_106;
wire   [31:0] merge_2_6_fu_3974_p3;
reg   [31:0] score_fu_110;
wire   [31:0] score_3_fu_3968_p3;
reg   [31:0] tmp_other_1_fu_114;
wire   [31:0] i_real_fu_3018_p3;
reg   [31:0] k_real_1_fu_118;
wire   [31:0] k_real_3_fu_1652_p3;
reg   [31:0] tmp_score_fu_122;
wire   [31:0] tmp_score_3_fu_3838_p3;
reg   [31:0] tmp_other_fu_126;
wire   [31:0] tmp_other_5_fu_3831_p3;
wire    ap_block_pp0_stage5_01001;
reg   [31:0] grp_fu_1002_p0;
reg   [31:0] grp_fu_1002_p1;
reg   [31:0] grp_fu_1006_p0;
reg   [31:0] grp_fu_1006_p1;
reg   [31:0] grp_fu_1010_p0;
reg   [31:0] grp_fu_1010_p1;
reg   [31:0] grp_fu_1014_p0;
reg   [31:0] grp_fu_1014_p1;
reg   [31:0] grp_fu_1018_p0;
reg   [31:0] grp_fu_1018_p1;
reg   [31:0] grp_fu_1022_p0;
reg   [31:0] grp_fu_1022_p1;
reg   [31:0] grp_fu_1027_p0;
reg   [31:0] grp_fu_1027_p1;
reg   [31:0] grp_fu_1035_p0;
reg   [31:0] grp_fu_1035_p1;
reg   [31:0] grp_fu_1039_p0;
reg   [31:0] grp_fu_1039_p1;
reg   [31:0] grp_fu_1047_p0;
reg   [31:0] grp_fu_1052_p0;
reg   [31:0] grp_fu_1052_p1;
reg   [0:0] grp_fu_1057_p3;
reg   [0:0] grp_fu_1075_p3;
reg   [0:0] grp_fu_1084_p3;
wire   [8:0] lshr_ln_fu_1398_p4;
wire   [8:0] add_ln295_fu_1408_p2;
wire   [8:0] add_ln295_1_fu_1426_p2;
wire   [8:0] add_ln295_2_fu_1444_p2;
wire   [8:0] add_ln295_3_fu_1462_p2;
wire   [8:0] add_ln290_fu_1480_p2;
wire   [8:0] add_ln290_1_fu_1498_p2;
wire   [8:0] lshr_ln290_1_fu_1516_p4;
wire   [8:0] add_ln296_fu_1526_p2;
wire   [8:0] add_ln296_1_fu_1544_p2;
wire   [8:0] add_ln296_2_fu_1562_p2;
wire   [8:0] add_ln296_3_fu_1580_p2;
wire   [8:0] add_ln290_2_fu_1598_p2;
wire   [8:0] add_ln290_3_fu_1616_p2;
wire   [31:0] k_real_fu_1640_p2;
wire   [31:0] k_real_2_fu_1646_p2;
wire   [11:0] or_ln295_fu_1671_p2;
wire   [11:0] or_ln295_7_fu_1681_p2;
wire   [11:0] or_ln295_14_fu_1691_p2;
wire   [11:0] or_ln295_21_fu_1701_p2;
wire   [11:0] or_ln290_fu_1711_p2;
wire   [11:0] or_ln290_7_fu_1721_p2;
wire   [11:0] or_ln296_fu_1731_p2;
wire   [11:0] or_ln296_7_fu_1741_p2;
wire   [11:0] or_ln296_14_fu_1751_p2;
wire   [11:0] or_ln296_21_fu_1761_p2;
wire   [11:0] or_ln290_14_fu_1771_p2;
wire   [11:0] or_ln290_21_fu_1781_p2;
wire   [11:0] or_ln295_1_fu_1791_p2;
wire   [11:0] or_ln295_8_fu_1801_p2;
wire   [11:0] or_ln295_15_fu_1811_p2;
wire   [11:0] or_ln295_22_fu_1821_p2;
wire   [11:0] or_ln290_1_fu_1831_p2;
wire   [11:0] or_ln290_8_fu_1841_p2;
wire   [11:0] or_ln296_1_fu_1851_p2;
wire   [11:0] or_ln296_8_fu_1861_p2;
wire   [11:0] or_ln296_15_fu_1871_p2;
wire   [11:0] or_ln296_22_fu_1881_p2;
wire   [11:0] or_ln290_15_fu_1891_p2;
wire   [11:0] or_ln290_22_fu_1901_p2;
wire   [31:0] bitcast_ln298_fu_1911_p1;
wire   [31:0] bitcast_ln298_1_fu_1929_p1;
wire   [7:0] tmp_14_fu_1915_p4;
wire   [22:0] trunc_ln298_fu_1925_p1;
wire   [0:0] icmp_ln298_1_fu_1953_p2;
wire   [0:0] icmp_ln298_fu_1947_p2;
wire   [7:0] tmp_15_fu_1933_p4;
wire   [22:0] trunc_ln298_1_fu_1943_p1;
wire   [0:0] icmp_ln298_3_fu_1971_p2;
wire   [0:0] icmp_ln298_2_fu_1965_p2;
wire   [0:0] or_ln298_fu_1959_p2;
wire   [0:0] or_ln298_1_fu_1977_p2;
wire   [0:0] and_ln298_fu_1983_p2;
wire   [11:0] or_ln295_2_fu_1995_p2;
wire   [11:0] or_ln295_9_fu_2005_p2;
wire   [11:0] or_ln295_16_fu_2015_p2;
wire   [11:0] or_ln295_23_fu_2025_p2;
wire   [11:0] or_ln290_2_fu_2035_p2;
wire   [11:0] or_ln290_9_fu_2045_p2;
wire   [11:0] or_ln296_2_fu_2055_p2;
wire   [11:0] or_ln296_9_fu_2065_p2;
wire   [11:0] or_ln296_16_fu_2075_p2;
wire   [11:0] or_ln296_23_fu_2085_p2;
wire   [11:0] or_ln290_16_fu_2095_p2;
wire   [11:0] or_ln290_23_fu_2105_p2;
wire   [31:0] bitcast_ln298_2_fu_2115_p1;
wire   [31:0] bitcast_ln298_3_fu_2133_p1;
wire   [7:0] tmp_19_fu_2119_p4;
wire   [22:0] trunc_ln298_2_fu_2129_p1;
wire   [0:0] icmp_ln298_5_fu_2157_p2;
wire   [0:0] icmp_ln298_4_fu_2151_p2;
wire   [7:0] tmp_20_fu_2137_p4;
wire   [22:0] trunc_ln298_3_fu_2147_p1;
wire   [0:0] icmp_ln298_7_fu_2175_p2;
wire   [0:0] icmp_ln298_6_fu_2169_p2;
wire   [0:0] or_ln298_2_fu_2163_p2;
wire   [0:0] and_ln298_2_fu_2187_p2;
wire   [0:0] or_ln298_3_fu_2181_p2;
wire   [11:0] or_ln295_3_fu_2199_p2;
wire   [11:0] or_ln295_10_fu_2209_p2;
wire   [11:0] or_ln295_17_fu_2219_p2;
wire   [11:0] or_ln295_24_fu_2229_p2;
wire   [11:0] or_ln290_3_fu_2239_p2;
wire   [11:0] or_ln290_10_fu_2249_p2;
wire   [11:0] or_ln296_3_fu_2259_p2;
wire   [11:0] or_ln296_10_fu_2269_p2;
wire   [11:0] or_ln296_17_fu_2279_p2;
wire   [11:0] or_ln296_24_fu_2289_p2;
wire   [11:0] or_ln290_17_fu_2299_p2;
wire   [11:0] or_ln290_24_fu_2309_p2;
wire   [31:0] bitcast_ln298_4_fu_2319_p1;
wire   [31:0] bitcast_ln298_5_fu_2336_p1;
wire   [7:0] tmp_24_fu_2322_p4;
wire   [22:0] trunc_ln298_4_fu_2332_p1;
wire   [0:0] icmp_ln298_9_fu_2359_p2;
wire   [0:0] icmp_ln298_8_fu_2353_p2;
wire   [7:0] tmp_25_fu_2339_p4;
wire   [22:0] trunc_ln298_5_fu_2349_p1;
wire   [0:0] icmp_ln298_11_fu_2377_p2;
wire   [0:0] icmp_ln298_10_fu_2371_p2;
wire   [0:0] or_ln298_4_fu_2365_p2;
wire   [0:0] and_ln298_4_fu_2389_p2;
wire   [0:0] or_ln298_5_fu_2383_p2;
wire   [11:0] or_ln295_4_fu_2401_p2;
wire   [11:0] or_ln295_11_fu_2411_p2;
wire   [11:0] or_ln295_18_fu_2421_p2;
wire   [11:0] or_ln295_25_fu_2431_p2;
wire   [11:0] or_ln290_4_fu_2441_p2;
wire   [11:0] or_ln290_11_fu_2451_p2;
wire   [11:0] or_ln296_4_fu_2461_p2;
wire   [11:0] or_ln296_11_fu_2471_p2;
wire   [11:0] or_ln296_18_fu_2481_p2;
wire   [11:0] or_ln296_25_fu_2491_p2;
wire   [11:0] or_ln290_18_fu_2501_p2;
wire   [11:0] or_ln290_25_fu_2511_p2;
wire   [31:0] bitcast_ln298_6_fu_2521_p1;
wire   [31:0] bitcast_ln298_7_fu_2539_p1;
wire   [7:0] tmp_29_fu_2525_p4;
wire   [22:0] trunc_ln298_6_fu_2535_p1;
wire   [0:0] icmp_ln298_13_fu_2563_p2;
wire   [0:0] icmp_ln298_12_fu_2557_p2;
wire   [7:0] tmp_30_fu_2543_p4;
wire   [22:0] trunc_ln298_7_fu_2553_p1;
wire   [0:0] icmp_ln298_15_fu_2581_p2;
wire   [0:0] icmp_ln298_14_fu_2575_p2;
wire   [0:0] or_ln298_6_fu_2569_p2;
wire   [0:0] or_ln298_7_fu_2587_p2;
wire   [0:0] and_ln298_6_fu_2593_p2;
wire   [11:0] or_ln295_5_fu_2605_p2;
wire   [11:0] or_ln295_12_fu_2615_p2;
wire   [11:0] or_ln295_19_fu_2625_p2;
wire   [11:0] or_ln295_26_fu_2635_p2;
wire   [11:0] or_ln290_5_fu_2645_p2;
wire   [11:0] or_ln290_12_fu_2655_p2;
wire   [11:0] or_ln296_5_fu_2665_p2;
wire   [11:0] or_ln296_12_fu_2675_p2;
wire   [11:0] or_ln296_19_fu_2685_p2;
wire   [11:0] or_ln296_26_fu_2695_p2;
wire   [11:0] or_ln290_19_fu_2705_p2;
wire   [11:0] or_ln290_26_fu_2715_p2;
wire   [31:0] bitcast_ln298_8_fu_2725_p1;
wire   [31:0] bitcast_ln298_9_fu_2743_p1;
wire   [7:0] tmp_34_fu_2729_p4;
wire   [22:0] trunc_ln298_8_fu_2739_p1;
wire   [0:0] icmp_ln298_17_fu_2767_p2;
wire   [0:0] icmp_ln298_16_fu_2761_p2;
wire   [7:0] tmp_35_fu_2747_p4;
wire   [22:0] trunc_ln298_9_fu_2757_p1;
wire   [0:0] icmp_ln298_19_fu_2785_p2;
wire   [0:0] icmp_ln298_18_fu_2779_p2;
wire   [0:0] or_ln298_8_fu_2773_p2;
wire   [0:0] or_ln298_9_fu_2791_p2;
wire   [0:0] and_ln298_8_fu_2797_p2;
wire   [11:0] or_ln295_6_fu_2809_p2;
wire   [11:0] or_ln295_13_fu_2819_p2;
wire   [11:0] or_ln295_20_fu_2829_p2;
wire   [11:0] or_ln295_27_fu_2839_p2;
wire   [11:0] or_ln290_6_fu_2849_p2;
wire   [11:0] or_ln290_13_fu_2859_p2;
wire   [11:0] or_ln296_6_fu_2869_p2;
wire   [11:0] or_ln296_13_fu_2879_p2;
wire   [11:0] or_ln296_20_fu_2889_p2;
wire   [11:0] or_ln296_27_fu_2899_p2;
wire   [11:0] or_ln290_20_fu_2909_p2;
wire   [11:0] or_ln290_27_fu_2919_p2;
wire   [31:0] bitcast_ln298_10_fu_2929_p1;
wire   [31:0] bitcast_ln298_11_fu_2947_p1;
wire   [7:0] tmp_39_fu_2933_p4;
wire   [22:0] trunc_ln298_10_fu_2943_p1;
wire   [0:0] icmp_ln298_21_fu_2971_p2;
wire   [0:0] icmp_ln298_20_fu_2965_p2;
wire   [7:0] tmp_40_fu_2951_p4;
wire   [22:0] trunc_ln298_11_fu_2961_p1;
wire   [0:0] icmp_ln298_23_fu_2989_p2;
wire   [0:0] icmp_ln298_22_fu_2983_p2;
wire   [0:0] or_ln298_10_fu_2977_p2;
wire   [0:0] or_ln298_11_fu_2995_p2;
wire   [0:0] and_ln298_10_fu_3001_p2;
wire   [31:0] bitcast_ln298_12_fu_3029_p1;
wire   [31:0] bitcast_ln298_13_fu_3046_p1;
wire   [7:0] tmp_44_fu_3032_p4;
wire   [22:0] trunc_ln298_12_fu_3042_p1;
wire   [0:0] icmp_ln298_25_fu_3069_p2;
wire   [0:0] icmp_ln298_24_fu_3063_p2;
wire   [7:0] tmp_45_fu_3049_p4;
wire   [22:0] trunc_ln298_13_fu_3059_p1;
wire   [0:0] icmp_ln298_27_fu_3087_p2;
wire   [0:0] icmp_ln298_26_fu_3081_p2;
wire   [0:0] or_ln298_12_fu_3075_p2;
wire   [0:0] or_ln298_13_fu_3093_p2;
wire   [0:0] and_ln298_12_fu_3099_p2;
wire   [31:0] bitcast_ln298_14_fu_3118_p1;
wire   [31:0] bitcast_ln298_15_fu_3136_p1;
wire   [7:0] tmp_49_fu_3122_p4;
wire   [22:0] trunc_ln298_14_fu_3132_p1;
wire   [0:0] icmp_ln298_29_fu_3160_p2;
wire   [0:0] icmp_ln298_28_fu_3154_p2;
wire   [7:0] tmp_50_fu_3140_p4;
wire   [22:0] trunc_ln298_15_fu_3150_p1;
wire   [0:0] icmp_ln298_31_fu_3178_p2;
wire   [0:0] icmp_ln298_30_fu_3172_p2;
wire   [0:0] or_ln298_14_fu_3166_p2;
wire   [0:0] or_ln298_15_fu_3184_p2;
wire   [0:0] and_ln298_14_fu_3190_p2;
wire   [31:0] bitcast_ln302_fu_3209_p1;
wire   [7:0] tmp_17_fu_3212_p4;
wire   [22:0] trunc_ln302_fu_3222_p1;
wire   [0:0] icmp_ln302_1_fu_3232_p2;
wire   [0:0] icmp_ln302_fu_3226_p2;
wire   [0:0] or_ln302_fu_3238_p2;
wire   [0:0] and_ln302_fu_3244_p2;
wire   [31:0] bitcast_ln302_1_fu_3264_p1;
wire   [7:0] tmp_22_fu_3267_p4;
wire   [22:0] trunc_ln302_1_fu_3277_p1;
wire   [0:0] icmp_ln302_3_fu_3287_p2;
wire   [0:0] icmp_ln302_2_fu_3281_p2;
wire   [0:0] or_ln302_1_fu_3293_p2;
wire   [0:0] and_ln302_1_fu_3299_p2;
wire   [31:0] bitcast_ln302_2_fu_3319_p1;
wire   [7:0] tmp_27_fu_3322_p4;
wire   [22:0] trunc_ln302_2_fu_3332_p1;
wire   [0:0] icmp_ln302_5_fu_3342_p2;
wire   [0:0] icmp_ln302_4_fu_3336_p2;
wire   [0:0] or_ln302_2_fu_3348_p2;
wire   [0:0] and_ln302_2_fu_3354_p2;
wire   [31:0] bitcast_ln302_3_fu_3374_p1;
wire   [7:0] tmp_32_fu_3377_p4;
wire   [22:0] trunc_ln302_3_fu_3387_p1;
wire   [0:0] icmp_ln302_7_fu_3397_p2;
wire   [0:0] icmp_ln302_6_fu_3391_p2;
wire   [0:0] or_ln302_3_fu_3403_p2;
wire   [0:0] and_ln302_3_fu_3409_p2;
wire   [31:0] bitcast_ln302_4_fu_3429_p1;
wire   [7:0] tmp_37_fu_3432_p4;
wire   [22:0] trunc_ln302_4_fu_3442_p1;
wire   [0:0] icmp_ln302_9_fu_3452_p2;
wire   [0:0] icmp_ln302_8_fu_3446_p2;
wire   [0:0] or_ln302_4_fu_3458_p2;
wire   [0:0] and_ln302_4_fu_3464_p2;
wire   [31:0] bitcast_ln302_5_fu_3477_p1;
wire   [7:0] tmp_42_fu_3480_p4;
wire   [22:0] trunc_ln302_5_fu_3490_p1;
wire   [0:0] icmp_ln302_11_fu_3500_p2;
wire   [0:0] icmp_ln302_10_fu_3494_p2;
wire   [0:0] or_ln302_5_fu_3506_p2;
wire   [0:0] and_ln302_5_fu_3512_p2;
wire   [31:0] bitcast_ln302_6_fu_3539_p1;
wire   [7:0] tmp_47_fu_3542_p4;
wire   [22:0] trunc_ln302_6_fu_3552_p1;
wire   [0:0] icmp_ln302_13_fu_3562_p2;
wire   [0:0] icmp_ln302_12_fu_3556_p2;
wire   [0:0] or_ln302_6_fu_3568_p2;
wire   [0:0] and_ln302_6_fu_3574_p2;
wire   [31:0] bitcast_ln302_7_fu_3587_p1;
wire   [7:0] tmp_52_fu_3590_p4;
wire   [22:0] trunc_ln302_7_fu_3600_p1;
wire   [0:0] icmp_ln302_15_fu_3610_p2;
wire   [0:0] icmp_ln302_14_fu_3604_p2;
wire   [0:0] or_ln302_7_fu_3616_p2;
wire   [0:0] and_ln302_7_fu_3622_p2;
wire   [31:0] bitcast_ln308_fu_3635_p1;
wire   [7:0] tmp_54_fu_3638_p4;
wire   [22:0] trunc_ln308_fu_3648_p1;
wire   [0:0] icmp_ln308_1_fu_3658_p2;
wire   [0:0] icmp_ln308_fu_3652_p2;
wire   [0:0] or_ln308_fu_3664_p2;
wire   [31:0] bitcast_ln312_fu_3675_p1;
wire   [31:0] xor_ln312_fu_3679_p2;
wire   [0:0] and_ln308_fu_3670_p2;
wire   [31:0] sc_fu_3685_p1;
wire   [31:0] bitcast_ln316_fu_3729_p1;
wire   [31:0] bitcast_ln316_1_fu_3746_p1;
wire   [7:0] tmp_56_fu_3732_p4;
wire   [22:0] trunc_ln316_fu_3742_p1;
wire   [0:0] icmp_ln316_2_fu_3769_p2;
wire   [0:0] icmp_ln316_1_fu_3763_p2;
wire   [7:0] tmp_57_fu_3749_p4;
wire   [22:0] trunc_ln316_1_fu_3759_p1;
wire   [0:0] icmp_ln316_4_fu_3787_p2;
wire   [0:0] icmp_ln316_3_fu_3781_p2;
wire   [0:0] or_ln316_1_fu_3775_p2;
wire   [0:0] or_ln316_2_fu_3793_p2;
wire   [0:0] and_ln316_fu_3799_p2;
wire   [0:0] icmp_ln316_fu_3723_p2;
wire   [0:0] and_ln316_1_fu_3805_p2;
wire   [0:0] or_ln316_fu_3811_p2;
wire   [31:0] bitcast_ln329_fu_3862_p1;
wire   [31:0] bitcast_ln329_1_fu_3879_p1;
wire   [7:0] tmp_59_fu_3865_p4;
wire   [22:0] trunc_ln329_fu_3875_p1;
wire   [0:0] icmp_ln329_1_fu_3902_p2;
wire   [0:0] icmp_ln329_fu_3896_p2;
wire   [7:0] tmp_60_fu_3882_p4;
wire   [22:0] trunc_ln329_1_fu_3892_p1;
wire   [0:0] icmp_ln329_3_fu_3920_p2;
wire   [0:0] icmp_ln329_2_fu_3914_p2;
wire   [0:0] or_ln329_1_fu_3908_p2;
wire   [0:0] or_ln329_2_fu_3926_p2;
wire   [0:0] and_ln329_fu_3932_p2;
wire   [0:0] tmp_fu_3855_p3;
wire   [0:0] and_ln329_1_fu_3938_p2;
wire   [0:0] or_ln329_fu_3944_p2;
wire   [31:0] score_2_fu_3950_p3;
wire   [31:0] merge_2_5_fu_3956_p3;
wire   [31:0] merge_1_5_fu_3962_p3;
reg   [1:0] grp_fu_1002_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
reg   [1:0] grp_fu_1022_opcode;
reg   [1:0] grp_fu_1027_opcode;
reg   [4:0] grp_fu_1052_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1006_p0),
    .din1(grp_fu_1006_p1),
    .ce(1'b1),
    .dout(grp_fu_1006_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1010_p0),
    .din1(grp_fu_1010_p1),
    .ce(1'b1),
    .dout(grp_fu_1010_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1014_p0),
    .din1(grp_fu_1014_p1),
    .ce(1'b1),
    .dout(grp_fu_1014_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1018_p0),
    .din1(grp_fu_1018_p1),
    .ce(1'b1),
    .dout(grp_fu_1018_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1022_p0),
    .din1(grp_fu_1022_p1),
    .opcode(grp_fu_1022_opcode),
    .ce(1'b1),
    .dout(grp_fu_1022_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1027_p0),
    .din1(grp_fu_1027_p1),
    .opcode(grp_fu_1027_opcode),
    .ce(1'b1),
    .dout(grp_fu_1027_p2)
);

run_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1336),
    .din1(mul_5_reg_4978_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_1031_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1039_p0),
    .din1(grp_fu_1039_p1),
    .ce(1'b1),
    .dout(grp_fu_1039_p2)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U190(
    .din0(regions_center_0_q1),
    .din1(regions_center_1_q1),
    .din2(grp_fu_1057_p3),
    .dout(grp_fu_1057_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U191(
    .din0(regions_center_0_q0),
    .din1(regions_center_1_q0),
    .din2(trunc_ln251_reg_4098),
    .dout(grp_fu_1066_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U192(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q1),
    .din2(grp_fu_1075_p3),
    .dout(grp_fu_1075_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U193(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(grp_fu_1084_p3),
    .dout(grp_fu_1084_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U194(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q0),
    .din2(trunc_ln251_reg_4098),
    .dout(grp_fu_1094_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U195(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln251_reg_4098),
    .dout(grp_fu_1103_p4)
);

run_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter5_stage5) | ((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5)))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        k_real_1_fu_118 <= 32'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_fu_1385_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_real_1_fu_118 <= k_real_3_fu_1652_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_1_fu_102 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_1_fu_102 <= merge_1_6_fu_3980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_2_fu_106 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_2_fu_106 <= merge_2_6_fu_3974_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        score_fu_110 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        score_fu_110 <= score_3_fu_3968_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tmp_other_1_fu_114 <= 32'd0;
        end else if (((icmp_ln1073_reg_4094 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            tmp_other_1_fu_114 <= i_real_fu_3018_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_other_fu_126 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_other_fu_126 <= tmp_other_5_fu_3831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_score_fu_122 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_score_fu_122 <= tmp_score_3_fu_3838_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln298_11_reg_4822 <= and_ln298_11_fu_3007_p2;
        i_real_4_reg_4855 <= i_real_4_fu_3013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln298_13_reg_4875 <= and_ln298_13_fu_3105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln298_15_reg_4907 <= and_ln298_15_fu_3196_p2;
        ov_2_reg_4890 <= ov_2_fu_3111_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln298_1_reg_4434 <= and_ln298_1_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln298_3_reg_4499 <= and_ln298_3_fu_2193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln298_5_reg_4592 <= and_ln298_5_fu_2395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln298_7_reg_4667 <= and_ln298_7_fu_2599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln298_9_reg_4732 <= and_ln298_9_fu_2803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d1_2_reg_4802 <= grp_fu_1006_p2;
        d2_2_reg_4807 <= grp_fu_1010_p2;
        mul_reg_4797 <= grp_fu_2729_p_dout0;
        sub79_2_reg_4812 <= grp_fu_1014_p2;
        sub91_2_reg_4817 <= grp_fu_1018_p2;
        tmp_100_reg_4827 <= grp_fu_1057_p4;
        tmp_101_reg_4832 <= grp_fu_1066_p4;
        tmp_103_reg_4837 <= grp_fu_1084_p4;
        tmp_105_reg_4846 <= grp_fu_1103_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_3_reg_4865 <= grp_fu_1006_p2;
        mul_1_reg_4860 <= grp_fu_2729_p_dout0;
        sub91_3_reg_4870 <= grp_fu_1018_p2;
        tmp_106_reg_4880 <= grp_fu_1057_p4;
        tmp_107_reg_4885 <= grp_fu_1066_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d1_6_reg_4951 <= grp_fu_1010_p2;
        d2_6_reg_4956 <= grp_fu_1014_p2;
        distance_reg_4929 <= grp_fu_2725_p_dout0;
        mul_4_reg_4946 <= grp_fu_2729_p_dout0;
        sub79_6_reg_4961 <= grp_fu_1018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d2_7_reg_4983 <= grp_fu_1018_p2;
        mul_5_reg_4978 <= grp_fu_2729_p_dout0;
        sub79_7_reg_4988 <= grp_fu_1022_p2;
        sub91_7_reg_4993 <= grp_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        d_7_reg_5010 <= grp_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_3_reg_5077 <= grp_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_4094_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_5_reg_5089 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1073_reg_4094_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        distance_6_reg_5099 <= grp_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_4086 <= tmp_other_1_fu_114;
        i_real_3_reg_4086_pp0_iter1_reg <= i_real_3_reg_4086;
        i_real_3_reg_4086_pp0_iter2_reg <= i_real_3_reg_4086_pp0_iter1_reg;
        i_real_3_reg_4086_pp0_iter3_reg <= i_real_3_reg_4086_pp0_iter2_reg;
        i_real_3_reg_4086_pp0_iter4_reg <= i_real_3_reg_4086_pp0_iter3_reg;
        i_real_3_reg_4086_pp0_iter5_reg <= i_real_3_reg_4086_pp0_iter4_reg;
        icmp_ln1065_reg_4297_pp0_iter1_reg <= icmp_ln1065_reg_4297;
        icmp_ln1065_reg_4297_pp0_iter2_reg <= icmp_ln1065_reg_4297_pp0_iter1_reg;
        icmp_ln1065_reg_4297_pp0_iter3_reg <= icmp_ln1065_reg_4297_pp0_iter2_reg;
        icmp_ln1065_reg_4297_pp0_iter4_reg <= icmp_ln1065_reg_4297_pp0_iter3_reg;
        icmp_ln1065_reg_4297_pp0_iter5_reg <= icmp_ln1065_reg_4297_pp0_iter4_reg;
        icmp_ln1073_reg_4094 <= icmp_ln1073_fu_1385_p2;
        icmp_ln1073_reg_4094_pp0_iter1_reg <= icmp_ln1073_reg_4094;
        icmp_ln1073_reg_4094_pp0_iter2_reg <= icmp_ln1073_reg_4094_pp0_iter1_reg;
        icmp_ln1073_reg_4094_pp0_iter3_reg <= icmp_ln1073_reg_4094_pp0_iter2_reg;
        icmp_ln1073_reg_4094_pp0_iter4_reg <= icmp_ln1073_reg_4094_pp0_iter3_reg;
        icmp_ln1073_reg_4094_pp0_iter5_reg <= icmp_ln1073_reg_4094_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_real_4_reg_4855_pp0_iter2_reg <= i_real_4_reg_4855;
        i_real_4_reg_4855_pp0_iter3_reg <= i_real_4_reg_4855_pp0_iter2_reg;
        i_real_4_reg_4855_pp0_iter4_reg <= i_real_4_reg_4855_pp0_iter3_reg;
        i_real_4_reg_4855_pp0_iter5_reg <= i_real_4_reg_4855_pp0_iter4_reg;
        tmp_55_reg_5094_pp0_iter5_reg <= tmp_55_reg_5094;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_fu_1385_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln1065_reg_4297 <= icmp_ln1065_fu_1634_p2;
        tmp_112_reg_4105[11 : 3] <= tmp_112_fu_1413_p3[11 : 3];
        tmp_113_reg_4121[11 : 3] <= tmp_113_fu_1431_p3[11 : 3];
        tmp_114_reg_4137[11 : 3] <= tmp_114_fu_1449_p3[11 : 3];
        tmp_115_reg_4153[11 : 3] <= tmp_115_fu_1467_p3[11 : 3];
        tmp_116_reg_4169[11 : 3] <= tmp_116_fu_1485_p3[11 : 3];
        tmp_117_reg_4185[11 : 3] <= tmp_117_fu_1503_p3[11 : 3];
        tmp_118_reg_4201[11 : 3] <= tmp_118_fu_1531_p3[11 : 3];
        tmp_119_reg_4217[11 : 3] <= tmp_119_fu_1549_p3[11 : 3];
        tmp_120_reg_4233[11 : 3] <= tmp_120_fu_1567_p3[11 : 3];
        tmp_121_reg_4249[11 : 3] <= tmp_121_fu_1585_p3[11 : 3];
        tmp_122_reg_4265[11 : 3] <= tmp_122_fu_1603_p3[11 : 3];
        tmp_123_reg_4281[11 : 3] <= tmp_123_fu_1621_p3[11 : 3];
        trunc_ln251_reg_4098 <= trunc_ln251_fu_1394_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_1_reg_5118 <= merge_1_fu_102;
        merge_2_1_reg_5125 <= merge_2_fu_106;
        mul_5_reg_4978_pp0_iter2_reg <= mul_5_reg_4978;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_reg_4897 <= grp_fu_2729_p_dout0;
        sub91_4_reg_4902 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_4919 <= grp_fu_2729_p_dout0;
        sub91_5_reg_4924 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_4919_pp0_iter2_reg <= mul_3_reg_4919;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_reg_4946_pp0_iter2_reg <= mul_4_reg_4946;
        ov_31_reg_5072_pp0_iter3_reg <= ov_31_reg_5072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_5033 <= grp_fu_1039_p2;
        overlap_1_reg_5016 <= grp_fu_2729_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_5033_pp0_iter2_reg <= mul_6_reg_5033;
        mul_6_reg_5033_pp0_iter3_reg <= mul_6_reg_5033_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_5055 <= grp_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_5055_pp0_iter3_reg <= mul_7_reg_5055;
        mul_7_reg_5055_pp0_iter4_reg <= mul_7_reg_5055_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_10_reg_4939 <= ov_10_fu_3257_p3;
        ov_32_reg_4934 <= ov_32_fu_3250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_11_reg_4998 <= ov_11_fu_3360_p3;
        ov_18_reg_5003 <= ov_18_fu_3367_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ov_14_reg_4971 <= ov_14_fu_3312_p3;
        ov_7_reg_4966 <= ov_7_fu_3305_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_15_reg_5021 <= ov_15_fu_3415_p3;
        ov_22_reg_5026 <= ov_22_fu_3422_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_19_reg_5038 <= ov_19_fu_3470_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_23_reg_5043 <= ov_23_fu_3518_p3;
        ov_26_reg_5048 <= ov_26_fu_3525_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_27_reg_5067 <= ov_27_fu_3580_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ov_30_reg_5060 <= ov_30_fu_3532_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_31_reg_5072 <= ov_31_fu_3628_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_6_reg_4912 <= ov_6_fu_3202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_4094_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_5082 <= grp_fu_2729_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_5082_pp0_iter4_reg <= overlap_7_reg_5082;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1113 <= grp_fu_1057_p4;
        reg_1119 <= grp_fu_1066_p4;
        reg_1125 <= grp_fu_1075_p4;
        reg_1131 <= grp_fu_1084_p4;
        reg_1142 <= grp_fu_1094_p4;
        reg_1148 <= grp_fu_1103_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1159 <= grp_fu_1057_p4;
        reg_1165 <= grp_fu_1066_p4;
        reg_1171 <= grp_fu_1075_p4;
        reg_1177 <= grp_fu_1084_p4;
        reg_1188 <= grp_fu_1094_p4;
        reg_1194 <= grp_fu_1103_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1205 <= grp_fu_1075_p4;
        reg_1211 <= grp_fu_1094_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1217 <= grp_fu_1075_p4;
        reg_1223 <= grp_fu_1084_p4;
        reg_1233 <= grp_fu_1094_p4;
        reg_1239 <= grp_fu_1103_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1249 <= grp_fu_2725_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1255 <= grp_fu_1006_p2;
        reg_1262 <= grp_fu_1010_p2;
        reg_1268 <= grp_fu_1014_p2;
        reg_1274 <= grp_fu_1018_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1280 <= grp_fu_2725_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1286 <= grp_fu_1006_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1295 <= grp_fu_1010_p2;
        reg_1301 <= grp_fu_1014_p2;
        reg_1307 <= grp_fu_1018_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln298_13_reg_4875) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1313 <= grp_fu_1010_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1319 <= grp_fu_1014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1325 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1331 <= grp_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_15_reg_4907)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4094_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1336 <= grp_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4094_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1341 <= grp_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sc_2_reg_5104 <= sc_2_fu_3689_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        score_load_reg_5131 <= score_fu_110;
        tmp_other_6_reg_5139 <= tmp_other_6_fu_3817_p3;
        tmp_score_4_reg_5144 <= tmp_score_4_fu_3824_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_55_reg_5094 <= grp_fu_2721_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_76_reg_4504 <= grp_fu_1057_p4;
        tmp_77_reg_4509 <= grp_fu_1066_p4;
        tmp_79_reg_4514 <= grp_fu_1084_p4;
        tmp_81_reg_4523 <= grp_fu_1103_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_82_reg_4597 <= grp_fu_1057_p4;
        tmp_83_reg_4602 <= grp_fu_1066_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_score_load_reg_5111 <= tmp_score_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln251_1_reg_4307 <= trunc_ln251_1_fu_1665_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4094 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_4667)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_4499)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_4434)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'd0 == and_ln298_7_reg_4667) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln298_3_reg_4499) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln298_1_reg_4434) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1002_opcode = 2'd1;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1002_opcode = 2'd0;
    end else begin
        grp_fu_1002_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln298_7_reg_4667) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1002_p0 = reg_1313;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_4667))) begin
        grp_fu_1002_p0 = d1_3_reg_4865;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1002_p0 = mul_reg_4797;
    end else if (((1'd0 == and_ln298_3_reg_4499) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1002_p0 = reg_1295;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_4499))) begin
        grp_fu_1002_p0 = reg_1286;
    end else if (((1'd0 == and_ln298_1_reg_4434) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1002_p0 = reg_1262;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_4434))) begin
        grp_fu_1002_p0 = reg_1255;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1002_p0 = tmp_82_reg_4597;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1002_p0 = tmp_76_reg_4504;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1002_p0 = reg_1159;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1002_p0 = reg_1113;
    end else begin
        grp_fu_1002_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln298_7_reg_4667) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1002_p1 = sub91_3_reg_4870;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_4667))) begin
        grp_fu_1002_p1 = reg_1319;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1002_p1 = 32'd0;
    end else if (((1'd0 == and_ln298_3_reg_4499) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1002_p1 = reg_1307;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_4499))) begin
        grp_fu_1002_p1 = reg_1301;
    end else if (((1'd0 == and_ln298_1_reg_4434) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1002_p1 = reg_1274;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_4434))) begin
        grp_fu_1002_p1 = reg_1268;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1002_p1 = tmp_83_reg_4602;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1002_p1 = tmp_77_reg_4509;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1002_p1 = reg_1165;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1002_p1 = reg_1119;
    end else begin
        grp_fu_1002_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1006_p0 = tmp_100_reg_4827;
    end else if (((1'd0 == and_ln298_5_reg_4592) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_p0 = d2_2_reg_4807;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_5_reg_4592))) begin
        grp_fu_1006_p0 = d1_2_reg_4802;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_p0 = reg_1159;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1006_p0 = reg_1113;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1006_p0 = reg_1217;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1006_p0 = reg_1205;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1006_p0 = reg_1171;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1006_p0 = reg_1125;
    end else begin
        grp_fu_1006_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1006_p1 = tmp_101_reg_4832;
    end else if (((1'd0 == and_ln298_5_reg_4592) & (icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1006_p1 = sub91_2_reg_4817;
    end else if (((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_5_reg_4592))) begin
        grp_fu_1006_p1 = sub79_2_reg_4812;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_p1 = reg_1165;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1006_p1 = reg_1119;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1006_p1 = reg_1223;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1006_p1 = tmp_79_reg_4514;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1006_p1 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1006_p1 = reg_1131;
    end else begin
        grp_fu_1006_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1010_p0 = tmp_103_reg_4837;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1010_p0 = reg_1205;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1010_p0 = reg_1171;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1010_p0 = reg_1125;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1010_p0 = reg_1233;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1010_p0 = reg_1211;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1010_p0 = reg_1188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1010_p0 = reg_1142;
    end else begin
        grp_fu_1010_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1010_p1 = tmp_105_reg_4846;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1010_p1 = tmp_103_reg_4837;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1010_p1 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1010_p1 = reg_1131;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1010_p1 = reg_1239;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1010_p1 = tmp_81_reg_4523;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1010_p1 = reg_1194;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1010_p1 = reg_1148;
    end else begin
        grp_fu_1010_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1014_p0 = reg_1217;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1014_p0 = reg_1211;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1014_p0 = reg_1188;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1014_p0 = reg_1142;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1014_p0 = reg_1239;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1014_p0 = tmp_81_reg_4523;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1014_p0 = reg_1194;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1014_p0 = reg_1148;
    end else begin
        grp_fu_1014_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1014_p1 = tmp_105_reg_4846;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1014_p1 = reg_1194;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1014_p1 = reg_1148;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1014_p1 = reg_1223;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1014_p1 = tmp_79_reg_4514;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1014_p1 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1014_p1 = reg_1131;
    end else begin
        grp_fu_1014_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1018_p0 = reg_1233;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1018_p0 = tmp_105_reg_4846;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1018_p0 = reg_1194;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1018_p0 = reg_1148;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1018_p0 = reg_1223;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1018_p0 = tmp_79_reg_4514;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1018_p0 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1018_p0 = reg_1131;
    end else begin
        grp_fu_1018_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1018_p1 = tmp_103_reg_4837;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1018_p1 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1018_p1 = reg_1131;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1018_p1 = reg_1239;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1018_p1 = tmp_81_reg_4523;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1018_p1 = reg_1194;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1018_p1 = reg_1148;
    end else begin
        grp_fu_1018_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_13_reg_4875) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_4875)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_4822)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_4732)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_4094 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln298_11_reg_4822) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'd0 == and_ln298_9_reg_4732) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1022_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1022_opcode = 2'd0;
    end else begin
        grp_fu_1022_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1022_p0 = reg_1325;
    end else if (((1'd0 == and_ln298_13_reg_4875) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1022_p0 = d2_6_reg_4956;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_4875))) begin
        grp_fu_1022_p0 = d1_6_reg_4951;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1022_p0 = distance_reg_4929;
    end else if (((1'd0 == and_ln298_11_reg_4822) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1022_p0 = reg_1301;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_4822))) begin
        grp_fu_1022_p0 = reg_1295;
    end else if (((1'd0 == and_ln298_9_reg_4732) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1022_p0 = reg_1268;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_4732))) begin
        grp_fu_1022_p0 = reg_1262;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1022_p0 = reg_1239;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1022_p0 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1022_p0 = reg_1131;
    end else begin
        grp_fu_1022_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1022_p1 = mul_2_reg_4897;
    end else if (((1'd0 == and_ln298_13_reg_4875) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1022_p1 = reg_1313;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_4875))) begin
        grp_fu_1022_p1 = sub79_6_reg_4961;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1022_p1 = mul_1_reg_4860;
    end else if (((1'd0 == and_ln298_11_reg_4822) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1022_p1 = sub91_5_reg_4924;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_4822))) begin
        grp_fu_1022_p1 = reg_1307;
    end else if (((1'd0 == and_ln298_9_reg_4732) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1022_p1 = sub91_4_reg_4902;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_4732))) begin
        grp_fu_1022_p1 = reg_1274;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1022_p1 = reg_1223;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1022_p1 = reg_1194;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1022_p1 = reg_1148;
    end else begin
        grp_fu_1022_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_15_reg_4907) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_15_reg_4907)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1027_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1073_reg_4094_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1073_reg_4094_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1027_opcode = 2'd0;
    end else begin
        grp_fu_1027_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1027_p0 = distance_6_reg_5099;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1027_p0 = distance_5_reg_5089;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1027_p0 = distance_3_reg_5077;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1027_p0 = reg_1325;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1027_p0 = d2_7_reg_4983;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1027_p0 = reg_1319;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1027_p0 = tmp_106_reg_4880;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1027_p0 = reg_1223;
    end else begin
        grp_fu_1027_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1027_p1 = mul_7_reg_5055_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1027_p1 = mul_6_reg_5033_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1027_p1 = mul_4_reg_4946_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1027_p1 = mul_3_reg_4919_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1027_p1 = sub91_7_reg_4993;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1027_p1 = sub79_7_reg_4988;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1027_p1 = tmp_107_reg_4885;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1027_p1 = reg_1239;
    end else begin
        grp_fu_1027_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1035_p0 = reg_1341;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1035_p0 = ov_32_reg_4934;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1035_p0 = reg_1286;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1035_p0 = reg_1255;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1035_p0 = reg_1280;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1035_p0 = reg_1249;
    end else begin
        grp_fu_1035_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1035_p1 = ov_31_reg_5072_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1035_p1 = ov_7_reg_4966;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1035_p1 = reg_1286;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1035_p1 = reg_1255;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1035_p1 = reg_1280;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1035_p1 = reg_1249;
    end else begin
        grp_fu_1035_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1039_p0 = reg_1341;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1039_p0 = reg_1331;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1039_p0 = d_7_reg_5010;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1039_p0 = overlap_1_reg_5016;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1039_p0 = reg_1286;
    end else begin
        grp_fu_1039_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1039_p1 = ov_27_reg_5067;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1039_p1 = ov_23_reg_5043;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1039_p1 = ov_19_reg_5038;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1039_p1 = ov_15_reg_5021;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1039_p1 = d_7_reg_5010;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1039_p1 = ov_11_reg_4998;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1039_p1 = reg_1286;
    end else begin
        grp_fu_1039_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1047_p0 = ov_26_reg_5048;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1047_p0 = ov_22_reg_5026;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1047_p0 = ov_18_reg_5003;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1047_p0 = ov_14_reg_4971;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1047_p0 = ov_10_reg_4939;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1047_p0 = ov_6_reg_4912;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1047_p0 = ov_2_reg_4890;
    end else begin
        grp_fu_1047_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1073_reg_4094_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1052_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (icmp_ln1073_reg_4094_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1052_opcode = 5'd4;
    end else begin
        grp_fu_1052_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1052_p0 = tmp_score_4_fu_3824_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1052_p0 = sc_2_reg_5104;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1052_p0 = overlap_7_reg_5082;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1052_p0 = ov_30_reg_5060;
    end else begin
        grp_fu_1052_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1052_p1 = score_fu_110;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1052_p1 = tmp_score_fu_122;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1052_p1 = 32'd0;
    end else begin
        grp_fu_1052_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1057_p3 = trunc_ln251_1_reg_4307;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1057_p3 = trunc_ln251_1_fu_1665_p1;
    end else begin
        grp_fu_1057_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1075_p3 = trunc_ln251_1_reg_4307;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1075_p3 = trunc_ln251_1_fu_1665_p1;
    end else begin
        grp_fu_1075_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1084_p3 = trunc_ln251_1_reg_4307;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1084_p3 = trunc_ln251_1_fu_1665_p1;
    end else begin
        grp_fu_1084_p3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_4094_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address0 = zext_ln290_23_fu_2914_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address0 = zext_ln290_22_fu_2710_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address0 = zext_ln290_21_fu_2506_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address0 = zext_ln290_20_fu_2304_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address0 = zext_ln290_19_fu_2100_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address0 = zext_ln290_18_fu_1896_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address0 = zext_ln290_17_fu_1776_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address0 = zext_ln290_16_fu_1611_p1;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address1 = zext_ln290_7_fu_2854_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address1 = zext_ln290_6_fu_2650_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address1 = zext_ln290_5_fu_2446_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address1 = zext_ln290_4_fu_2244_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address1 = zext_ln290_3_fu_2040_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address1 = zext_ln290_2_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address1 = zext_ln290_1_fu_1716_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address1 = zext_ln290_fu_1493_p1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce0 = 1'b1;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce1 = 1'b1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address0 = zext_ln290_31_fu_2924_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address0 = zext_ln290_30_fu_2720_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address0 = zext_ln290_29_fu_2516_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address0 = zext_ln290_28_fu_2314_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address0 = zext_ln290_27_fu_2110_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address0 = zext_ln290_26_fu_1906_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address0 = zext_ln290_25_fu_1786_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address0 = zext_ln290_24_fu_1629_p1;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address1 = zext_ln290_15_fu_2864_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address1 = zext_ln290_14_fu_2660_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address1 = zext_ln290_13_fu_2456_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address1 = zext_ln290_12_fu_2254_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address1 = zext_ln290_11_fu_2050_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address1 = zext_ln290_10_fu_1846_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address1 = zext_ln290_9_fu_1726_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address1 = zext_ln290_8_fu_1511_p1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce0 = 1'b1;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce1 = 1'b1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address0 = zext_ln296_23_fu_2894_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address0 = zext_ln296_22_fu_2690_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address0 = zext_ln296_21_fu_2486_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address0 = zext_ln296_20_fu_2284_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address0 = zext_ln296_19_fu_2080_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address0 = zext_ln296_18_fu_1876_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address0 = zext_ln296_17_fu_1756_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address0 = zext_ln296_16_fu_1575_p1;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address1 = zext_ln295_23_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address1 = zext_ln295_22_fu_2630_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address1 = zext_ln295_21_fu_2426_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address1 = zext_ln295_20_fu_2224_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address1 = zext_ln295_19_fu_2020_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address1 = zext_ln295_18_fu_1816_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address1 = zext_ln295_17_fu_1696_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address1 = zext_ln295_16_fu_1457_p1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce0 = 1'b1;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce1 = 1'b1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address0 = zext_ln296_31_fu_2904_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address0 = zext_ln296_30_fu_2700_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address0 = zext_ln296_29_fu_2496_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address0 = zext_ln296_28_fu_2294_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address0 = zext_ln296_27_fu_2090_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address0 = zext_ln296_26_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address0 = zext_ln296_25_fu_1766_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address0 = zext_ln296_24_fu_1593_p1;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address1 = zext_ln295_31_fu_2844_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address1 = zext_ln295_30_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address1 = zext_ln295_29_fu_2436_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address1 = zext_ln295_28_fu_2234_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address1 = zext_ln295_27_fu_2030_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address1 = zext_ln295_26_fu_1826_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address1 = zext_ln295_25_fu_1706_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address1 = zext_ln295_24_fu_1475_p1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce0 = 1'b1;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce1 = 1'b1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address0 = zext_ln296_7_fu_2874_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address0 = zext_ln296_6_fu_2670_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address0 = zext_ln296_5_fu_2466_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address0 = zext_ln296_4_fu_2264_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address0 = zext_ln296_3_fu_2060_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address0 = zext_ln296_2_fu_1856_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address0 = zext_ln296_1_fu_1736_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address0 = zext_ln296_fu_1539_p1;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address1 = zext_ln295_7_fu_2814_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address1 = zext_ln295_6_fu_2610_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address1 = zext_ln295_5_fu_2406_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address1 = zext_ln295_4_fu_2204_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address1 = zext_ln295_3_fu_2000_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address1 = zext_ln295_2_fu_1796_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address1 = zext_ln295_1_fu_1676_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address1 = zext_ln295_fu_1421_p1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce0 = 1'b1;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce1 = 1'b1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address0 = zext_ln296_15_fu_2884_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address0 = zext_ln296_14_fu_2680_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address0 = zext_ln296_13_fu_2476_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address0 = zext_ln296_12_fu_2274_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address0 = zext_ln296_11_fu_2070_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address0 = zext_ln296_10_fu_1866_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address0 = zext_ln296_9_fu_1746_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address0 = zext_ln296_8_fu_1557_p1;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address1 = zext_ln295_15_fu_2824_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address1 = zext_ln295_14_fu_2620_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address1 = zext_ln295_13_fu_2416_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address1 = zext_ln295_12_fu_2214_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address1 = zext_ln295_11_fu_2010_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address1 = zext_ln295_10_fu_1806_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address1 = zext_ln295_9_fu_1686_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address1 = zext_ln295_8_fu_1439_p1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce0 = 1'b1;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce1 = 1'b1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln290_1_fu_1498_p2 = (zext_ln243 + lshr_ln_fu_1398_p4);

assign add_ln290_2_fu_1598_p2 = (zext_ln243_1 + lshr_ln290_1_fu_1516_p4);

assign add_ln290_3_fu_1616_p2 = (zext_ln243 + lshr_ln290_1_fu_1516_p4);

assign add_ln290_fu_1480_p2 = (zext_ln243_1 + lshr_ln_fu_1398_p4);

assign add_ln295_1_fu_1426_p2 = (zext_ln243_4 + lshr_ln_fu_1398_p4);

assign add_ln295_2_fu_1444_p2 = (zext_ln243_3 + lshr_ln_fu_1398_p4);

assign add_ln295_3_fu_1462_p2 = (zext_ln243_2 + lshr_ln_fu_1398_p4);

assign add_ln295_fu_1408_p2 = (zext_ln243_5 + lshr_ln_fu_1398_p4);

assign add_ln296_1_fu_1544_p2 = (zext_ln243_4 + lshr_ln290_1_fu_1516_p4);

assign add_ln296_2_fu_1562_p2 = (zext_ln243_3 + lshr_ln290_1_fu_1516_p4);

assign add_ln296_3_fu_1580_p2 = (zext_ln243_2 + lshr_ln290_1_fu_1516_p4);

assign add_ln296_fu_1526_p2 = (zext_ln243_5 + lshr_ln290_1_fu_1516_p4);

assign and_ln298_10_fu_3001_p2 = (or_ln298_11_fu_2995_p2 & or_ln298_10_fu_2977_p2);

assign and_ln298_11_fu_3007_p2 = (grp_fu_2713_p_dout0 & and_ln298_10_fu_3001_p2);

assign and_ln298_12_fu_3099_p2 = (or_ln298_13_fu_3093_p2 & or_ln298_12_fu_3075_p2);

assign and_ln298_13_fu_3105_p2 = (grp_fu_2713_p_dout0 & and_ln298_12_fu_3099_p2);

assign and_ln298_14_fu_3190_p2 = (or_ln298_15_fu_3184_p2 & or_ln298_14_fu_3166_p2);

assign and_ln298_15_fu_3196_p2 = (grp_fu_2713_p_dout0 & and_ln298_14_fu_3190_p2);

assign and_ln298_1_fu_1989_p2 = (grp_fu_2713_p_dout0 & and_ln298_fu_1983_p2);

assign and_ln298_2_fu_2187_p2 = (or_ln298_2_fu_2163_p2 & grp_fu_2713_p_dout0);

assign and_ln298_3_fu_2193_p2 = (or_ln298_3_fu_2181_p2 & and_ln298_2_fu_2187_p2);

assign and_ln298_4_fu_2389_p2 = (or_ln298_4_fu_2365_p2 & grp_fu_2713_p_dout0);

assign and_ln298_5_fu_2395_p2 = (or_ln298_5_fu_2383_p2 & and_ln298_4_fu_2389_p2);

assign and_ln298_6_fu_2593_p2 = (or_ln298_7_fu_2587_p2 & or_ln298_6_fu_2569_p2);

assign and_ln298_7_fu_2599_p2 = (grp_fu_2713_p_dout0 & and_ln298_6_fu_2593_p2);

assign and_ln298_8_fu_2797_p2 = (or_ln298_9_fu_2791_p2 & or_ln298_8_fu_2773_p2);

assign and_ln298_9_fu_2803_p2 = (grp_fu_2713_p_dout0 & and_ln298_8_fu_2797_p2);

assign and_ln298_fu_1983_p2 = (or_ln298_fu_1959_p2 & or_ln298_1_fu_1977_p2);

assign and_ln302_1_fu_3299_p2 = (or_ln302_1_fu_3293_p2 & grp_fu_2717_p_dout0);

assign and_ln302_2_fu_3354_p2 = (or_ln302_2_fu_3348_p2 & grp_fu_2717_p_dout0);

assign and_ln302_3_fu_3409_p2 = (or_ln302_3_fu_3403_p2 & grp_fu_2717_p_dout0);

assign and_ln302_4_fu_3464_p2 = (or_ln302_4_fu_3458_p2 & grp_fu_2717_p_dout0);

assign and_ln302_5_fu_3512_p2 = (or_ln302_5_fu_3506_p2 & grp_fu_2717_p_dout0);

assign and_ln302_6_fu_3574_p2 = (or_ln302_6_fu_3568_p2 & grp_fu_2717_p_dout0);

assign and_ln302_7_fu_3622_p2 = (or_ln302_7_fu_3616_p2 & grp_fu_2721_p_dout0);

assign and_ln302_fu_3244_p2 = (or_ln302_fu_3238_p2 & grp_fu_2717_p_dout0);

assign and_ln308_fu_3670_p2 = (tmp_55_reg_5094_pp0_iter5_reg & or_ln308_fu_3664_p2);

assign and_ln316_1_fu_3805_p2 = (grp_fu_2721_p_dout0 & and_ln316_fu_3799_p2);

assign and_ln316_fu_3799_p2 = (or_ln316_2_fu_3793_p2 & or_ln316_1_fu_3775_p2);

assign and_ln329_1_fu_3938_p2 = (grp_fu_2721_p_dout0 & and_ln329_fu_3932_p2);

assign and_ln329_fu_3932_p2 = (or_ln329_2_fu_3926_p2 & or_ln329_1_fu_3908_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln298_10_fu_2929_p1 = reg_1177;

assign bitcast_ln298_11_fu_2947_p1 = reg_1194;

assign bitcast_ln298_12_fu_3029_p1 = tmp_103_reg_4837;

assign bitcast_ln298_13_fu_3046_p1 = tmp_105_reg_4846;

assign bitcast_ln298_14_fu_3118_p1 = reg_1223;

assign bitcast_ln298_15_fu_3136_p1 = reg_1239;

assign bitcast_ln298_1_fu_1929_p1 = reg_1148;

assign bitcast_ln298_2_fu_2115_p1 = reg_1177;

assign bitcast_ln298_3_fu_2133_p1 = reg_1194;

assign bitcast_ln298_4_fu_2319_p1 = tmp_79_reg_4514;

assign bitcast_ln298_5_fu_2336_p1 = tmp_81_reg_4523;

assign bitcast_ln298_6_fu_2521_p1 = reg_1223;

assign bitcast_ln298_7_fu_2539_p1 = reg_1239;

assign bitcast_ln298_8_fu_2725_p1 = reg_1131;

assign bitcast_ln298_9_fu_2743_p1 = reg_1148;

assign bitcast_ln298_fu_1911_p1 = reg_1131;

assign bitcast_ln302_1_fu_3264_p1 = ov_6_reg_4912;

assign bitcast_ln302_2_fu_3319_p1 = ov_10_reg_4939;

assign bitcast_ln302_3_fu_3374_p1 = ov_14_reg_4971;

assign bitcast_ln302_4_fu_3429_p1 = ov_18_reg_5003;

assign bitcast_ln302_5_fu_3477_p1 = ov_22_reg_5026;

assign bitcast_ln302_6_fu_3539_p1 = ov_26_reg_5048;

assign bitcast_ln302_7_fu_3587_p1 = ov_30_reg_5060;

assign bitcast_ln302_fu_3209_p1 = ov_2_reg_4890;

assign bitcast_ln308_fu_3635_p1 = overlap_7_reg_5082_pp0_iter4_reg;

assign bitcast_ln312_fu_3675_p1 = grp_fu_1027_p2;

assign bitcast_ln316_1_fu_3746_p1 = tmp_score_load_reg_5111;

assign bitcast_ln316_fu_3729_p1 = sc_2_reg_5104;

assign bitcast_ln329_1_fu_3879_p1 = score_load_reg_5131;

assign bitcast_ln329_fu_3862_p1 = tmp_score_4_reg_5144;

assign grp_fu_2713_p_ce = 1'b1;

assign grp_fu_2713_p_din0 = grp_fu_1084_p4;

assign grp_fu_2713_p_din1 = grp_fu_1103_p4;

assign grp_fu_2713_p_opcode = 5'd4;

assign grp_fu_2717_p_ce = 1'b1;

assign grp_fu_2717_p_din0 = grp_fu_1047_p0;

assign grp_fu_2717_p_din1 = 32'd0;

assign grp_fu_2717_p_opcode = 5'd4;

assign grp_fu_2721_p_ce = 1'b1;

assign grp_fu_2721_p_din0 = grp_fu_1052_p0;

assign grp_fu_2721_p_din1 = grp_fu_1052_p1;

assign grp_fu_2721_p_opcode = grp_fu_1052_opcode;

assign grp_fu_2725_p_ce = 1'b1;

assign grp_fu_2725_p_din0 = grp_fu_1002_p0;

assign grp_fu_2725_p_din1 = grp_fu_1002_p1;

assign grp_fu_2725_p_opcode = grp_fu_1002_opcode;

assign grp_fu_2729_p_ce = 1'b1;

assign grp_fu_2729_p_din0 = grp_fu_1035_p0;

assign grp_fu_2729_p_din1 = grp_fu_1035_p1;

assign i_real_4_fu_3013_p2 = (i_real_3_reg_4086 + 32'd1);

assign i_real_fu_3018_p3 = ((icmp_ln1065_reg_4297[0:0] == 1'b1) ? i_real_4_fu_3013_p2 : i_real_3_reg_4086);

assign icmp_ln1065_fu_1634_p2 = ((k_real_1_fu_118 == 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1385_p2 = (($signed(tmp_other_1_fu_114) < $signed(32'd15)) ? 1'b1 : 1'b0);

assign icmp_ln298_10_fu_2371_p2 = ((tmp_25_fu_2339_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_11_fu_2377_p2 = ((trunc_ln298_5_fu_2349_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_12_fu_2557_p2 = ((tmp_29_fu_2525_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_13_fu_2563_p2 = ((trunc_ln298_6_fu_2535_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_14_fu_2575_p2 = ((tmp_30_fu_2543_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_15_fu_2581_p2 = ((trunc_ln298_7_fu_2553_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_16_fu_2761_p2 = ((tmp_34_fu_2729_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_17_fu_2767_p2 = ((trunc_ln298_8_fu_2739_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_18_fu_2779_p2 = ((tmp_35_fu_2747_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_19_fu_2785_p2 = ((trunc_ln298_9_fu_2757_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_1_fu_1953_p2 = ((trunc_ln298_fu_1925_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_20_fu_2965_p2 = ((tmp_39_fu_2933_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_21_fu_2971_p2 = ((trunc_ln298_10_fu_2943_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_22_fu_2983_p2 = ((tmp_40_fu_2951_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_23_fu_2989_p2 = ((trunc_ln298_11_fu_2961_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_24_fu_3063_p2 = ((tmp_44_fu_3032_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_25_fu_3069_p2 = ((trunc_ln298_12_fu_3042_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_26_fu_3081_p2 = ((tmp_45_fu_3049_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_27_fu_3087_p2 = ((trunc_ln298_13_fu_3059_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_28_fu_3154_p2 = ((tmp_49_fu_3122_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_29_fu_3160_p2 = ((trunc_ln298_14_fu_3132_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_2_fu_1965_p2 = ((tmp_15_fu_1933_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_30_fu_3172_p2 = ((tmp_50_fu_3140_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_31_fu_3178_p2 = ((trunc_ln298_15_fu_3150_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_3_fu_1971_p2 = ((trunc_ln298_1_fu_1943_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_4_fu_2151_p2 = ((tmp_19_fu_2119_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_5_fu_2157_p2 = ((trunc_ln298_2_fu_2129_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_6_fu_2169_p2 = ((tmp_20_fu_2137_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_7_fu_2175_p2 = ((trunc_ln298_3_fu_2147_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_8_fu_2353_p2 = ((tmp_24_fu_2322_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_9_fu_2359_p2 = ((trunc_ln298_4_fu_2332_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_1947_p2 = ((tmp_14_fu_1915_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_10_fu_3494_p2 = ((tmp_42_fu_3480_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_11_fu_3500_p2 = ((trunc_ln302_5_fu_3490_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_12_fu_3556_p2 = ((tmp_47_fu_3542_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_13_fu_3562_p2 = ((trunc_ln302_6_fu_3552_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_14_fu_3604_p2 = ((tmp_52_fu_3590_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_15_fu_3610_p2 = ((trunc_ln302_7_fu_3600_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_1_fu_3232_p2 = ((trunc_ln302_fu_3222_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_2_fu_3281_p2 = ((tmp_22_fu_3267_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_3_fu_3287_p2 = ((trunc_ln302_1_fu_3277_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_4_fu_3336_p2 = ((tmp_27_fu_3322_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_5_fu_3342_p2 = ((trunc_ln302_2_fu_3332_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_6_fu_3391_p2 = ((tmp_32_fu_3377_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_7_fu_3397_p2 = ((trunc_ln302_3_fu_3387_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_8_fu_3446_p2 = ((tmp_37_fu_3432_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_9_fu_3452_p2 = ((trunc_ln302_4_fu_3442_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_3226_p2 = ((tmp_17_fu_3212_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln308_1_fu_3658_p2 = ((trunc_ln308_fu_3648_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_3652_p2 = ((tmp_54_fu_3638_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_1_fu_3763_p2 = ((tmp_56_fu_3732_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_2_fu_3769_p2 = ((trunc_ln316_fu_3742_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_3_fu_3781_p2 = ((tmp_57_fu_3749_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_4_fu_3787_p2 = ((trunc_ln316_1_fu_3759_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_3723_p2 = ((tmp_other_fu_126 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln329_1_fu_3902_p2 = ((trunc_ln329_fu_3875_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_2_fu_3914_p2 = ((tmp_60_fu_3882_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln329_3_fu_3920_p2 = ((trunc_ln329_1_fu_3892_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_fu_3896_p2 = ((tmp_59_fu_3865_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_1646_p2 = (k_real_1_fu_118 + 32'd1);

assign k_real_3_fu_1652_p3 = ((icmp_ln1065_fu_1634_p2[0:0] == 1'b1) ? k_real_fu_1640_p2 : k_real_2_fu_1646_p2);

assign k_real_fu_1640_p2 = (tmp_other_1_fu_114 + 32'd2);

assign lshr_ln290_1_fu_1516_p4 = {{k_real_1_fu_118[9:1]}};

assign lshr_ln_fu_1398_p4 = {{tmp_other_1_fu_114[9:1]}};

assign merge_1_5_fu_3962_p3 = ((or_ln329_fu_3944_p2[0:0] == 1'b1) ? i_real_4_reg_4855_pp0_iter5_reg : merge_1_1_reg_5118);

assign merge_1_6_fu_3980_p3 = ((icmp_ln1065_reg_4297_pp0_iter5_reg[0:0] == 1'b1) ? merge_1_5_fu_3962_p3 : merge_1_1_reg_5118);

assign merge_1_out = merge_1_fu_102[9:0];

assign merge_2_5_fu_3956_p3 = ((or_ln329_fu_3944_p2[0:0] == 1'b1) ? tmp_other_6_reg_5139 : merge_2_1_reg_5125);

assign merge_2_6_fu_3974_p3 = ((icmp_ln1065_reg_4297_pp0_iter5_reg[0:0] == 1'b1) ? merge_2_5_fu_3956_p3 : merge_2_1_reg_5125);

assign merge_2_out = merge_2_fu_106[9:0];

assign or_ln290_10_fu_2249_p2 = (tmp_117_reg_4185 | 12'd4);

assign or_ln290_11_fu_2451_p2 = (tmp_117_reg_4185 | 12'd5);

assign or_ln290_12_fu_2655_p2 = (tmp_117_reg_4185 | 12'd6);

assign or_ln290_13_fu_2859_p2 = (tmp_117_reg_4185 | 12'd7);

assign or_ln290_14_fu_1771_p2 = (tmp_122_reg_4265 | 12'd1);

assign or_ln290_15_fu_1891_p2 = (tmp_122_reg_4265 | 12'd2);

assign or_ln290_16_fu_2095_p2 = (tmp_122_reg_4265 | 12'd3);

assign or_ln290_17_fu_2299_p2 = (tmp_122_reg_4265 | 12'd4);

assign or_ln290_18_fu_2501_p2 = (tmp_122_reg_4265 | 12'd5);

assign or_ln290_19_fu_2705_p2 = (tmp_122_reg_4265 | 12'd6);

assign or_ln290_1_fu_1831_p2 = (tmp_116_reg_4169 | 12'd2);

assign or_ln290_20_fu_2909_p2 = (tmp_122_reg_4265 | 12'd7);

assign or_ln290_21_fu_1781_p2 = (tmp_123_reg_4281 | 12'd1);

assign or_ln290_22_fu_1901_p2 = (tmp_123_reg_4281 | 12'd2);

assign or_ln290_23_fu_2105_p2 = (tmp_123_reg_4281 | 12'd3);

assign or_ln290_24_fu_2309_p2 = (tmp_123_reg_4281 | 12'd4);

assign or_ln290_25_fu_2511_p2 = (tmp_123_reg_4281 | 12'd5);

assign or_ln290_26_fu_2715_p2 = (tmp_123_reg_4281 | 12'd6);

assign or_ln290_27_fu_2919_p2 = (tmp_123_reg_4281 | 12'd7);

assign or_ln290_2_fu_2035_p2 = (tmp_116_reg_4169 | 12'd3);

assign or_ln290_3_fu_2239_p2 = (tmp_116_reg_4169 | 12'd4);

assign or_ln290_4_fu_2441_p2 = (tmp_116_reg_4169 | 12'd5);

assign or_ln290_5_fu_2645_p2 = (tmp_116_reg_4169 | 12'd6);

assign or_ln290_6_fu_2849_p2 = (tmp_116_reg_4169 | 12'd7);

assign or_ln290_7_fu_1721_p2 = (tmp_117_reg_4185 | 12'd1);

assign or_ln290_8_fu_1841_p2 = (tmp_117_reg_4185 | 12'd2);

assign or_ln290_9_fu_2045_p2 = (tmp_117_reg_4185 | 12'd3);

assign or_ln290_fu_1711_p2 = (tmp_116_reg_4169 | 12'd1);

assign or_ln295_10_fu_2209_p2 = (tmp_113_reg_4121 | 12'd4);

assign or_ln295_11_fu_2411_p2 = (tmp_113_reg_4121 | 12'd5);

assign or_ln295_12_fu_2615_p2 = (tmp_113_reg_4121 | 12'd6);

assign or_ln295_13_fu_2819_p2 = (tmp_113_reg_4121 | 12'd7);

assign or_ln295_14_fu_1691_p2 = (tmp_114_reg_4137 | 12'd1);

assign or_ln295_15_fu_1811_p2 = (tmp_114_reg_4137 | 12'd2);

assign or_ln295_16_fu_2015_p2 = (tmp_114_reg_4137 | 12'd3);

assign or_ln295_17_fu_2219_p2 = (tmp_114_reg_4137 | 12'd4);

assign or_ln295_18_fu_2421_p2 = (tmp_114_reg_4137 | 12'd5);

assign or_ln295_19_fu_2625_p2 = (tmp_114_reg_4137 | 12'd6);

assign or_ln295_1_fu_1791_p2 = (tmp_112_reg_4105 | 12'd2);

assign or_ln295_20_fu_2829_p2 = (tmp_114_reg_4137 | 12'd7);

assign or_ln295_21_fu_1701_p2 = (tmp_115_reg_4153 | 12'd1);

assign or_ln295_22_fu_1821_p2 = (tmp_115_reg_4153 | 12'd2);

assign or_ln295_23_fu_2025_p2 = (tmp_115_reg_4153 | 12'd3);

assign or_ln295_24_fu_2229_p2 = (tmp_115_reg_4153 | 12'd4);

assign or_ln295_25_fu_2431_p2 = (tmp_115_reg_4153 | 12'd5);

assign or_ln295_26_fu_2635_p2 = (tmp_115_reg_4153 | 12'd6);

assign or_ln295_27_fu_2839_p2 = (tmp_115_reg_4153 | 12'd7);

assign or_ln295_2_fu_1995_p2 = (tmp_112_reg_4105 | 12'd3);

assign or_ln295_3_fu_2199_p2 = (tmp_112_reg_4105 | 12'd4);

assign or_ln295_4_fu_2401_p2 = (tmp_112_reg_4105 | 12'd5);

assign or_ln295_5_fu_2605_p2 = (tmp_112_reg_4105 | 12'd6);

assign or_ln295_6_fu_2809_p2 = (tmp_112_reg_4105 | 12'd7);

assign or_ln295_7_fu_1681_p2 = (tmp_113_reg_4121 | 12'd1);

assign or_ln295_8_fu_1801_p2 = (tmp_113_reg_4121 | 12'd2);

assign or_ln295_9_fu_2005_p2 = (tmp_113_reg_4121 | 12'd3);

assign or_ln295_fu_1671_p2 = (tmp_112_reg_4105 | 12'd1);

assign or_ln296_10_fu_2269_p2 = (tmp_119_reg_4217 | 12'd4);

assign or_ln296_11_fu_2471_p2 = (tmp_119_reg_4217 | 12'd5);

assign or_ln296_12_fu_2675_p2 = (tmp_119_reg_4217 | 12'd6);

assign or_ln296_13_fu_2879_p2 = (tmp_119_reg_4217 | 12'd7);

assign or_ln296_14_fu_1751_p2 = (tmp_120_reg_4233 | 12'd1);

assign or_ln296_15_fu_1871_p2 = (tmp_120_reg_4233 | 12'd2);

assign or_ln296_16_fu_2075_p2 = (tmp_120_reg_4233 | 12'd3);

assign or_ln296_17_fu_2279_p2 = (tmp_120_reg_4233 | 12'd4);

assign or_ln296_18_fu_2481_p2 = (tmp_120_reg_4233 | 12'd5);

assign or_ln296_19_fu_2685_p2 = (tmp_120_reg_4233 | 12'd6);

assign or_ln296_1_fu_1851_p2 = (tmp_118_reg_4201 | 12'd2);

assign or_ln296_20_fu_2889_p2 = (tmp_120_reg_4233 | 12'd7);

assign or_ln296_21_fu_1761_p2 = (tmp_121_reg_4249 | 12'd1);

assign or_ln296_22_fu_1881_p2 = (tmp_121_reg_4249 | 12'd2);

assign or_ln296_23_fu_2085_p2 = (tmp_121_reg_4249 | 12'd3);

assign or_ln296_24_fu_2289_p2 = (tmp_121_reg_4249 | 12'd4);

assign or_ln296_25_fu_2491_p2 = (tmp_121_reg_4249 | 12'd5);

assign or_ln296_26_fu_2695_p2 = (tmp_121_reg_4249 | 12'd6);

assign or_ln296_27_fu_2899_p2 = (tmp_121_reg_4249 | 12'd7);

assign or_ln296_2_fu_2055_p2 = (tmp_118_reg_4201 | 12'd3);

assign or_ln296_3_fu_2259_p2 = (tmp_118_reg_4201 | 12'd4);

assign or_ln296_4_fu_2461_p2 = (tmp_118_reg_4201 | 12'd5);

assign or_ln296_5_fu_2665_p2 = (tmp_118_reg_4201 | 12'd6);

assign or_ln296_6_fu_2869_p2 = (tmp_118_reg_4201 | 12'd7);

assign or_ln296_7_fu_1741_p2 = (tmp_119_reg_4217 | 12'd1);

assign or_ln296_8_fu_1861_p2 = (tmp_119_reg_4217 | 12'd2);

assign or_ln296_9_fu_2065_p2 = (tmp_119_reg_4217 | 12'd3);

assign or_ln296_fu_1731_p2 = (tmp_118_reg_4201 | 12'd1);

assign or_ln298_10_fu_2977_p2 = (icmp_ln298_21_fu_2971_p2 | icmp_ln298_20_fu_2965_p2);

assign or_ln298_11_fu_2995_p2 = (icmp_ln298_23_fu_2989_p2 | icmp_ln298_22_fu_2983_p2);

assign or_ln298_12_fu_3075_p2 = (icmp_ln298_25_fu_3069_p2 | icmp_ln298_24_fu_3063_p2);

assign or_ln298_13_fu_3093_p2 = (icmp_ln298_27_fu_3087_p2 | icmp_ln298_26_fu_3081_p2);

assign or_ln298_14_fu_3166_p2 = (icmp_ln298_29_fu_3160_p2 | icmp_ln298_28_fu_3154_p2);

assign or_ln298_15_fu_3184_p2 = (icmp_ln298_31_fu_3178_p2 | icmp_ln298_30_fu_3172_p2);

assign or_ln298_1_fu_1977_p2 = (icmp_ln298_3_fu_1971_p2 | icmp_ln298_2_fu_1965_p2);

assign or_ln298_2_fu_2163_p2 = (icmp_ln298_5_fu_2157_p2 | icmp_ln298_4_fu_2151_p2);

assign or_ln298_3_fu_2181_p2 = (icmp_ln298_7_fu_2175_p2 | icmp_ln298_6_fu_2169_p2);

assign or_ln298_4_fu_2365_p2 = (icmp_ln298_9_fu_2359_p2 | icmp_ln298_8_fu_2353_p2);

assign or_ln298_5_fu_2383_p2 = (icmp_ln298_11_fu_2377_p2 | icmp_ln298_10_fu_2371_p2);

assign or_ln298_6_fu_2569_p2 = (icmp_ln298_13_fu_2563_p2 | icmp_ln298_12_fu_2557_p2);

assign or_ln298_7_fu_2587_p2 = (icmp_ln298_15_fu_2581_p2 | icmp_ln298_14_fu_2575_p2);

assign or_ln298_8_fu_2773_p2 = (icmp_ln298_17_fu_2767_p2 | icmp_ln298_16_fu_2761_p2);

assign or_ln298_9_fu_2791_p2 = (icmp_ln298_19_fu_2785_p2 | icmp_ln298_18_fu_2779_p2);

assign or_ln298_fu_1959_p2 = (icmp_ln298_fu_1947_p2 | icmp_ln298_1_fu_1953_p2);

assign or_ln302_1_fu_3293_p2 = (icmp_ln302_3_fu_3287_p2 | icmp_ln302_2_fu_3281_p2);

assign or_ln302_2_fu_3348_p2 = (icmp_ln302_5_fu_3342_p2 | icmp_ln302_4_fu_3336_p2);

assign or_ln302_3_fu_3403_p2 = (icmp_ln302_7_fu_3397_p2 | icmp_ln302_6_fu_3391_p2);

assign or_ln302_4_fu_3458_p2 = (icmp_ln302_9_fu_3452_p2 | icmp_ln302_8_fu_3446_p2);

assign or_ln302_5_fu_3506_p2 = (icmp_ln302_11_fu_3500_p2 | icmp_ln302_10_fu_3494_p2);

assign or_ln302_6_fu_3568_p2 = (icmp_ln302_13_fu_3562_p2 | icmp_ln302_12_fu_3556_p2);

assign or_ln302_7_fu_3616_p2 = (icmp_ln302_15_fu_3610_p2 | icmp_ln302_14_fu_3604_p2);

assign or_ln302_fu_3238_p2 = (icmp_ln302_fu_3226_p2 | icmp_ln302_1_fu_3232_p2);

assign or_ln308_fu_3664_p2 = (icmp_ln308_fu_3652_p2 | icmp_ln308_1_fu_3658_p2);

assign or_ln316_1_fu_3775_p2 = (icmp_ln316_2_fu_3769_p2 | icmp_ln316_1_fu_3763_p2);

assign or_ln316_2_fu_3793_p2 = (icmp_ln316_4_fu_3787_p2 | icmp_ln316_3_fu_3781_p2);

assign or_ln316_fu_3811_p2 = (icmp_ln316_fu_3723_p2 | and_ln316_1_fu_3805_p2);

assign or_ln329_1_fu_3908_p2 = (icmp_ln329_fu_3896_p2 | icmp_ln329_1_fu_3902_p2);

assign or_ln329_2_fu_3926_p2 = (icmp_ln329_3_fu_3920_p2 | icmp_ln329_2_fu_3914_p2);

assign or_ln329_fu_3944_p2 = (tmp_fu_3855_p3 | and_ln329_1_fu_3938_p2);

assign ov_10_fu_3257_p3 = ((and_ln298_5_reg_4592[0:0] == 1'b1) ? grp_fu_1006_p2 : grp_fu_1006_p2);

assign ov_11_fu_3360_p3 = ((and_ln302_2_fu_3354_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_4939);

assign ov_14_fu_3312_p3 = ((and_ln298_7_reg_4667[0:0] == 1'b1) ? grp_fu_2725_p_dout0 : grp_fu_2725_p_dout0);

assign ov_15_fu_3415_p3 = ((and_ln302_3_fu_3409_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_4971);

assign ov_18_fu_3367_p3 = ((and_ln298_9_reg_4732[0:0] == 1'b1) ? grp_fu_1022_p2 : grp_fu_1022_p2);

assign ov_19_fu_3470_p3 = ((and_ln302_4_fu_3464_p2[0:0] == 1'b1) ? 32'd0 : ov_18_reg_5003);

assign ov_22_fu_3422_p3 = ((and_ln298_11_reg_4822[0:0] == 1'b1) ? grp_fu_1022_p2 : grp_fu_1022_p2);

assign ov_23_fu_3518_p3 = ((and_ln302_5_fu_3512_p2[0:0] == 1'b1) ? 32'd0 : ov_22_reg_5026);

assign ov_26_fu_3525_p3 = ((and_ln298_13_reg_4875[0:0] == 1'b1) ? grp_fu_1022_p2 : grp_fu_1022_p2);

assign ov_27_fu_3580_p3 = ((and_ln302_6_fu_3574_p2[0:0] == 1'b1) ? 32'd0 : ov_26_reg_5048);

assign ov_2_fu_3111_p3 = ((and_ln298_1_reg_4434[0:0] == 1'b1) ? grp_fu_2725_p_dout0 : grp_fu_2725_p_dout0);

assign ov_30_fu_3532_p3 = ((and_ln298_15_reg_4907[0:0] == 1'b1) ? reg_1336 : grp_fu_1027_p2);

assign ov_31_fu_3628_p3 = ((and_ln302_7_fu_3622_p2[0:0] == 1'b1) ? 32'd0 : ov_30_reg_5060);

assign ov_32_fu_3250_p3 = ((and_ln302_fu_3244_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_4890);

assign ov_6_fu_3202_p3 = ((and_ln298_3_reg_4499[0:0] == 1'b1) ? grp_fu_2725_p_dout0 : grp_fu_2725_p_dout0);

assign ov_7_fu_3305_p3 = ((and_ln302_1_fu_3299_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_4912);

assign sc_2_fu_3689_p3 = ((and_ln308_fu_3670_p2[0:0] == 1'b1) ? overlap_7_reg_5082_pp0_iter4_reg : sc_fu_3685_p1);

assign sc_fu_3685_p1 = xor_ln312_fu_3679_p2;

assign score_2_fu_3950_p3 = ((or_ln329_fu_3944_p2[0:0] == 1'b1) ? tmp_score_4_reg_5144 : score_load_reg_5131);

assign score_3_fu_3968_p3 = ((icmp_ln1065_reg_4297_pp0_iter5_reg[0:0] == 1'b1) ? score_2_fu_3950_p3 : score_load_reg_5131);

assign tmp_112_fu_1413_p3 = {{add_ln295_fu_1408_p2}, {3'd0}};

assign tmp_113_fu_1431_p3 = {{add_ln295_1_fu_1426_p2}, {3'd0}};

assign tmp_114_fu_1449_p3 = {{add_ln295_2_fu_1444_p2}, {3'd0}};

assign tmp_115_fu_1467_p3 = {{add_ln295_3_fu_1462_p2}, {3'd0}};

assign tmp_116_fu_1485_p3 = {{add_ln290_fu_1480_p2}, {3'd0}};

assign tmp_117_fu_1503_p3 = {{add_ln290_1_fu_1498_p2}, {3'd0}};

assign tmp_118_fu_1531_p3 = {{add_ln296_fu_1526_p2}, {3'd0}};

assign tmp_119_fu_1549_p3 = {{add_ln296_1_fu_1544_p2}, {3'd0}};

assign tmp_120_fu_1567_p3 = {{add_ln296_2_fu_1562_p2}, {3'd0}};

assign tmp_121_fu_1585_p3 = {{add_ln296_3_fu_1580_p2}, {3'd0}};

assign tmp_122_fu_1603_p3 = {{add_ln290_2_fu_1598_p2}, {3'd0}};

assign tmp_123_fu_1621_p3 = {{add_ln290_3_fu_1616_p2}, {3'd0}};

assign tmp_14_fu_1915_p4 = {{bitcast_ln298_fu_1911_p1[30:23]}};

assign tmp_15_fu_1933_p4 = {{bitcast_ln298_1_fu_1929_p1[30:23]}};

assign tmp_17_fu_3212_p4 = {{bitcast_ln302_fu_3209_p1[30:23]}};

assign tmp_19_fu_2119_p4 = {{bitcast_ln298_2_fu_2115_p1[30:23]}};

assign tmp_20_fu_2137_p4 = {{bitcast_ln298_3_fu_2133_p1[30:23]}};

assign tmp_22_fu_3267_p4 = {{bitcast_ln302_1_fu_3264_p1[30:23]}};

assign tmp_24_fu_2322_p4 = {{bitcast_ln298_4_fu_2319_p1[30:23]}};

assign tmp_25_fu_2339_p4 = {{bitcast_ln298_5_fu_2336_p1[30:23]}};

assign tmp_27_fu_3322_p4 = {{bitcast_ln302_2_fu_3319_p1[30:23]}};

assign tmp_29_fu_2525_p4 = {{bitcast_ln298_6_fu_2521_p1[30:23]}};

assign tmp_30_fu_2543_p4 = {{bitcast_ln298_7_fu_2539_p1[30:23]}};

assign tmp_32_fu_3377_p4 = {{bitcast_ln302_3_fu_3374_p1[30:23]}};

assign tmp_34_fu_2729_p4 = {{bitcast_ln298_8_fu_2725_p1[30:23]}};

assign tmp_35_fu_2747_p4 = {{bitcast_ln298_9_fu_2743_p1[30:23]}};

assign tmp_37_fu_3432_p4 = {{bitcast_ln302_4_fu_3429_p1[30:23]}};

assign tmp_39_fu_2933_p4 = {{bitcast_ln298_10_fu_2929_p1[30:23]}};

assign tmp_40_fu_2951_p4 = {{bitcast_ln298_11_fu_2947_p1[30:23]}};

assign tmp_42_fu_3480_p4 = {{bitcast_ln302_5_fu_3477_p1[30:23]}};

assign tmp_44_fu_3032_p4 = {{bitcast_ln298_12_fu_3029_p1[30:23]}};

assign tmp_45_fu_3049_p4 = {{bitcast_ln298_13_fu_3046_p1[30:23]}};

assign tmp_47_fu_3542_p4 = {{bitcast_ln302_6_fu_3539_p1[30:23]}};

assign tmp_49_fu_3122_p4 = {{bitcast_ln298_14_fu_3118_p1[30:23]}};

assign tmp_50_fu_3140_p4 = {{bitcast_ln298_15_fu_3136_p1[30:23]}};

assign tmp_52_fu_3590_p4 = {{bitcast_ln302_7_fu_3587_p1[30:23]}};

assign tmp_54_fu_3638_p4 = {{bitcast_ln308_fu_3635_p1[30:23]}};

assign tmp_56_fu_3732_p4 = {{bitcast_ln316_fu_3729_p1[30:23]}};

assign tmp_57_fu_3749_p4 = {{bitcast_ln316_1_fu_3746_p1[30:23]}};

assign tmp_59_fu_3865_p4 = {{bitcast_ln329_fu_3862_p1[30:23]}};

assign tmp_60_fu_3882_p4 = {{bitcast_ln329_1_fu_3879_p1[30:23]}};

assign tmp_fu_3855_p3 = merge_1_1_reg_5118[32'd31];

assign tmp_other_5_fu_3831_p3 = ((icmp_ln1065_reg_4297_pp0_iter5_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_6_fu_3817_p3);

assign tmp_other_6_fu_3817_p3 = ((or_ln316_fu_3811_p2[0:0] == 1'b1) ? i_real_3_reg_4086_pp0_iter5_reg : tmp_other_fu_126);

assign tmp_score_3_fu_3838_p3 = ((icmp_ln1065_reg_4297_pp0_iter5_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_fu_3824_p3);

assign tmp_score_4_fu_3824_p3 = ((or_ln316_fu_3811_p2[0:0] == 1'b1) ? sc_2_reg_5104 : tmp_score_load_reg_5111);

assign trunc_ln251_1_fu_1665_p1 = i_real_3_reg_4086[0:0];

assign trunc_ln251_fu_1394_p1 = k_real_1_fu_118[0:0];

assign trunc_ln298_10_fu_2943_p1 = bitcast_ln298_10_fu_2929_p1[22:0];

assign trunc_ln298_11_fu_2961_p1 = bitcast_ln298_11_fu_2947_p1[22:0];

assign trunc_ln298_12_fu_3042_p1 = bitcast_ln298_12_fu_3029_p1[22:0];

assign trunc_ln298_13_fu_3059_p1 = bitcast_ln298_13_fu_3046_p1[22:0];

assign trunc_ln298_14_fu_3132_p1 = bitcast_ln298_14_fu_3118_p1[22:0];

assign trunc_ln298_15_fu_3150_p1 = bitcast_ln298_15_fu_3136_p1[22:0];

assign trunc_ln298_1_fu_1943_p1 = bitcast_ln298_1_fu_1929_p1[22:0];

assign trunc_ln298_2_fu_2129_p1 = bitcast_ln298_2_fu_2115_p1[22:0];

assign trunc_ln298_3_fu_2147_p1 = bitcast_ln298_3_fu_2133_p1[22:0];

assign trunc_ln298_4_fu_2332_p1 = bitcast_ln298_4_fu_2319_p1[22:0];

assign trunc_ln298_5_fu_2349_p1 = bitcast_ln298_5_fu_2336_p1[22:0];

assign trunc_ln298_6_fu_2535_p1 = bitcast_ln298_6_fu_2521_p1[22:0];

assign trunc_ln298_7_fu_2553_p1 = bitcast_ln298_7_fu_2539_p1[22:0];

assign trunc_ln298_8_fu_2739_p1 = bitcast_ln298_8_fu_2725_p1[22:0];

assign trunc_ln298_9_fu_2757_p1 = bitcast_ln298_9_fu_2743_p1[22:0];

assign trunc_ln298_fu_1925_p1 = bitcast_ln298_fu_1911_p1[22:0];

assign trunc_ln302_1_fu_3277_p1 = bitcast_ln302_1_fu_3264_p1[22:0];

assign trunc_ln302_2_fu_3332_p1 = bitcast_ln302_2_fu_3319_p1[22:0];

assign trunc_ln302_3_fu_3387_p1 = bitcast_ln302_3_fu_3374_p1[22:0];

assign trunc_ln302_4_fu_3442_p1 = bitcast_ln302_4_fu_3429_p1[22:0];

assign trunc_ln302_5_fu_3490_p1 = bitcast_ln302_5_fu_3477_p1[22:0];

assign trunc_ln302_6_fu_3552_p1 = bitcast_ln302_6_fu_3539_p1[22:0];

assign trunc_ln302_7_fu_3600_p1 = bitcast_ln302_7_fu_3587_p1[22:0];

assign trunc_ln302_fu_3222_p1 = bitcast_ln302_fu_3209_p1[22:0];

assign trunc_ln308_fu_3648_p1 = bitcast_ln308_fu_3635_p1[22:0];

assign trunc_ln316_1_fu_3759_p1 = bitcast_ln316_1_fu_3746_p1[22:0];

assign trunc_ln316_fu_3742_p1 = bitcast_ln316_fu_3729_p1[22:0];

assign trunc_ln329_1_fu_3892_p1 = bitcast_ln329_1_fu_3879_p1[22:0];

assign trunc_ln329_fu_3875_p1 = bitcast_ln329_fu_3862_p1[22:0];

assign xor_ln312_fu_3679_p2 = (bitcast_ln312_fu_3675_p1 ^ 32'd2147483648);

assign zext_ln290_10_fu_1846_p1 = or_ln290_8_fu_1841_p2;

assign zext_ln290_11_fu_2050_p1 = or_ln290_9_fu_2045_p2;

assign zext_ln290_12_fu_2254_p1 = or_ln290_10_fu_2249_p2;

assign zext_ln290_13_fu_2456_p1 = or_ln290_11_fu_2451_p2;

assign zext_ln290_14_fu_2660_p1 = or_ln290_12_fu_2655_p2;

assign zext_ln290_15_fu_2864_p1 = or_ln290_13_fu_2859_p2;

assign zext_ln290_16_fu_1611_p1 = tmp_122_fu_1603_p3;

assign zext_ln290_17_fu_1776_p1 = or_ln290_14_fu_1771_p2;

assign zext_ln290_18_fu_1896_p1 = or_ln290_15_fu_1891_p2;

assign zext_ln290_19_fu_2100_p1 = or_ln290_16_fu_2095_p2;

assign zext_ln290_1_fu_1716_p1 = or_ln290_fu_1711_p2;

assign zext_ln290_20_fu_2304_p1 = or_ln290_17_fu_2299_p2;

assign zext_ln290_21_fu_2506_p1 = or_ln290_18_fu_2501_p2;

assign zext_ln290_22_fu_2710_p1 = or_ln290_19_fu_2705_p2;

assign zext_ln290_23_fu_2914_p1 = or_ln290_20_fu_2909_p2;

assign zext_ln290_24_fu_1629_p1 = tmp_123_fu_1621_p3;

assign zext_ln290_25_fu_1786_p1 = or_ln290_21_fu_1781_p2;

assign zext_ln290_26_fu_1906_p1 = or_ln290_22_fu_1901_p2;

assign zext_ln290_27_fu_2110_p1 = or_ln290_23_fu_2105_p2;

assign zext_ln290_28_fu_2314_p1 = or_ln290_24_fu_2309_p2;

assign zext_ln290_29_fu_2516_p1 = or_ln290_25_fu_2511_p2;

assign zext_ln290_2_fu_1836_p1 = or_ln290_1_fu_1831_p2;

assign zext_ln290_30_fu_2720_p1 = or_ln290_26_fu_2715_p2;

assign zext_ln290_31_fu_2924_p1 = or_ln290_27_fu_2919_p2;

assign zext_ln290_3_fu_2040_p1 = or_ln290_2_fu_2035_p2;

assign zext_ln290_4_fu_2244_p1 = or_ln290_3_fu_2239_p2;

assign zext_ln290_5_fu_2446_p1 = or_ln290_4_fu_2441_p2;

assign zext_ln290_6_fu_2650_p1 = or_ln290_5_fu_2645_p2;

assign zext_ln290_7_fu_2854_p1 = or_ln290_6_fu_2849_p2;

assign zext_ln290_8_fu_1511_p1 = tmp_117_fu_1503_p3;

assign zext_ln290_9_fu_1726_p1 = or_ln290_7_fu_1721_p2;

assign zext_ln290_fu_1493_p1 = tmp_116_fu_1485_p3;

assign zext_ln295_10_fu_1806_p1 = or_ln295_8_fu_1801_p2;

assign zext_ln295_11_fu_2010_p1 = or_ln295_9_fu_2005_p2;

assign zext_ln295_12_fu_2214_p1 = or_ln295_10_fu_2209_p2;

assign zext_ln295_13_fu_2416_p1 = or_ln295_11_fu_2411_p2;

assign zext_ln295_14_fu_2620_p1 = or_ln295_12_fu_2615_p2;

assign zext_ln295_15_fu_2824_p1 = or_ln295_13_fu_2819_p2;

assign zext_ln295_16_fu_1457_p1 = tmp_114_fu_1449_p3;

assign zext_ln295_17_fu_1696_p1 = or_ln295_14_fu_1691_p2;

assign zext_ln295_18_fu_1816_p1 = or_ln295_15_fu_1811_p2;

assign zext_ln295_19_fu_2020_p1 = or_ln295_16_fu_2015_p2;

assign zext_ln295_1_fu_1676_p1 = or_ln295_fu_1671_p2;

assign zext_ln295_20_fu_2224_p1 = or_ln295_17_fu_2219_p2;

assign zext_ln295_21_fu_2426_p1 = or_ln295_18_fu_2421_p2;

assign zext_ln295_22_fu_2630_p1 = or_ln295_19_fu_2625_p2;

assign zext_ln295_23_fu_2834_p1 = or_ln295_20_fu_2829_p2;

assign zext_ln295_24_fu_1475_p1 = tmp_115_fu_1467_p3;

assign zext_ln295_25_fu_1706_p1 = or_ln295_21_fu_1701_p2;

assign zext_ln295_26_fu_1826_p1 = or_ln295_22_fu_1821_p2;

assign zext_ln295_27_fu_2030_p1 = or_ln295_23_fu_2025_p2;

assign zext_ln295_28_fu_2234_p1 = or_ln295_24_fu_2229_p2;

assign zext_ln295_29_fu_2436_p1 = or_ln295_25_fu_2431_p2;

assign zext_ln295_2_fu_1796_p1 = or_ln295_1_fu_1791_p2;

assign zext_ln295_30_fu_2640_p1 = or_ln295_26_fu_2635_p2;

assign zext_ln295_31_fu_2844_p1 = or_ln295_27_fu_2839_p2;

assign zext_ln295_3_fu_2000_p1 = or_ln295_2_fu_1995_p2;

assign zext_ln295_4_fu_2204_p1 = or_ln295_3_fu_2199_p2;

assign zext_ln295_5_fu_2406_p1 = or_ln295_4_fu_2401_p2;

assign zext_ln295_6_fu_2610_p1 = or_ln295_5_fu_2605_p2;

assign zext_ln295_7_fu_2814_p1 = or_ln295_6_fu_2809_p2;

assign zext_ln295_8_fu_1439_p1 = tmp_113_fu_1431_p3;

assign zext_ln295_9_fu_1686_p1 = or_ln295_7_fu_1681_p2;

assign zext_ln295_fu_1421_p1 = tmp_112_fu_1413_p3;

assign zext_ln296_10_fu_1866_p1 = or_ln296_8_fu_1861_p2;

assign zext_ln296_11_fu_2070_p1 = or_ln296_9_fu_2065_p2;

assign zext_ln296_12_fu_2274_p1 = or_ln296_10_fu_2269_p2;

assign zext_ln296_13_fu_2476_p1 = or_ln296_11_fu_2471_p2;

assign zext_ln296_14_fu_2680_p1 = or_ln296_12_fu_2675_p2;

assign zext_ln296_15_fu_2884_p1 = or_ln296_13_fu_2879_p2;

assign zext_ln296_16_fu_1575_p1 = tmp_120_fu_1567_p3;

assign zext_ln296_17_fu_1756_p1 = or_ln296_14_fu_1751_p2;

assign zext_ln296_18_fu_1876_p1 = or_ln296_15_fu_1871_p2;

assign zext_ln296_19_fu_2080_p1 = or_ln296_16_fu_2075_p2;

assign zext_ln296_1_fu_1736_p1 = or_ln296_fu_1731_p2;

assign zext_ln296_20_fu_2284_p1 = or_ln296_17_fu_2279_p2;

assign zext_ln296_21_fu_2486_p1 = or_ln296_18_fu_2481_p2;

assign zext_ln296_22_fu_2690_p1 = or_ln296_19_fu_2685_p2;

assign zext_ln296_23_fu_2894_p1 = or_ln296_20_fu_2889_p2;

assign zext_ln296_24_fu_1593_p1 = tmp_121_fu_1585_p3;

assign zext_ln296_25_fu_1766_p1 = or_ln296_21_fu_1761_p2;

assign zext_ln296_26_fu_1886_p1 = or_ln296_22_fu_1881_p2;

assign zext_ln296_27_fu_2090_p1 = or_ln296_23_fu_2085_p2;

assign zext_ln296_28_fu_2294_p1 = or_ln296_24_fu_2289_p2;

assign zext_ln296_29_fu_2496_p1 = or_ln296_25_fu_2491_p2;

assign zext_ln296_2_fu_1856_p1 = or_ln296_1_fu_1851_p2;

assign zext_ln296_30_fu_2700_p1 = or_ln296_26_fu_2695_p2;

assign zext_ln296_31_fu_2904_p1 = or_ln296_27_fu_2899_p2;

assign zext_ln296_3_fu_2060_p1 = or_ln296_2_fu_2055_p2;

assign zext_ln296_4_fu_2264_p1 = or_ln296_3_fu_2259_p2;

assign zext_ln296_5_fu_2466_p1 = or_ln296_4_fu_2461_p2;

assign zext_ln296_6_fu_2670_p1 = or_ln296_5_fu_2665_p2;

assign zext_ln296_7_fu_2874_p1 = or_ln296_6_fu_2869_p2;

assign zext_ln296_8_fu_1557_p1 = tmp_119_fu_1549_p3;

assign zext_ln296_9_fu_1746_p1 = or_ln296_7_fu_1741_p2;

assign zext_ln296_fu_1539_p1 = tmp_118_fu_1531_p3;

always @ (posedge ap_clk) begin
    tmp_112_reg_4105[2:0] <= 3'b000;
    tmp_113_reg_4121[2:0] <= 3'b000;
    tmp_114_reg_4137[2:0] <= 3'b000;
    tmp_115_reg_4153[2:0] <= 3'b000;
    tmp_116_reg_4169[2:0] <= 3'b000;
    tmp_117_reg_4185[2:0] <= 3'b000;
    tmp_118_reg_4201[2:0] <= 3'b000;
    tmp_119_reg_4217[2:0] <= 3'b000;
    tmp_120_reg_4233[2:0] <= 3'b000;
    tmp_121_reg_4249[2:0] <= 3'b000;
    tmp_122_reg_4265[2:0] <= 3'b000;
    tmp_123_reg_4281[2:0] <= 3'b000;
end

endmodule //run_insert_point2_Pipeline_VITIS_LOOP_262_1
