# âš™ï¸ Week 5 â€” OpenROAD Flow Installation and Floorplan + Placement

## ğŸ§© RISC-V Reference SoC Tapeout Program

Welcome to **Week 5** of the **RISC-V SoC Tapeout Program**, where you move from transistor-level circuit design to the **backend physical implementation flow** using **OpenROAD** â€” a fully automated, open-source RTL-to-GDSII system for digital IC design.

This week focuses on installing and validating the **OpenROAD Flow Scripts (ORFS)** environment and running the **Floorplan** and **Placement** stages of the design flow.

---

## ğŸ¯ Objective

To set up the **OpenROAD Flow Scripts** environment and successfully execute **Floorplan** and **Placement** stages for a sample design.

This marks your transition from device-level simulation (Week 4) to **physical realization on silicon**, where logic gates are translated into geometric layouts.

---

## ğŸ§  Why This Task Is Important

After mastering SPICE-level CMOS behavior, you now see how those circuits are **placed and arranged physically** to form complete chips.

By completing this week, youâ€™ll understand:

* How **core area and die dimensions** are defined during floorplanning.
* How **standard cells** are automatically placed to optimize area and timing.
* How **OpenROAD automates** complex backend stages in chip design.

---

## ğŸ—ï¸ OpenROAD Flow Setup Steps

### 1ï¸âƒ£ Clone the OpenROAD Repository

```bash
git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
cd OpenROAD-flow-scripts/
```

![01](./images/01.png)

---

### 2ï¸âƒ£ Run the Setup Script

```bash
sudo ./setup.sh
```

This installs all necessary dependencies and prepares the environment for compilation.

![02](./images/02.png)

---

### 3ï¸âƒ£ Build OpenROAD

```bash
./build_openroad.sh --local
```

This command compiles OpenROAD from source and installs the required flow binaries locally.

![03](./images/03.png)

---

### 4ï¸âƒ£ Source Environment and Verify Installation

```bash
source ./env.sh
yosys -help
openroad -help
```

Check that both `yosys` and `openroad` respond successfully â€” this confirms a valid installation.

![04](./images/04.png)
![05](./images/05.png)

---

### 5ï¸âƒ£ Run the OpenROAD Flow

```bash
cd flow/
make
```

This runs the flow using built-in example designs (such as `gcd` with the Nangate45 PDK).

![06](./images/06.png)

---

### 6ï¸âƒ£ Launch the Graphical User Interface (GUI)

```bash
make gui_final
```

This opens the **OpenROAD GUI** showing the final placement and floorplan visualization.

![07](./images/07.png)

âœ… You should now see:

* The **core area** and **standard cell placement**.
* The **timing and slack charts** within the OpenROAD GUI.

![08](./images/08.png)

---

## ğŸ“‚ ORFS Directory Structure Overview

```plaintext
OpenROAD-flow-scripts/
â”œâ”€â”€ docker/          â†’ Docker-based flow setup
â”œâ”€â”€ docs/            â†’ Documentation and usage notes
â”œâ”€â”€ flow/            â†’ RTL-to-GDSII flow scripts and configs
â”‚   â”œâ”€â”€ designs/     â†’ Example designs (like gcd, aes, etc.)
â”‚   â”œâ”€â”€ platforms/   â†’ PDKs and technology files (e.g., Nangate45)
â”‚   â”œâ”€â”€ scripts/     â†’ Flow automation and environment setup
â”‚   â””â”€â”€ makefile     â†’ Controls the step-by-step physical flow
â”œâ”€â”€ tools/           â†’ Installed EDA tool binaries
â”œâ”€â”€ etc/             â†’ Dependency management scripts
â””â”€â”€ setup_env.sh     â†’ Environment configuration script
```

![09](./images/09.png)

---

## ğŸ§© Execution Outputs

* **Floorplan:** Core area and die boundary generated successfully.
* **Placement:** Standard cells placed within the defined core region.

## Floorplan Output

![10](./images/10.png)

## Placement Output

![11](./images/11.png)

---

## ğŸ§¾ Summary

This week, we:

* Installed and verified **OpenROAD Flow Scripts** on Ubuntu.
* Ran the flow up to **Floorplan and Placement stages**.
* Visualized the final layout using the **OpenROAD GUI**.

### âš™ï¸ Key Learnings

* Transitioned from transistor-level design to backend automation.
* Understood physical design data flow and intermediate formats.
* Observed the correlation between netlist logic and physical layout.

---

## ğŸª¶ Reference

* [spatha0011 / VSD Hardware Design Program (Day 14)](https://github.com/spatha0011/spatha_vsd-hdp/blob/main/Day14/README.md)

---
