/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  reg [3:0] _07_;
  reg [16:0] _08_;
  wire [2:0] _09_;
  wire [13:0] _10_;
  wire [4:0] _11_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [21:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [22:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [10:0] celloutsig_0_58z;
  wire [16:0] celloutsig_0_63z;
  wire [9:0] celloutsig_0_66z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [15:0] celloutsig_0_87z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_26z | ~(celloutsig_0_14z[2]);
  assign celloutsig_0_41z = celloutsig_0_28z[0] | ~(celloutsig_0_40z);
  assign celloutsig_0_47z = _00_ | ~(celloutsig_0_43z);
  assign celloutsig_0_50z = celloutsig_0_37z | ~(celloutsig_0_35z);
  assign celloutsig_0_54z = celloutsig_0_17z | ~(celloutsig_0_34z);
  assign celloutsig_0_57z = celloutsig_0_1z | ~(celloutsig_0_7z);
  assign celloutsig_0_90z = celloutsig_0_4z[1] | ~(celloutsig_0_30z[0]);
  assign celloutsig_1_6z = celloutsig_1_1z[4] | ~(celloutsig_1_3z[1]);
  assign celloutsig_0_9z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_1_14z = celloutsig_1_10z | ~(in_data[97]);
  assign celloutsig_0_11z = celloutsig_0_0z | ~(celloutsig_0_7z);
  assign celloutsig_0_13z = _05_ | ~(celloutsig_0_9z);
  assign celloutsig_0_18z = celloutsig_0_3z | ~(celloutsig_0_11z);
  assign celloutsig_0_19z = celloutsig_0_18z | ~(celloutsig_0_0z);
  assign celloutsig_0_2z = in_data[81] | ~(in_data[62]);
  assign celloutsig_0_21z = celloutsig_0_17z | ~(in_data[2]);
  assign celloutsig_0_26z = celloutsig_0_9z | ~(celloutsig_0_18z);
  reg [6:0] _29_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _29_ <= 7'h00;
    else _29_ <= { celloutsig_0_6z[12:7], celloutsig_0_1z };
  assign { _06_[6], _01_, _06_[4:0] } = _29_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 4'h0;
    else _07_ <= celloutsig_0_24z[3:0];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 17'h00000;
    else _08_ <= in_data[82:66];
  reg [2:0] _32_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _32_ <= 3'h0;
    else _32_ <= { celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_56z };
  assign { _09_[2:1], _04_ } = _32_;
  reg [13:0] _33_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _33_ <= 14'h0000;
    else _33_ <= celloutsig_0_6z;
  assign { _05_, _10_[12:3], _00_, _10_[1:0] } = _33_;
  reg [4:0] _34_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _34_ <= 5'h00;
    else _34_ <= celloutsig_0_6z[6:2];
  assign { _03_, _02_, _11_[2:0] } = _34_;
  assign celloutsig_0_32z = { celloutsig_0_24z[5], celloutsig_0_17z, celloutsig_0_22z } % { 1'h1, celloutsig_0_10z[4:3] };
  assign celloutsig_0_38z = celloutsig_0_10z[4:0] % { 1'h1, celloutsig_0_30z[12:9] };
  assign celloutsig_0_39z = { _08_[16:15], celloutsig_0_22z } % { 1'h1, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[55:47] % { 1'h1, in_data[33:31], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_44z = { celloutsig_0_32z[1], celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_23z } % { 1'h1, _10_[1:0], celloutsig_0_11z, _03_, _02_, _11_[2:0], celloutsig_0_39z, celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_42z, celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_16z };
  assign celloutsig_0_46z = { celloutsig_0_28z[3:0], celloutsig_0_27z } % { 1'h1, in_data[6:4], celloutsig_0_21z };
  assign celloutsig_0_51z = { celloutsig_0_24z[12:2], _07_, celloutsig_0_38z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_35z } % { 1'h1, celloutsig_0_24z[10:4], _05_, _10_[12:3], _00_, _10_[1:0], celloutsig_0_33z };
  assign celloutsig_0_58z = { in_data[66:59], celloutsig_0_41z, celloutsig_0_36z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z[3:0], celloutsig_0_46z, in_data[0] };
  assign celloutsig_0_63z = { celloutsig_0_44z[19:9], celloutsig_0_47z, celloutsig_0_54z, celloutsig_0_54z, celloutsig_0_55z, celloutsig_0_18z, celloutsig_0_50z } % { 1'h1, celloutsig_0_58z[9:1], celloutsig_0_33z, celloutsig_0_10z };
  assign celloutsig_0_6z = { in_data[75], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[85:73] };
  assign celloutsig_0_66z = { _04_, celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_43z } % { 1'h1, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_55z, celloutsig_0_10z };
  assign celloutsig_0_87z = celloutsig_0_63z[16:1] % { 1'h1, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_80z };
  assign celloutsig_1_0z = in_data[136:134] % { 1'h1, in_data[153:152] };
  assign celloutsig_1_1z = in_data[171:162] % { 1'h1, in_data[187:182], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[155:152] % { 1'h1, celloutsig_1_1z[6:4] };
  assign celloutsig_1_5z = { in_data[182:180], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_10z } % { 1'h1, in_data[163], celloutsig_1_14z };
  assign celloutsig_0_10z = { _08_[13:9], celloutsig_0_3z } % { 1'h1, _08_[12:8] };
  assign celloutsig_0_14z = { celloutsig_0_10z[2:0], celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[8:2], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_4z[7:3] % { 1'h1, _02_, _11_[2:0] };
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_21z } % { 1'h1, celloutsig_0_14z[7:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_16z[4:1], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_1z, _03_, _02_, _11_[2:0], celloutsig_0_3z } % { 1'h1, _10_[12:3], _00_, celloutsig_0_21z };
  assign celloutsig_0_28z = celloutsig_0_10z[4:0] % { 1'h1, celloutsig_0_23z[4:1] };
  assign celloutsig_0_30z = { celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_25z } % { 1'h1, _08_[14:6], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_29z, _03_, _02_, _11_[2:0], celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[28:26] != in_data[45:43];
  assign celloutsig_0_3z = { in_data[33:26], celloutsig_0_0z } != { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_4z[6:5], celloutsig_0_31z } != { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_34z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_26z } != { celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_24z[5:0], celloutsig_0_25z, celloutsig_0_12z, _08_ } != { celloutsig_0_16z, celloutsig_0_30z };
  assign celloutsig_0_36z = { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_2z } != { celloutsig_0_23z[10:5], celloutsig_0_27z };
  assign celloutsig_0_37z = { celloutsig_0_6z[7:4], celloutsig_0_33z } != { celloutsig_0_4z[4], celloutsig_0_25z, celloutsig_0_32z };
  assign celloutsig_0_40z = { celloutsig_0_30z[9:3], celloutsig_0_39z } != { celloutsig_0_14z[7:1], celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_0_42z = { celloutsig_0_38z[2:0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_39z } != { celloutsig_0_4z[7:4], celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_40z };
  assign celloutsig_0_43z = { celloutsig_0_14z[8:4], celloutsig_0_41z, celloutsig_0_7z } != { celloutsig_0_23z[3:0], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_55z = { celloutsig_0_51z[16:10], celloutsig_0_1z, celloutsig_0_54z } != { celloutsig_0_40z, celloutsig_0_25z, _06_[6], _01_, _06_[4:0] };
  assign celloutsig_0_56z = _08_[3:0] != _10_[9:6];
  assign celloutsig_0_7z = { celloutsig_0_4z[7:3], celloutsig_0_0z, celloutsig_0_4z } != { celloutsig_0_4z[5:3], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_80z = { celloutsig_0_14z[8:2], celloutsig_0_57z } != { _03_, celloutsig_0_35z, celloutsig_0_46z, celloutsig_0_9z };
  assign celloutsig_0_91z = { celloutsig_0_87z[15:14], celloutsig_0_39z } != { celloutsig_0_66z[2:1], celloutsig_0_27z, celloutsig_0_47z, celloutsig_0_50z };
  assign celloutsig_1_2z = in_data[158:155] != in_data[169:166];
  assign celloutsig_1_4z = { celloutsig_1_1z[8:5], celloutsig_1_2z } != { celloutsig_1_3z[2], celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[139:136], celloutsig_1_4z } != { in_data[167:165], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } != { celloutsig_1_5z[12:9], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_9z = celloutsig_1_5z[13:7] != { in_data[113:108], celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_1z[7:6], celloutsig_1_4z } != { in_data[152:151], celloutsig_1_8z };
  assign celloutsig_1_13z = celloutsig_1_9z != celloutsig_1_4z;
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z } != { in_data[146:132], celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[40:37] != { in_data[75], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_4z[4:1] != { celloutsig_0_10z[5:4], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_17z = celloutsig_0_4z[8:2] != { _10_[8:3], celloutsig_0_11z };
  assign celloutsig_0_20z = { _08_[11:6], celloutsig_0_13z } != { _10_[6:3], _00_, _10_[1:0] };
  assign celloutsig_0_22z = { in_data[29:22], celloutsig_0_12z } != { _08_[1:0], celloutsig_0_3z, _03_, _02_, _11_[2:0], celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_23z[9:0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z } != { _08_[13:2], celloutsig_0_22z };
  assign celloutsig_0_27z = celloutsig_0_24z[10:3] != in_data[13:6];
  assign celloutsig_0_29z = { celloutsig_0_4z[1], celloutsig_0_28z, _03_, _02_, _11_[2:0], celloutsig_0_19z, celloutsig_0_0z } != { celloutsig_0_6z[13:2], celloutsig_0_26z };
  assign _06_[5] = _01_;
  assign _09_[0] = _04_;
  assign { _10_[13], _10_[2] } = { _05_, _00_ };
  assign _11_[4:3] = { _03_, _02_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
