{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Making firmware with hls4ml\n",
    "\n",
    "This is the fun part! Now we'll convert our Keras model into highly parallel FPGA firmware with hls4ml, using only a few lines of code. This is the basic flow:\n",
    "\n",
    "<img src=\"images/hls4ml_conifer.png\" alt=\"hls4ml\" width=\"1000\" img align=\"center\"/>\n",
    "\n",
    "So what hlsm4l does is that it takes your TF/Keras/ONNX/Pytorch model and converts it into C++ code that a high-level-synthesis (HLS) tool can read. It automatically adds pipelining stages to your hardware depending on the target FPGA  and clock period constraints (usually at LHC we're on a 2 or 5 nanosecond clock).\n",
    "\n",
    "After converting your model with hls, you'll see that a lot of C++ code gets generated, which is then passed to Vivado HLS for compilation.\n",
    "\n",
    "One thing that will become important is the *reuse factor*. The ReuseFactor is our mechanism for tuning the parallelism.\n",
    "\n",
    "<img src=\"images/reuse.png\" alt=\"reuse\" width=\"600\" img align=\"center\"/>\n",
    "\n",
    "Since the FPGA on the Pynq board is very tiny, we need to use the multipliers several time so we put a really high reuse factor to make it fit the board \n",
    "\n",
    "================================================================\n",
    "\n",
    "Available resources on the Xilinx Zynq XC7Z020 SoC (FPGA part number \\texttt{xc7z020clg400-1}) on the TUL PYNQ-Z2 development board:\n",
    "```\n",
    "+-----------------+---------+-------+--------+-------+-----+\n",
    "|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|\n",
    "+-----------------+---------+-------+--------+-------+-----+\n",
    "|Available        |      280|    220|  106400|  53200|    0|\n",
    "+-----------------+---------+-------+--------+-------+-----+\n",
    "```\n",
    "(Just considering number of multiplications, our model would use $57*32+32*16+16*3+3*16+16*32+32*57= 4,768$ multiplications and we only have 220 DSPs!)\n",
    "\n",
    "\n",
    "Let's make bitfiles both of the large and the compressed model,setting the reuse factor to 64:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import hls4ml\n",
    "import util\n",
    "import h5py\n",
    "import numpy as np\n",
    "import tensorflow as tf\n",
    "\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "co = {}; _add_supported_quantized_objects(co)\n",
    "\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = []  \n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "\n",
    "with h5py.File('Ato4l_dataset.h5', 'r') as file:\n",
    "    signal_test_data = np.array(file['Data'])\n",
    "\n",
    "# First the baseline:\n",
    "autoencoder = tf.keras.models.load_model('baseline_ae.h5')\n",
    "\n",
    "# Then the compressed model:\n",
    "q_autoencoder = tf.keras.models.load_model('qkeras_ae.h5', custom_objects=co)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Lets convert the baseline model into a bitfile for PYNQ\n",
    "config = hls4ml.utils.config_from_keras_model(autoencoder, granularity='name')\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "\n",
    "for layer in config['LayerName'].keys():\n",
    "    config['LayerName'][layer]['ReuseFactor'] = 64 #Use the same resources multiple times. This is neccessary in this case because the FPGA is small.\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(autoencoder,\n",
    "                                                         hls_config=config,\n",
    "                                                         backend='VivadoAccelerator', #You need this backend to generate firmware for Zynq\n",
    "                                                         output_dir='baseline_ae_pynq',\n",
    "                                                         board='pynq-z2') # This is our FPGA!\n",
    "                                                   \n",
    "hls_model.compile()\n",
    "\n",
    "y_hls4ml = hls_model.predict(np.ascontiguousarray(signal_test_data))\n",
    "hls_model.build(csim=False, synth=True, export=True)\n",
    "hls4ml.templates.VivadoAcceleratorBackend.make_bitfile(hls_model)\n",
    "\n",
    "# Package the model and some test data to be moved over to the Pynq\n",
    "util.package(hls_model, signal_test_data, y_hls4ml,name=\"pynq_pack_baseline\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Lets convert the QKeras model into a bitfile for PYNQ\n",
    "config = hls4ml.utils.config_from_keras_model(q_autoencoder, granularity='name')\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "for layer in config['LayerName'].keys():\n",
    "    config['LayerName'][layer]['ReuseFactor'] = 64\n",
    "q_hls_model = hls4ml.converters.convert_from_keras_model(q_autoencoder,\n",
    "                                                         hls_config=config,\n",
    "                                                         backend='VivadoAccelerator',\n",
    "                                                         output_dir='qkeras_ae_pynq',\n",
    "                                                         board='pynq-z2')                                                \n",
    "q_hls_model.compile()\n",
    "\n",
    "y_q_hls4ml = q_hls_model.predict(np.ascontiguousarray(signal_test_data))\n",
    "q_hls_model.build(csim=False, synth=True, export=True)\n",
    "hls4ml.templates.VivadoAcceleratorBackend.make_bitfile(q_hls_model)\n",
    "util.package(q_hls_model, signal_test_data, y_q_hls4ml,name=\"pynq_pack_qkeras)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We made it and have our bit file! From the synthesis reports we can check how many resoures each network is consuming as well as the total latency.\n",
    "We can get the latency from the C synthesis report in `qkeras_ae/myproject_prj/solution1/syn/report/myproject_csynth.rpt` and the resource consumption from `qkeras_ae/util.rpt`:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pathlib import Path\n",
    "\n",
    "def getReports(indir):\n",
    "    \n",
    "    data_ = {}\n",
    "    \n",
    "    report_vsynth = Path('{}/vivado_synth.rpt'.format(indir))\n",
    "    report_csynth = Path('{}/myproject_prj/solution1/syn/report/myproject_csynth.rpt'.format(indir))\n",
    "    report_pynq = Path('{}/util.rpt'.format(indir))\n",
    "\n",
    "    if report_csynth.is_file():    \n",
    "        with report_csynth.open() as report:\n",
    "          lines = np.array(report.readlines())\n",
    "          lat_line = lines[np.argwhere(np.array(['Latency (cycles)' in line for line in lines])).flatten()[0] + 3]\n",
    "          #data_['latency_clks'] = round(int(lat_line.split('|')[2]))\n",
    "          data_['Latency']   = lat_line.split('|')[4]\n",
    "          data_['Initiation Interval']   = round(int(lat_line.split('|')[6]))\n",
    "    \n",
    "\n",
    "    if report_vsynth.is_file():\n",
    "        # Get the resources from the logic synthesis report \n",
    "        with report_vsynth.open() as report:\n",
    "          lines = np.array(report.readlines())\n",
    "          lut   = int(lines[np.array(['CLB LUTs*' in line for line in lines])][0].split('|')[2])\n",
    "          ff    = int(lines[np.array(['CLB Registers' in line for line in lines])][0].split('|')[2])\n",
    "          bram  = float(lines[np.array(['Block RAM Tile' in line for line in lines])][0].split('|')[2])\n",
    "          dsp   = int(lines[np.array(['DSPs' in line for line in lines])][0].split('|')[2])\n",
    "          lut_rel = round(float(lines[np.array(['CLB LUTs*' in line for line in lines])][0].split('|')[5]),1)\n",
    "          ff_rel  = round(float(lines[np.array(['CLB Registers' in line for line in lines])][0].split('|')[5]),1)\n",
    "          bram_rel= round(float(lines[np.array(['Block RAM Tile' in line for line in lines])][0].split('|')[5]),1)\n",
    "          dsp_rel = round(float(lines[np.array(['DSPs' in line for line in lines])][0].split('|')[5]),1)\n",
    "        \n",
    "          data_['LUTs']     = \"{} ({}%)\".format(lut  ,lut_rel )\n",
    "          data_['FFs']      = \"{} ({}%)\".format(ff   ,ff_rel  )\n",
    "          data_['BRAMs']    = \"{} ({}%)\".format(bram ,bram_rel)\n",
    "          data_['DSPs']     = \"{} ({}%)\".format(dsp  ,dsp_rel )    \n",
    "          \n",
    "    else:        \n",
    "        # Get the resources from the logic synthesis report \n",
    "        with report_pynq.open() as report:\n",
    "          lines = np.array(report.readlines())\n",
    "          top_line = lines[np.argwhere(np.array(['(top)' in line for line in lines])).flatten()[0]]\n",
    "          data_['Total LUTs']   = (top_line.split('|')[3])\n",
    "          data_['Logic LUTs']   = (top_line.split('|')[4])\n",
    "          data_['LUTRAMs']   = (top_line.split('|')[5])\n",
    "          data_['SRLs']   = (top_line.split('|')[6])\n",
    "          data_['FFs']   = (top_line.split('|')[7])\n",
    "          data_['RAMB36']   = (top_line.split('|')[8])\n",
    "          data_['RAMB18']   = (top_line.split('|')[9])\n",
    "          data_['DSP Blocks']   = (top_line.split('|')[10])\n",
    "    \n",
    "    return data_\n",
    "\n",
    "data_baseline = getReports('baseline_ae_pynq')\n",
    "data_qkeras = getReports('qkeras_ae_pynq')\n",
    "\n",
    "print(\"\\n ON PYNQ\")\n",
    "print(\"\\n BASELINE MODEL \\n\")\n",
    "for key in data_baseline.keys():\n",
    "    print(\"{} = {}\".format(key,data_baseline[key]))\n",
    "print(\"\\n QKERAS MODEL \\n\")\n",
    "for key in data_qkeras.keys():\n",
    "    print(\"{} = {}\".format(key,data_qkeras[key]))   "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "So we see that, despite having the same latency, the resource constumption for the compressed model is significantly smaller! That in turn means that we don't need to reuse the same multipliers as many times as we have defined (by setting reuse to 64). So quantization can improve the latency, in terms of allowing us to use a *lower reuse factor*."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compare to Level-1 trigger FPGA\n",
    "\n",
    "Deployment on the Pynq is of course a toy study and the FPGAs we have in the Level-1 trigger are much much bigger (and much much more expensive). For fun, let's see what the latency would be with a fully parallel implementation (reuse factor of 1) on a Xilinx VU9P FPGA.\n",
    "\n",
    "Available resources on the Xilinx Virtex Ultrascale 9+ FPGA:\n",
    "```\n",
    "+---------------------+---------+-------+---------+---------+-----+\n",
    "|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|\n",
    "+---------------------+---------+-------+---------+---------+-----+\n",
    "|Available            |     4320|   6840|  2364480|  1182240|  960|\n",
    "+---------------------+---------+-------+---------+---------+-----+\n",
    "```\n",
    "Thirty times more DSPs available than on the Pynq!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Baseline model\n",
    "config = hls4ml.utils.config_from_keras_model(autoencoder, granularity='name')\n",
    "config['Model']['Strategy'] = 'Latency'\n",
    "\n",
    "for layer in config['LayerName'].keys():\n",
    "    config['LayerName'][layer]['ReuseFactor'] = 1 #Use the same resources multiple times. This is neccessary in this case because the FPGA is small.\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(autoencoder,\n",
    "                                                         hls_config=config,\n",
    "                                                         output_dir='baseline_ae_vu9p',\n",
    "                                                         part='xcvu9p-flgb2104-2l-e') # L1T FPGA!\n",
    "                                                   \n",
    "hls_model.compile()\n",
    "hls_model.build(csim=False, synth=True, vsynth=True)\n",
    "\n",
    "# Compressed model\n",
    "config = hls4ml.utils.config_from_keras_model(q_autoencoder, granularity='name')\n",
    "config['Model']['Strategy'] = 'Latency'\n",
    "\n",
    "for layer in config['LayerName'].keys():\n",
    "    config['LayerName'][layer]['ReuseFactor'] = 1 #Use the same resources multiple times. This is neccessary in this case because the FPGA is small.\n",
    "q_hls_model = hls4ml.converters.convert_from_keras_model(q_autoencoder,\n",
    "                                                         hls_config=config,\n",
    "                                                         output_dir='qkeras_ae_vu9p',\n",
    "                                                         part='xcvu9p-flgb2104-2l-e') # L1T FPGA!\n",
    "\n",
    "q_hls_model.compile()\n",
    "q_hls_model.build(csim=False, synth=True, vsynth=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The latency can still be found in `qkeras_ae_vu9p/myproject_prj/solution1/syn/report/myproject_csynth.rpt`, but the resources are now listed in `qkeras_ae_vu9p/vivado_synth.rpt':"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "data_baseline = getReports('baseline_ae_vu9p')\n",
    "data_qkeras = getReports('qkeras_ae_vu9p')\n",
    "\n",
    "print(\"\\n ON VU9+\")\n",
    "print(\"\\n BASELINE MODEL \\n\")\n",
    "for key in data_baseline.keys():\n",
    "    print(\"{} = {}\".format(key,data_baseline[key]))\n",
    "print(\"\\n QKERAS MODEL \\n\")\n",
    "for key in data_qkeras.keys():\n",
    "    print(\"{} = {}\".format(key,data_qkeras[key]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "So we can see that with a completely parallel implementation, the algorithm runs sigificantly faster and would be within the L1 requirements to run in the Global trigger! And since no one would let you deploy an algorithm that uses almost the full board, quantization and pruning are KEY tools for edge ML!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
