{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710209308078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710209308094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 22:08:27 2024 " "Processing started: Mon Mar 11 22:08:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710209308094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209308094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g67_lab2 -c g67_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g67_lab2 -c g67_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209308094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710209308598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710209308598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-myimplementation " "Found design unit 1: comparator-myimplementation" {  } { { "comparator.vhd" "" { Text "C:/code/ECSE222/lab2/comparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318299 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/code/ECSE222/lab2/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_5-structural " "Found design unit 1: MUX_5-structural" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318299 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_5 " "Found entity 1: MUX_5" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "so.vhd 2 1 " "Found 2 design units, including 1 entities, in source file so.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SO-arch_so " "Found design unit 1: SO-arch_so" {  } { { "SO.vhd" "" { Text "C:/code/ECSE222/lab2/SO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""} { "Info" "ISGN_ENTITY_NAME" "1 SO " "Found entity 1: SO" {  } { { "SO.vhd" "" { Text "C:/code/ECSE222/lab2/SO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3-structural " "Found design unit 1: MUX_3-structural" {  } { { "MUX_3.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SW-arch_sw " "Found design unit 1: SW-arch_sw" {  } { { "SW.vhd" "" { Text "C:/code/ECSE222/lab2/SW.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""} { "Info" "ISGN_ENTITY_NAME" "1 SW " "Found entity 1: SW" {  } { { "SW.vhd" "" { Text "C:/code/ECSE222/lab2/SW.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msbn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msbn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSBN-Sort " "Found design unit 1: MSBN-Sort" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSBN " "Found entity 1: MSBN" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710209318315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSBN " "Elaborating entity \"MSBN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o16 MSBN.vhd(16) " "Verilog HDL or VHDL warning at MSBN.vhd(16): object \"o16\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o23 MSBN.vhd(17) " "Verilog HDL or VHDL warning at MSBN.vhd(17): object \"o23\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o32 MSBN.vhd(17) " "Verilog HDL or VHDL warning at MSBN.vhd(17): object \"o32\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o33 MSBN.vhd(17) " "Verilog HDL or VHDL warning at MSBN.vhd(17): object \"o33\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o34 MSBN.vhd(17) " "Verilog HDL or VHDL warning at MSBN.vhd(17): object \"o34\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o35 MSBN.vhd(18) " "Verilog HDL or VHDL warning at MSBN.vhd(18): object \"o35\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o36 MSBN.vhd(18) " "Verilog HDL or VHDL warning at MSBN.vhd(18): object \"o36\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o37 MSBN.vhd(18) " "Verilog HDL or VHDL warning at MSBN.vhd(18): object \"o37\" assigned a value but never read" {  } { { "MSBN.vhd" "" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710209318377 "|MSBN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SO SO:SO_1 " "Elaborating entity \"SO\" for hierarchy \"SO:SO_1\"" {  } { { "MSBN.vhd" "SO_1" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710209318424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator SO:SO_1\|comparator:comp1 " "Elaborating entity \"comparator\" for hierarchy \"SO:SO_1\|comparator:comp1\"" {  } { { "SO.vhd" "comp1" { Text "C:/code/ECSE222/lab2/SO.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710209318424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5 SO:SO_1\|MUX_5:mux1 " "Elaborating entity \"MUX_5\" for hierarchy \"SO:SO_1\|MUX_5:mux1\"" {  } { { "SO.vhd" "mux1" { Text "C:/code/ECSE222/lab2/SO.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710209318440 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MUX_5.vhd(19) " "Inferred latch for \"Y\[0\]\" at MUX_5.vhd(19)" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318440 "|MUX_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MUX_5.vhd(19) " "Inferred latch for \"Y\[1\]\" at MUX_5.vhd(19)" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318440 "|MUX_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MUX_5.vhd(19) " "Inferred latch for \"Y\[2\]\" at MUX_5.vhd(19)" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318440 "|MUX_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] MUX_5.vhd(19) " "Inferred latch for \"Y\[3\]\" at MUX_5.vhd(19)" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318440 "|MUX_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] MUX_5.vhd(19) " "Inferred latch for \"Y\[4\]\" at MUX_5.vhd(19)" {  } { { "MUX_5.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318440 "|MUX_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW SW:SW_1 " "Elaborating entity \"SW\" for hierarchy \"SW:SW_1\"" {  } { { "MSBN.vhd" "SW_1" { Text "C:/code/ECSE222/lab2/MSBN.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710209318455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 SW:SW_1\|MUX_3:mux1 " "Elaborating entity \"MUX_3\" for hierarchy \"SW:SW_1\|MUX_3:mux1\"" {  } { { "SW.vhd" "mux1" { Text "C:/code/ECSE222/lab2/SW.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710209318455 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MUX_3.vhd(19) " "Inferred latch for \"Y\[0\]\" at MUX_3.vhd(19)" {  } { { "MUX_3.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318471 "|SW|MUX_3:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MUX_3.vhd(19) " "Inferred latch for \"Y\[1\]\" at MUX_3.vhd(19)" {  } { { "MUX_3.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318471 "|SW|MUX_3:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MUX_3.vhd(19) " "Inferred latch for \"Y\[2\]\" at MUX_3.vhd(19)" {  } { { "MUX_3.vhd" "" { Text "C:/code/ECSE222/lab2/MUX_3.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209318471 "|SW|MUX_3:mux1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710209319674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710209321174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710209321174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710209321269 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710209321269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710209321269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710209321269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710209321284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 22:08:41 2024 " "Processing ended: Mon Mar 11 22:08:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710209321284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710209321284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710209321284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710209321284 ""}
