
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  000013c8  0000145c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013c8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  00800208  00800208  00001464  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001464  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001494  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f0  00000000  00000000  000014d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c40  00000000  00000000  000016c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012e0  00000000  00000000  00003304  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014cb  00000000  00000000  000045e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003c8  00000000  00000000  00005ab0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000985  00000000  00000000  00005e78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c12  00000000  00000000  000067fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a0  00000000  00000000  0000740f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	48 c1       	rjmp	.+656    	; 0x296 <__vector_1>
       6:	00 00       	nop
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	0c c4       	rjmp	.+2072   	; 0x86a <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	48 c4       	rjmp	.+2192   	; 0x91e <__vector_35>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	6f 02       	muls	r22, r31
      e6:	7b 02       	muls	r23, r27
      e8:	87 02       	muls	r24, r23
      ea:	93 02       	muls	r25, r19
      ec:	9f 02       	muls	r25, r31
      ee:	ab 02       	muls	r26, r27
      f0:	b7 02       	muls	r27, r23
      f2:	c3 02       	muls	r28, r19
      f4:	fa 02       	muls	r31, r26
      f6:	d1 02       	muls	r29, r17
      f8:	df 02       	muls	r29, r31
      fa:	ed 02       	muls	r30, r29
      fc:	0b 03       	fmul	r16, r19
      fe:	22 03       	mulsu	r18, r18
     100:	39 03       	fmul	r19, r17
     102:	50 03       	mulsu	r21, r16
     104:	67 03       	mulsu	r22, r23
     106:	7e 03       	fmul	r23, r22
     108:	95 03       	fmuls	r17, r21
     10a:	ac 03       	fmulsu	r18, r20
     10c:	0c 04       	cpc	r0, r12
     10e:	c4 03       	fmuls	r20, r20
     110:	dc 03       	fmulsu	r21, r20
     112:	f4 03       	fmuls	r23, r20
     114:	d2 04       	cpc	r13, r2
     116:	de 04       	cpc	r13, r14
     118:	ea 04       	cpc	r14, r10
     11a:	f6 04       	cpc	r15, r6
     11c:	02 05       	cpc	r16, r2
     11e:	0e 05       	cpc	r16, r14
     120:	1a 05       	cpc	r17, r10
     122:	26 05       	cpc	r18, r6
     124:	5d 05       	cpc	r21, r13
     126:	34 05       	cpc	r19, r4
     128:	42 05       	cpc	r20, r2
     12a:	50 05       	cpc	r21, r0
     12c:	6e 05       	cpc	r22, r14
     12e:	85 05       	cpc	r24, r5
     130:	9c 05       	cpc	r25, r12
     132:	b3 05       	cpc	r27, r3
     134:	ca 05       	cpc	r28, r10
     136:	e1 05       	cpc	r30, r1
     138:	f8 05       	cpc	r31, r8
     13a:	0f 06       	cpc	r0, r31
     13c:	6f 06       	cpc	r6, r31
     13e:	27 06       	cpc	r2, r23
     140:	3f 06       	cpc	r3, r31
     142:	57 06       	cpc	r5, r23
     144:	97 06       	cpc	r9, r23
     146:	a4 06       	cpc	r10, r20
     148:	b1 06       	cpc	r11, r17
     14a:	be 06       	cpc	r11, r30
     14c:	cb 06       	cpc	r12, r27
     14e:	d8 06       	cpc	r13, r24
     150:	e5 06       	cpc	r14, r21
     152:	f2 06       	cpc	r15, r18
     154:	2d 07       	cpc	r18, r29
     156:	01 07       	cpc	r16, r17
     158:	10 07       	cpc	r17, r16
     15a:	1f 07       	cpc	r17, r31
     15c:	3f 07       	cpc	r19, r31
     15e:	5c 07       	cpc	r21, r28
     160:	79 07       	cpc	r23, r25
     162:	96 07       	cpc	r25, r22
     164:	b3 07       	cpc	r27, r19
     166:	d0 07       	cpc	r29, r16
     168:	ed 07       	cpc	r30, r29
     16a:	0a 08       	sbc	r0, r10
     16c:	8d 08       	sbc	r8, r13
     16e:	2b 08       	sbc	r2, r11
     170:	4c 08       	sbc	r4, r12
     172:	6d 08       	sbc	r6, r13

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e8 ec       	ldi	r30, 0xC8	; 200
     18c:	f3 e1       	ldi	r31, 0x13	; 19
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	a8 30       	cpi	r26, 0x08	; 8
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	a8 e0       	ldi	r26, 0x08	; 8
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a8 32       	cpi	r26, 0x28	; 40
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	03 d0       	rcall	.+6      	; 0x1b6 <main>
     1b0:	0c 94 e2 09 	jmp	0x13c4	; 0x13c4 <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <main>:
//				 Functions			  //
//------------------------------------//
*/

int main(void)
{
     1b6:	cf 93       	push	r28
     1b8:	df 93       	push	r29
     1ba:	00 d0       	rcall	.+0      	; 0x1bc <main+0x6>
     1bc:	1f 92       	push	r1
     1be:	cd b7       	in	r28, 0x3d	; 61
     1c0:	de b7       	in	r29, 0x3e	; 62
	initSensor('B', 2);
     1c2:	62 e0       	ldi	r22, 0x02	; 2
     1c4:	70 e0       	ldi	r23, 0x00	; 0
     1c6:	82 e4       	ldi	r24, 0x42	; 66
     1c8:	64 d1       	rcall	.+712    	; 0x492 <initSensor>
	initToggleSwitch('B', 3);
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	70 e0       	ldi	r23, 0x00	; 0
     1ce:	82 e4       	ldi	r24, 0x42	; 66
     1d0:	c3 d3       	rcall	.+1926   	; 0x958 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     1d2:	64 e0       	ldi	r22, 0x04	; 4
     1d4:	70 e0       	ldi	r23, 0x00	; 0
     1d6:	82 e4       	ldi	r24, 0x42	; 66
	initZCDetector();
     1d8:	84 d5       	rcall	.+2824   	; 0xce2 <initToggleSwitchLED>
     1da:	a0 d7       	rcall	.+3904   	; 0x111c <initZCDetector>
	
	//Streng med data som skal sendes.
	unsigned char streng[4] = {LEKTORID1, LEKTORID2, COMMAND, '\0'};
     1dc:	81 e4       	ldi	r24, 0x41	; 65
     1de:	89 83       	std	Y+1, r24	; 0x01
     1e0:	8a 83       	std	Y+2, r24	; 0x02
     1e2:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     1e6:	8b 83       	std	Y+3, r24	; 0x03
     1e8:	1c 82       	std	Y+4, r1	; 0x04
	
	// Global interrupt enable
	sei();
     1ea:	78 94       	sei
			if (returnerTimerStatus() == 0)
			{
			setTimer();
			}
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     1ec:	1f e4       	ldi	r17, 0x4F	; 79
			COMMAND = 'V';					// V indikerer at lektor er væk!
		}
		else if (lektorOptaget_ == '0' && lektortilStede_ == '1')
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
			COMMAND = 'T';					// T Indikerer at lektor er tilstede
     1ee:	0f 2e       	mov	r0, r31
     1f0:	f4 e5       	ldi	r31, 0x54	; 84
		toggleSwitchStatus();

		if (lektorOptaget_ == '0' && lektortilStede_ == '0')
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
			COMMAND = 'V';					// V indikerer at lektor er væk!
     1f2:	ff 2e       	mov	r15, r31
	

	while(1)
	{

		kontorStatus();
     1f4:	f0 2d       	mov	r31, r0
     1f6:	06 e5       	ldi	r16, 0x56	; 86
		toggleSwitchStatus();
     1f8:	fe d1       	rcall	.+1020   	; 0x5f6 <kontorStatus>
     1fa:	60 d4       	rcall	.+2240   	; 0xabc <toggleSwitchStatus>

		if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1fc:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
     200:	80 33       	cpi	r24, 0x30	; 48
     202:	49 f4       	brne	.+18     	; 0x216 <main+0x60>
     204:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
     208:	80 33       	cpi	r24, 0x30	; 48
     20a:	29 f4       	brne	.+10     	; 0x216 <main+0x60>
     20c:	f4 d1       	rcall	.+1000   	; 0x5f6 <kontorStatus>
     20e:	1b d1       	rcall	.+566    	; 0x446 <skiftLEDTilstand_PaaKontor>
			COMMAND = 'V';					// V indikerer at lektor er væk!
     210:	00 93 08 02 	sts	0x0208, r16	; 0x800208 <__data_end>
		}
		else if (lektorOptaget_ == '0' && lektortilStede_ == '1')
     214:	2a c0       	rjmp	.+84     	; 0x26a <main+0xb4>
     216:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
     21a:	80 33       	cpi	r24, 0x30	; 48
     21c:	49 f4       	brne	.+18     	; 0x230 <main+0x7a>
     21e:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
     222:	81 33       	cpi	r24, 0x31	; 49
     224:	29 f4       	brne	.+10     	; 0x230 <main+0x7a>
     226:	e7 d1       	rcall	.+974    	; 0x5f6 <kontorStatus>
			COMMAND = 'T';					// T Indikerer at lektor er tilstede
     228:	0e d1       	rcall	.+540    	; 0x446 <skiftLEDTilstand_PaaKontor>
		}
		else if (lektorOptaget_ == '1' && lektortilStede_ == '0')
     22a:	f0 92 08 02 	sts	0x0208, r15	; 0x800208 <__data_end>
     22e:	1d c0       	rjmp	.+58     	; 0x26a <main+0xb4>
     230:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
     234:	81 33       	cpi	r24, 0x31	; 49
     236:	49 f4       	brne	.+18     	; 0x24a <main+0x94>
     238:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
		{
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
     23c:	80 33       	cpi	r24, 0x30	; 48
     23e:	29 f4       	brne	.+10     	; 0x24a <main+0x94>
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     240:	3d d4       	rcall	.+2170   	; 0xabc <toggleSwitchStatus>

		}
		else if (lektorOptaget_ == '1' && lektortilStede_ == '1')
     242:	fa d0       	rcall	.+500    	; 0x438 <skiftLEDTilstand_Optaget>
     244:	10 93 08 02 	sts	0x0208, r17	; 0x800208 <__data_end>
     248:	10 c0       	rjmp	.+32     	; 0x26a <main+0xb4>
     24a:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
		{
			if (returnerTimerStatus() == 0)
     24e:	81 33       	cpi	r24, 0x31	; 49
     250:	61 f4       	brne	.+24     	; 0x26a <main+0xb4>
     252:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
			{
			setTimer();
     256:	81 33       	cpi	r24, 0x31	; 49
			}
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
     258:	41 f4       	brne	.+16     	; 0x26a <main+0xb4>
     25a:	e0 d2       	rcall	.+1472   	; 0x81c <returnerTimerStatus>
     25c:	89 2b       	or	r24, r25
     25e:	09 f4       	brne	.+2      	; 0x262 <main+0xac>
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     260:	ed d2       	rcall	.+1498   	; 0x83c <setTimer>
     262:	2c d4       	rcall	.+2136   	; 0xabc <toggleSwitchStatus>
		}

		streng[2] = COMMAND;
     264:	e9 d0       	rcall	.+466    	; 0x438 <skiftLEDTilstand_Optaget>
     266:	10 93 08 02 	sts	0x0208, r17	; 0x800208 <__data_end>


		konverteretStreng = stringToManchester(streng);
     26a:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     26e:	8b 83       	std	Y+3, r24	; 0x03
     270:	ce 01       	movw	r24, r28
     272:	01 96       	adiw	r24, 0x01	; 1
     274:	55 d0       	rcall	.+170    	; 0x320 <stringToManchester>
     276:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <konverteretStreng+0x1>
		karakter = konverteretStreng[currentChar];
     27a:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <konverteretStreng>
     27e:	20 91 09 02 	lds	r18, 0x0209	; 0x800209 <currentChar>
     282:	30 91 0a 02 	lds	r19, 0x020A	; 0x80020a <currentChar+0x1>
     286:	fc 01       	movw	r30, r24
     288:	e2 0f       	add	r30, r18
     28a:	f3 1f       	adc	r31, r19
		freePtr();
     28c:	80 81       	ld	r24, Z
     28e:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <karakter>
     292:	40 d0       	rcall	.+128    	; 0x314 <freePtr>
     294:	b1 cf       	rjmp	.-158    	; 0x1f8 <main+0x42>

00000296 <__vector_1>:
	return 0;
}

// Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
ISR(INT0_vect)
{
     296:	1f 92       	push	r1
     298:	0f 92       	push	r0
     29a:	0f b6       	in	r0, 0x3f	; 63
     29c:	0f 92       	push	r0
     29e:	11 24       	eor	r1, r1
     2a0:	0b b6       	in	r0, 0x3b	; 59
     2a2:	0f 92       	push	r0
     2a4:	2f 93       	push	r18
     2a6:	3f 93       	push	r19
     2a8:	4f 93       	push	r20
     2aa:	5f 93       	push	r21
     2ac:	6f 93       	push	r22
     2ae:	7f 93       	push	r23
     2b0:	8f 93       	push	r24
     2b2:	9f 93       	push	r25
     2b4:	af 93       	push	r26
     2b6:	bf 93       	push	r27
     2b8:	ef 93       	push	r30
     2ba:	ff 93       	push	r31
	//_delay_ms(2);
	T2Delay_us(8);
     2bc:	88 e0       	ldi	r24, 0x08	; 8
     2be:	90 e0       	ldi	r25, 0x00	; 0
     2c0:	15 d3       	rcall	.+1578   	; 0x8ec <T2Delay_us>
	sendCharSW(karakter);
     2c2:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <karakter>
     2c6:	c7 d0       	rcall	.+398    	; 0x456 <sendCharSW>
	currentChar++;
     2c8:	80 91 09 02 	lds	r24, 0x0209	; 0x800209 <currentChar>
     2cc:	90 91 0a 02 	lds	r25, 0x020A	; 0x80020a <currentChar+0x1>
     2d0:	01 96       	adiw	r24, 0x01	; 1
     2d2:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <currentChar+0x1>
     2d6:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <currentChar>
	if (currentChar > 5)
     2da:	80 91 09 02 	lds	r24, 0x0209	; 0x800209 <currentChar>
     2de:	90 91 0a 02 	lds	r25, 0x020A	; 0x80020a <currentChar+0x1>
     2e2:	06 97       	sbiw	r24, 0x06	; 6
     2e4:	24 f0       	brlt	.+8      	; 0x2ee <__vector_1+0x58>
	{
		currentChar = 0;
     2e6:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <currentChar+0x1>
     2ea:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <currentChar>
	}
     2ee:	ff 91       	pop	r31
     2f0:	ef 91       	pop	r30
     2f2:	bf 91       	pop	r27
     2f4:	af 91       	pop	r26
     2f6:	9f 91       	pop	r25
     2f8:	8f 91       	pop	r24
     2fa:	7f 91       	pop	r23
     2fc:	6f 91       	pop	r22
     2fe:	5f 91       	pop	r21
     300:	4f 91       	pop	r20
     302:	3f 91       	pop	r19
     304:	2f 91       	pop	r18
     306:	0f 90       	pop	r0
     308:	0b be       	out	0x3b, r0	; 59
     30a:	0f 90       	pop	r0
     30c:	0f be       	out	0x3f, r0	; 63
     30e:	0f 90       	pop	r0
     310:	1f 90       	pop	r1
     312:	18 95       	reti

00000314 <freePtr>:
#include <stdlib.h>

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     314:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <manchesterPtr>
     318:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <manchesterPtr+0x1>
     31c:	c3 c7       	rjmp	.+3974   	; 0x12a4 <free>
     31e:	08 95       	ret

00000320 <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     320:	8f 92       	push	r8
     322:	9f 92       	push	r9
     324:	af 92       	push	r10
     326:	bf 92       	push	r11
     328:	cf 92       	push	r12
     32a:	df 92       	push	r13
     32c:	ef 92       	push	r14
     32e:	ff 92       	push	r15
     330:	0f 93       	push	r16
     332:	1f 93       	push	r17
     334:	cf 93       	push	r28
     336:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     338:	22 e0       	ldi	r18, 0x02	; 2
     33a:	86 30       	cpi	r24, 0x06	; 6
     33c:	92 07       	cpc	r25, r18
     33e:	09 f4       	brne	.+2      	; 0x342 <stringToManchester+0x22>
     340:	6c c0       	rjmp	.+216    	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     342:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     344:	fc 01       	movw	r30, r24
     346:	01 90       	ld	r0, Z+
     348:	00 20       	and	r0, r0
     34a:	e9 f7       	brne	.-6      	; 0x346 <stringToManchester+0x26>
     34c:	31 97       	sbiw	r30, 0x01	; 1
     34e:	e8 1b       	sub	r30, r24
     350:	f9 0b       	sbc	r31, r25
     352:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     354:	cf 01       	movw	r24, r30
     356:	88 0f       	add	r24, r24
     358:	99 1f       	adc	r25, r25
     35a:	61 e0       	ldi	r22, 0x01	; 1
     35c:	70 e0       	ldi	r23, 0x00	; 0
     35e:	03 96       	adiw	r24, 0x03	; 3
     360:	ef d6       	rcall	.+3550   	; 0x1140 <calloc>
     362:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <manchesterPtr+0x1>
     366:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <manchesterPtr>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     36a:	1a 14       	cp	r1, r10
     36c:	1b 04       	cpc	r1, r11
     36e:	0c f0       	brlt	.+2      	; 0x372 <stringToManchester+0x52>
     370:	56 c0       	rjmp	.+172    	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     372:	7e 01       	movw	r14, r28
     374:	a0 e0       	ldi	r26, 0x00	; 0
     376:	b0 e0       	ldi	r27, 0x00	; 0
     378:	60 e0       	ldi	r22, 0x00	; 0
     37a:	70 e0       	ldi	r23, 0x00	; 0
     37c:	28 e0       	ldi	r18, 0x08	; 8
     37e:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     380:	01 e0       	ldi	r16, 0x01	; 1
     382:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     384:	0f 2e       	mov	r0, r31
     386:	f7 e0       	ldi	r31, 0x07	; 7
     388:	9f 2e       	mov	r9, r31
     38a:	f0 2d       	mov	r31, r0
     38c:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     38e:	f7 01       	movw	r30, r14
     390:	c1 91       	ld	r28, Z+
     392:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     394:	47 e0       	ldi	r20, 0x07	; 7
     396:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     398:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     39a:	21 50       	subi	r18, 0x01	; 1
     39c:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     39e:	28 30       	cpi	r18, 0x08	; 8
     3a0:	31 05       	cpc	r19, r1
     3a2:	20 f0       	brcs	.+8      	; 0x3ac <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     3a4:	6f 5f       	subi	r22, 0xFF	; 255
     3a6:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3a8:	29 2d       	mov	r18, r9
     3aa:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     3ac:	fe 01       	movw	r30, r28
     3ae:	04 2e       	mov	r0, r20
     3b0:	02 c0       	rjmp	.+4      	; 0x3b6 <stringToManchester+0x96>
     3b2:	f5 95       	asr	r31
     3b4:	e7 95       	ror	r30
     3b6:	0a 94       	dec	r0
     3b8:	e2 f7       	brpl	.-8      	; 0x3b2 <stringToManchester+0x92>
     3ba:	e0 ff       	sbrs	r30, 0
     3bc:	12 c0       	rjmp	.+36     	; 0x3e2 <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     3be:	fb 01       	movw	r30, r22
     3c0:	ea 0f       	add	r30, r26
     3c2:	fb 1f       	adc	r31, r27
     3c4:	e8 0f       	add	r30, r24
     3c6:	f9 1f       	adc	r31, r25
     3c8:	68 01       	movw	r12, r16
     3ca:	02 2e       	mov	r0, r18
     3cc:	02 c0       	rjmp	.+4      	; 0x3d2 <stringToManchester+0xb2>
     3ce:	cc 0c       	add	r12, r12
     3d0:	dd 1c       	adc	r13, r13
     3d2:	0a 94       	dec	r0
     3d4:	e2 f7       	brpl	.-8      	; 0x3ce <stringToManchester+0xae>
     3d6:	d0 80       	ld	r13, Z
     3d8:	cd 28       	or	r12, r13
     3da:	c0 82       	st	Z, r12
				--counter;
     3dc:	21 50       	subi	r18, 0x01	; 1
     3de:	31 09       	sbc	r19, r1
     3e0:	11 c0       	rjmp	.+34     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     3e2:	fb 01       	movw	r30, r22
     3e4:	ea 0f       	add	r30, r26
     3e6:	fb 1f       	adc	r31, r27
     3e8:	e8 0f       	add	r30, r24
     3ea:	f9 1f       	adc	r31, r25
				--counter;
     3ec:	21 50       	subi	r18, 0x01	; 1
     3ee:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     3f0:	68 01       	movw	r12, r16
     3f2:	02 2e       	mov	r0, r18
     3f4:	02 c0       	rjmp	.+4      	; 0x3fa <stringToManchester+0xda>
     3f6:	cc 0c       	add	r12, r12
     3f8:	dd 1c       	adc	r13, r13
     3fa:	0a 94       	dec	r0
     3fc:	e2 f7       	brpl	.-8      	; 0x3f6 <stringToManchester+0xd6>
     3fe:	d0 80       	ld	r13, Z
     400:	cd 28       	or	r12, r13
     402:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     404:	41 50       	subi	r20, 0x01	; 1
     406:	51 09       	sbc	r21, r1
     408:	40 f6       	brcc	.-112    	; 0x39a <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     40a:	61 50       	subi	r22, 0x01	; 1
     40c:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     40e:	11 96       	adiw	r26, 0x01	; 1
     410:	aa 16       	cp	r10, r26
     412:	bb 06       	cpc	r11, r27
     414:	09 f0       	breq	.+2      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     416:	bb cf       	rjmp	.-138    	; 0x38e <stringToManchester+0x6e>
     418:	02 c0       	rjmp	.+4      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     41e:	df 91       	pop	r29
     420:	cf 91       	pop	r28
     422:	1f 91       	pop	r17
     424:	0f 91       	pop	r16
     426:	ff 90       	pop	r15
     428:	ef 90       	pop	r14
     42a:	df 90       	pop	r13
     42c:	cf 90       	pop	r12
     42e:	bf 90       	pop	r11
     430:	af 90       	pop	r10
     432:	9f 90       	pop	r9
     434:	8f 90       	pop	r8
     436:	08 95       	ret

00000438 <skiftLEDTilstand_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitchLED.h"
 
 void skiftLEDTilstand_Optaget(char lektorOptaget)
{
	if (lektorOptaget == '0')
     438:	80 33       	cpi	r24, 0x30	; 48
	{
	setToggleSwitchLED('0');
     43a:	11 f4       	brne	.+4      	; 0x440 <skiftLEDTilstand_Optaget+0x8>
	}

	else 	
	{
	setToggleSwitchLED('1');
     43c:	0f c5       	rjmp	.+2590   	; 0xe5c <setToggleSwitchLED>
     43e:	08 95       	ret
     440:	81 e3       	ldi	r24, 0x31	; 49
     442:	0c c5       	rjmp	.+2584   	; 0xe5c <setToggleSwitchLED>
     444:	08 95       	ret

00000446 <skiftLEDTilstand_PaaKontor>:

 //Skift LEDTilstand for ToggleSwitchLED baseret på, hvorvidt lektor er til stede (parametiseret)
 void skiftLEDTilstand_PaaKontor(char tilStede)
 {

	if (tilStede == '1')
     446:	81 33       	cpi	r24, 0x31	; 49
     448:	19 f4       	brne	.+6      	; 0x450 <skiftLEDTilstand_PaaKontor+0xa>
	{
	setToggleSwitchLED('0');
     44a:	80 e3       	ldi	r24, 0x30	; 48
     44c:	07 c5       	rjmp	.+2574   	; 0xe5c <setToggleSwitchLED>
	}
	else
	{
	setToggleSwitchLED('1');
     44e:	08 95       	ret
     450:	81 e3       	ldi	r24, 0x31	; 49
     452:	04 c5       	rjmp	.+2568   	; 0xe5c <setToggleSwitchLED>
     454:	08 95       	ret

00000456 <sendCharSW>:
{
	// Main-loop: Toggle LED7 hvert sekund
	unsigned char i;
	unsigned char x = Tegn;
	// Start bit
	PORT &= ~(1<<PINNR);
     456:	28 98       	cbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     458:	eb e4       	ldi	r30, 0x4B	; 75
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	31 97       	sbiw	r30, 0x01	; 1
     45e:	f1 f7       	brne	.-4      	; 0x45c <sendCharSW+0x6>
     460:	00 c0       	rjmp	.+0      	; 0x462 <sendCharSW+0xc>
     462:	00 00       	nop
     464:	98 e0       	ldi	r25, 0x08	; 8
	_delay_us(NO_us);
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
	{
		if(x & 0b00000001)
     466:	80 ff       	sbrs	r24, 0
     468:	02 c0       	rjmp	.+4      	; 0x46e <sendCharSW+0x18>
			PORT |= (1<<PINNR);
     46a:	28 9a       	sbi	0x05, 0	; 5
     46c:	01 c0       	rjmp	.+2      	; 0x470 <sendCharSW+0x1a>
		else
			PORT &= ~(1<<PINNR);
     46e:	28 98       	cbi	0x05, 0	; 5
     470:	eb e4       	ldi	r30, 0x4B	; 75
     472:	f1 e0       	ldi	r31, 0x01	; 1
     474:	31 97       	sbiw	r30, 0x01	; 1
     476:	f1 f7       	brne	.-4      	; 0x474 <sendCharSW+0x1e>
     478:	00 c0       	rjmp	.+0      	; 0x47a <sendCharSW+0x24>
     47a:	00 00       	nop
		_delay_us(NO_us);
		x = x>>1;
     47c:	86 95       	lsr	r24
     47e:	91 50       	subi	r25, 0x01	; 1
	unsigned char x = Tegn;
	// Start bit
	PORT &= ~(1<<PINNR);
	_delay_us(NO_us);
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
     480:	91 f7       	brne	.-28     	; 0x466 <sendCharSW+0x10>
		else
			PORT &= ~(1<<PINNR);
		_delay_us(NO_us);
		x = x>>1;
	}
	PORT |= (1<<PINNR);
     482:	28 9a       	sbi	0x05, 0	; 5
     484:	8b e4       	ldi	r24, 0x4B	; 75
     486:	91 e0       	ldi	r25, 0x01	; 1
     488:	01 97       	sbiw	r24, 0x01	; 1
     48a:	f1 f7       	brne	.-4      	; 0x488 <sendCharSW+0x32>
     48c:	00 c0       	rjmp	.+0      	; 0x48e <sendCharSW+0x38>
     48e:	00 00       	nop
     490:	08 95       	ret

00000492 <initSensor>:
#include "Sensor.h"


void initSensor(char register_, short int port)
{
	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     492:	9f eb       	ldi	r25, 0xBF	; 191
     494:	98 0f       	add	r25, r24
     496:	9c 30       	cpi	r25, 0x0C	; 12
     498:	10 f4       	brcc	.+4      	; 0x49e <initSensor+0xc>
     49a:	89 34       	cpi	r24, 0x49	; 73
     49c:	39 f4       	brne	.+14     	; 0x4ac <initSensor+0x1a>
	{
		register__ = 'A';
     49e:	81 e4       	ldi	r24, 0x41	; 65
     4a0:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <register__>
	}
	if (port > 7)
     4a4:	68 30       	cpi	r22, 0x08	; 8
     4a6:	71 05       	cpc	r23, r1
     4a8:	24 f4       	brge	.+8      	; 0x4b2 <initSensor+0x20>
     4aa:	19 c0       	rjmp	.+50     	; 0x4de <initSensor+0x4c>
     4ac:	68 30       	cpi	r22, 0x08	; 8
     4ae:	71 05       	cpc	r23, r1
     4b0:	34 f0       	brlt	.+12     	; 0x4be <initSensor+0x2c>
	{
		port__ = 2;
     4b2:	82 e0       	ldi	r24, 0x02	; 2
     4b4:	90 e0       	ldi	r25, 0x00	; 0
     4b6:	90 93 22 02 	sts	0x0222, r25	; 0x800222 <port__+0x1>
     4ba:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <port__>
	}

	switch (register__)
     4be:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register__>
     4c2:	8e 2f       	mov	r24, r30
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	fc 01       	movw	r30, r24
     4c8:	e1 54       	subi	r30, 0x41	; 65
     4ca:	f1 09       	sbc	r31, r1
     4cc:	ec 30       	cpi	r30, 0x0C	; 12
     4ce:	f1 05       	cpc	r31, r1
     4d0:	08 f0       	brcs	.+2      	; 0x4d4 <initSensor+0x42>
     4d2:	90 c0       	rjmp	.+288    	; 0x5f4 <initSensor+0x162>
     4d4:	88 27       	eor	r24, r24
     4d6:	ee 58       	subi	r30, 0x8E	; 142
     4d8:	ff 4f       	sbci	r31, 0xFF	; 255
     4da:	8f 4f       	sbci	r24, 0xFF	; 255
     4dc:	29 c6       	rjmp	.+3154   	; 0x1130 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << port);
     4de:	21 b1       	in	r18, 0x01	; 1
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	02 c0       	rjmp	.+4      	; 0x4ea <initSensor+0x58>
     4e6:	88 0f       	add	r24, r24
     4e8:	99 1f       	adc	r25, r25
     4ea:	6a 95       	dec	r22
     4ec:	e2 f7       	brpl	.-8      	; 0x4e6 <initSensor+0x54>
     4ee:	80 95       	com	r24
     4f0:	82 23       	and	r24, r18
     4f2:	81 b9       	out	0x01, r24	; 1
		break;
     4f4:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << port);
     4f6:	24 b1       	in	r18, 0x04	; 4
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	02 c0       	rjmp	.+4      	; 0x502 <initSensor+0x70>
     4fe:	88 0f       	add	r24, r24
     500:	99 1f       	adc	r25, r25
     502:	6a 95       	dec	r22
     504:	e2 f7       	brpl	.-8      	; 0x4fe <initSensor+0x6c>
     506:	80 95       	com	r24
     508:	82 23       	and	r24, r18
     50a:	84 b9       	out	0x04, r24	; 4
		break;
     50c:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << port);
     50e:	27 b1       	in	r18, 0x07	; 7
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	02 c0       	rjmp	.+4      	; 0x51a <initSensor+0x88>
     516:	88 0f       	add	r24, r24
     518:	99 1f       	adc	r25, r25
     51a:	6a 95       	dec	r22
     51c:	e2 f7       	brpl	.-8      	; 0x516 <initSensor+0x84>
     51e:	80 95       	com	r24
     520:	82 23       	and	r24, r18
     522:	87 b9       	out	0x07, r24	; 7
		break;
     524:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << port);
     526:	2a b1       	in	r18, 0x0a	; 10
     528:	81 e0       	ldi	r24, 0x01	; 1
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	02 c0       	rjmp	.+4      	; 0x532 <initSensor+0xa0>
     52e:	88 0f       	add	r24, r24
     530:	99 1f       	adc	r25, r25
     532:	6a 95       	dec	r22
     534:	e2 f7       	brpl	.-8      	; 0x52e <initSensor+0x9c>
     536:	80 95       	com	r24
     538:	82 23       	and	r24, r18
     53a:	8a b9       	out	0x0a, r24	; 10
		break;
     53c:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << port);
     53e:	2d b1       	in	r18, 0x0d	; 13
     540:	81 e0       	ldi	r24, 0x01	; 1
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	02 c0       	rjmp	.+4      	; 0x54a <initSensor+0xb8>
     546:	88 0f       	add	r24, r24
     548:	99 1f       	adc	r25, r25
     54a:	6a 95       	dec	r22
     54c:	e2 f7       	brpl	.-8      	; 0x546 <initSensor+0xb4>
     54e:	80 95       	com	r24
     550:	82 23       	and	r24, r18
     552:	8d b9       	out	0x0d, r24	; 13
		break;
     554:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << port);
     556:	20 b3       	in	r18, 0x10	; 16
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	02 c0       	rjmp	.+4      	; 0x562 <initSensor+0xd0>
     55e:	88 0f       	add	r24, r24
     560:	99 1f       	adc	r25, r25
     562:	6a 95       	dec	r22
     564:	e2 f7       	brpl	.-8      	; 0x55e <initSensor+0xcc>
     566:	80 95       	com	r24
     568:	82 23       	and	r24, r18
     56a:	80 bb       	out	0x10, r24	; 16
		break;
     56c:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << port);
     56e:	23 b3       	in	r18, 0x13	; 19
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	90 e0       	ldi	r25, 0x00	; 0
     574:	02 c0       	rjmp	.+4      	; 0x57a <initSensor+0xe8>
     576:	88 0f       	add	r24, r24
     578:	99 1f       	adc	r25, r25
     57a:	6a 95       	dec	r22
     57c:	e2 f7       	brpl	.-8      	; 0x576 <initSensor+0xe4>
     57e:	80 95       	com	r24
     580:	82 23       	and	r24, r18
     582:	83 bb       	out	0x13, r24	; 19
		break;
     584:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << port);
     586:	e1 e0       	ldi	r30, 0x01	; 1
     588:	f1 e0       	ldi	r31, 0x01	; 1
     58a:	20 81       	ld	r18, Z
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	02 c0       	rjmp	.+4      	; 0x596 <initSensor+0x104>
     592:	88 0f       	add	r24, r24
     594:	99 1f       	adc	r25, r25
     596:	6a 95       	dec	r22
     598:	e2 f7       	brpl	.-8      	; 0x592 <initSensor+0x100>
     59a:	80 95       	com	r24
     59c:	82 23       	and	r24, r18
     59e:	80 83       	st	Z, r24
		break;
     5a0:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << port);
     5a2:	e4 e0       	ldi	r30, 0x04	; 4
     5a4:	f1 e0       	ldi	r31, 0x01	; 1
     5a6:	20 81       	ld	r18, Z
     5a8:	81 e0       	ldi	r24, 0x01	; 1
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	02 c0       	rjmp	.+4      	; 0x5b2 <initSensor+0x120>
     5ae:	88 0f       	add	r24, r24
     5b0:	99 1f       	adc	r25, r25
     5b2:	6a 95       	dec	r22
     5b4:	e2 f7       	brpl	.-8      	; 0x5ae <initSensor+0x11c>
     5b6:	80 95       	com	r24
     5b8:	82 23       	and	r24, r18
     5ba:	80 83       	st	Z, r24
		break;
     5bc:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << port);
     5be:	e7 e0       	ldi	r30, 0x07	; 7
     5c0:	f1 e0       	ldi	r31, 0x01	; 1
     5c2:	20 81       	ld	r18, Z
     5c4:	81 e0       	ldi	r24, 0x01	; 1
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	02 c0       	rjmp	.+4      	; 0x5ce <initSensor+0x13c>
     5ca:	88 0f       	add	r24, r24
     5cc:	99 1f       	adc	r25, r25
     5ce:	6a 95       	dec	r22
     5d0:	e2 f7       	brpl	.-8      	; 0x5ca <initSensor+0x138>
     5d2:	80 95       	com	r24
     5d4:	82 23       	and	r24, r18
     5d6:	80 83       	st	Z, r24
		break;
     5d8:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << port);
     5da:	ea e0       	ldi	r30, 0x0A	; 10
     5dc:	f1 e0       	ldi	r31, 0x01	; 1
     5de:	20 81       	ld	r18, Z
     5e0:	81 e0       	ldi	r24, 0x01	; 1
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	02 c0       	rjmp	.+4      	; 0x5ea <initSensor+0x158>
     5e6:	88 0f       	add	r24, r24
     5e8:	99 1f       	adc	r25, r25
     5ea:	6a 95       	dec	r22
     5ec:	e2 f7       	brpl	.-8      	; 0x5e6 <initSensor+0x154>
     5ee:	80 95       	com	r24
     5f0:	82 23       	and	r24, r18
     5f2:	80 83       	st	Z, r24
     5f4:	08 95       	ret

000005f6 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register__)
     5f6:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register__>
     5fa:	8e 2f       	mov	r24, r30
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	fc 01       	movw	r30, r24
     600:	e1 54       	subi	r30, 0x41	; 65
     602:	f1 09       	sbc	r31, r1
     604:	ec 30       	cpi	r30, 0x0C	; 12
     606:	f1 05       	cpc	r31, r1
     608:	08 f0       	brcs	.+2      	; 0x60c <kontorStatus+0x16>
     60a:	06 c1       	rjmp	.+524    	; 0x818 <kontorStatus+0x222>
     60c:	88 27       	eor	r24, r24
     60e:	e2 58       	subi	r30, 0x82	; 130
     610:	ff 4f       	sbci	r31, 0xFF	; 255
     612:	8f 4f       	sbci	r24, 0xFF	; 255
     614:	8d c5       	rjmp	.+2842   	; 0x1130 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << port__))
     616:	80 b1       	in	r24, 0x00	; 0
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     61e:	02 c0       	rjmp	.+4      	; 0x624 <kontorStatus+0x2e>
     620:	95 95       	asr	r25
     622:	87 95       	ror	r24
     624:	0a 94       	dec	r0
     626:	e2 f7       	brpl	.-8      	; 0x620 <kontorStatus+0x2a>
     628:	80 ff       	sbrs	r24, 0
     62a:	06 c0       	rjmp	.+12     	; 0x638 <kontorStatus+0x42>
		{
			lektorDetected_ = '1';
     62c:	81 e3       	ldi	r24, 0x31	; 49
     62e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     632:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     636:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     638:	80 e3       	ldi	r24, 0x30	; 48
     63a:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     63e:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     642:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port__))
     644:	83 b1       	in	r24, 0x03	; 3
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     64c:	02 c0       	rjmp	.+4      	; 0x652 <kontorStatus+0x5c>
     64e:	95 95       	asr	r25
     650:	87 95       	ror	r24
     652:	0a 94       	dec	r0
     654:	e2 f7       	brpl	.-8      	; 0x64e <kontorStatus+0x58>
     656:	80 ff       	sbrs	r24, 0
     658:	06 c0       	rjmp	.+12     	; 0x666 <kontorStatus+0x70>
		{
			lektorDetected_ = '1';
     65a:	81 e3       	ldi	r24, 0x31	; 49
     65c:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     660:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     664:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     666:	80 e3       	ldi	r24, 0x30	; 48
     668:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     66c:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     670:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port__))
     672:	86 b1       	in	r24, 0x06	; 6
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     67a:	02 c0       	rjmp	.+4      	; 0x680 <kontorStatus+0x8a>
     67c:	95 95       	asr	r25
     67e:	87 95       	ror	r24
     680:	0a 94       	dec	r0
     682:	e2 f7       	brpl	.-8      	; 0x67c <kontorStatus+0x86>
     684:	80 ff       	sbrs	r24, 0
     686:	06 c0       	rjmp	.+12     	; 0x694 <kontorStatus+0x9e>
		{
			lektorDetected_ = '1';
     688:	81 e3       	ldi	r24, 0x31	; 49
     68a:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     68e:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     692:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     694:	80 e3       	ldi	r24, 0x30	; 48
     696:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     69a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     69e:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port__))
     6a0:	89 b1       	in	r24, 0x09	; 9
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     6a8:	02 c0       	rjmp	.+4      	; 0x6ae <kontorStatus+0xb8>
     6aa:	95 95       	asr	r25
     6ac:	87 95       	ror	r24
     6ae:	0a 94       	dec	r0
     6b0:	e2 f7       	brpl	.-8      	; 0x6aa <kontorStatus+0xb4>
     6b2:	80 ff       	sbrs	r24, 0
     6b4:	06 c0       	rjmp	.+12     	; 0x6c2 <kontorStatus+0xcc>
		{
			lektorDetected_ = '1';
     6b6:	81 e3       	ldi	r24, 0x31	; 49
     6b8:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6bc:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6c0:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6c2:	80 e3       	ldi	r24, 0x30	; 48
     6c4:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6c8:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6cc:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port__))
     6ce:	8c b1       	in	r24, 0x0c	; 12
     6d0:	90 e0       	ldi	r25, 0x00	; 0
     6d2:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     6d6:	02 c0       	rjmp	.+4      	; 0x6dc <kontorStatus+0xe6>
     6d8:	95 95       	asr	r25
     6da:	87 95       	ror	r24
     6dc:	0a 94       	dec	r0
     6de:	e2 f7       	brpl	.-8      	; 0x6d8 <kontorStatus+0xe2>
     6e0:	80 ff       	sbrs	r24, 0
     6e2:	06 c0       	rjmp	.+12     	; 0x6f0 <kontorStatus+0xfa>
		{
			lektorDetected_ = '1';
     6e4:	81 e3       	ldi	r24, 0x31	; 49
     6e6:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6ea:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6ee:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6f0:	80 e3       	ldi	r24, 0x30	; 48
     6f2:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6f6:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6fa:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port__))
     6fc:	8f b1       	in	r24, 0x0f	; 15
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     704:	02 c0       	rjmp	.+4      	; 0x70a <kontorStatus+0x114>
     706:	95 95       	asr	r25
     708:	87 95       	ror	r24
     70a:	0a 94       	dec	r0
     70c:	e2 f7       	brpl	.-8      	; 0x706 <kontorStatus+0x110>
     70e:	80 ff       	sbrs	r24, 0
     710:	06 c0       	rjmp	.+12     	; 0x71e <kontorStatus+0x128>
		{
			lektorDetected_ = '1';
     712:	81 e3       	ldi	r24, 0x31	; 49
     714:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     718:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     71c:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     71e:	80 e3       	ldi	r24, 0x30	; 48
     720:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     724:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     728:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port__))
     72a:	82 b3       	in	r24, 0x12	; 18
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     732:	02 c0       	rjmp	.+4      	; 0x738 <kontorStatus+0x142>
     734:	95 95       	asr	r25
     736:	87 95       	ror	r24
     738:	0a 94       	dec	r0
     73a:	e2 f7       	brpl	.-8      	; 0x734 <kontorStatus+0x13e>
     73c:	80 ff       	sbrs	r24, 0
     73e:	06 c0       	rjmp	.+12     	; 0x74c <kontorStatus+0x156>
		{
			lektorDetected_ = '1';
     740:	81 e3       	ldi	r24, 0x31	; 49
     742:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     746:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     74a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     74c:	80 e3       	ldi	r24, 0x30	; 48
     74e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     752:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     756:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port__))
     758:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     762:	02 c0       	rjmp	.+4      	; 0x768 <kontorStatus+0x172>
     764:	95 95       	asr	r25
     766:	87 95       	ror	r24
     768:	0a 94       	dec	r0
     76a:	e2 f7       	brpl	.-8      	; 0x764 <kontorStatus+0x16e>
     76c:	80 ff       	sbrs	r24, 0
     76e:	06 c0       	rjmp	.+12     	; 0x77c <kontorStatus+0x186>
		{
			lektorDetected_ = '1';
     770:	81 e3       	ldi	r24, 0x31	; 49
     772:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     776:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     77a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     77c:	80 e3       	ldi	r24, 0x30	; 48
     77e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     782:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     786:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port__))
     788:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     792:	02 c0       	rjmp	.+4      	; 0x798 <kontorStatus+0x1a2>
     794:	95 95       	asr	r25
     796:	87 95       	ror	r24
     798:	0a 94       	dec	r0
     79a:	e2 f7       	brpl	.-8      	; 0x794 <kontorStatus+0x19e>
     79c:	80 ff       	sbrs	r24, 0
     79e:	06 c0       	rjmp	.+12     	; 0x7ac <kontorStatus+0x1b6>
		{
			lektorDetected_ = '1';
     7a0:	81 e3       	ldi	r24, 0x31	; 49
     7a2:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7a6:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7aa:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7ac:	80 e3       	ldi	r24, 0x30	; 48
     7ae:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7b2:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7b6:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port__))
     7b8:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     7c2:	02 c0       	rjmp	.+4      	; 0x7c8 <kontorStatus+0x1d2>
     7c4:	95 95       	asr	r25
     7c6:	87 95       	ror	r24
     7c8:	0a 94       	dec	r0
     7ca:	e2 f7       	brpl	.-8      	; 0x7c4 <kontorStatus+0x1ce>
     7cc:	80 ff       	sbrs	r24, 0
     7ce:	06 c0       	rjmp	.+12     	; 0x7dc <kontorStatus+0x1e6>
		{
			lektorDetected_ = '1';
     7d0:	81 e3       	ldi	r24, 0x31	; 49
     7d2:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7d6:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7da:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7dc:	80 e3       	ldi	r24, 0x30	; 48
     7de:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7e2:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7e6:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port__))
     7e8:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     7f2:	02 c0       	rjmp	.+4      	; 0x7f8 <kontorStatus+0x202>
     7f4:	95 95       	asr	r25
     7f6:	87 95       	ror	r24
     7f8:	0a 94       	dec	r0
     7fa:	e2 f7       	brpl	.-8      	; 0x7f4 <kontorStatus+0x1fe>
     7fc:	80 ff       	sbrs	r24, 0
     7fe:	06 c0       	rjmp	.+12     	; 0x80c <kontorStatus+0x216>
		{
			lektorDetected_ = '1';
     800:	81 e3       	ldi	r24, 0x31	; 49
     802:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     806:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     80a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     80c:	80 e3       	ldi	r24, 0x30	; 48
     80e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     812:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     816:	08 95       	ret
		}
		break;
		default: return '0';
     818:	80 e3       	ldi	r24, 0x30	; 48
	}
     81a:	08 95       	ret

0000081c <returnerTimerStatus>:

 #include "Timer_1.h"

 int returnerTimerStatus()
 {
	return timerStatus_;
     81c:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <timerStatus_>
     820:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <timerStatus_+0x1>
 }
     824:	08 95       	ret

00000826 <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     826:	80 e3       	ldi	r24, 0x30	; 48
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timerStatus_+0x1>
     82e:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timerStatus_>
	ctr_ = 0;
     832:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_+0x1>
     836:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <ctr_>
     83a:	08 95       	ret

0000083c <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     83c:	81 e3       	ldi	r24, 0x31	; 49
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timerStatus_+0x1>
     844:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     848:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     84c:	85 e0       	ldi	r24, 0x05	; 5
     84e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     852:	86 ef       	ldi	r24, 0xF6	; 246
     854:	92 ec       	ldi	r25, 0xC2	; 194
     856:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     85a:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     85e:	ef e6       	ldi	r30, 0x6F	; 111
     860:	f0 e0       	ldi	r31, 0x00	; 0
     862:	80 81       	ld	r24, Z
     864:	81 60       	ori	r24, 0x01	; 1
     866:	80 83       	st	Z, r24
     868:	08 95       	ret

0000086a <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     86a:	1f 92       	push	r1
     86c:	0f 92       	push	r0
     86e:	0f b6       	in	r0, 0x3f	; 63
     870:	0f 92       	push	r0
     872:	11 24       	eor	r1, r1
     874:	0b b6       	in	r0, 0x3b	; 59
     876:	0f 92       	push	r0
     878:	2f 93       	push	r18
     87a:	3f 93       	push	r19
     87c:	4f 93       	push	r20
     87e:	5f 93       	push	r21
     880:	6f 93       	push	r22
     882:	7f 93       	push	r23
     884:	8f 93       	push	r24
     886:	9f 93       	push	r25
     888:	af 93       	push	r26
     88a:	bf 93       	push	r27
     88c:	ef 93       	push	r30
     88e:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     890:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <ctr_>
     894:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <ctr_+0x1>
     898:	01 96       	adiw	r24, 0x01	; 1
     89a:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <ctr_+0x1>
     89e:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     8a2:	86 ef       	ldi	r24, 0xF6	; 246
     8a4:	92 ec       	ldi	r25, 0xC2	; 194
     8a6:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     8aa:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     8ae:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <ctr_>
     8b2:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <ctr_+0x1>
     8b6:	88 35       	cpi	r24, 0x58	; 88
     8b8:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     8ba:	29 f4       	brne	.+10     	; 0x8c6 <__vector_20+0x5c>
		TIMSK1 &= 0;
     8bc:	b4 df       	rcall	.-152    	; 0x826 <resetTimer>
     8be:	ef e6       	ldi	r30, 0x6F	; 111
     8c0:	f0 e0       	ldi	r31, 0x00	; 0
     8c2:	80 81       	ld	r24, Z
	 }
     8c4:	10 82       	st	Z, r1
     8c6:	ff 91       	pop	r31
     8c8:	ef 91       	pop	r30
     8ca:	bf 91       	pop	r27
     8cc:	af 91       	pop	r26
     8ce:	9f 91       	pop	r25
     8d0:	8f 91       	pop	r24
     8d2:	7f 91       	pop	r23
     8d4:	6f 91       	pop	r22
     8d6:	5f 91       	pop	r21
     8d8:	4f 91       	pop	r20
     8da:	3f 91       	pop	r19
     8dc:	2f 91       	pop	r18
     8de:	0f 90       	pop	r0
     8e0:	0b be       	out	0x3b, r0	; 59
     8e2:	0f 90       	pop	r0
     8e4:	0f be       	out	0x3f, r0	; 63
     8e6:	0f 90       	pop	r0
     8e8:	1f 90       	pop	r1
     8ea:	18 95       	reti

000008ec <T2Delay_us>:

 void T2Delay_us(int delay_us) // MAX 15 uS DELAY!!!
 {
	 int us;
	 
	 if (delay_us <= 15 && delay_us > 0) //int delay_ms, skal være mellem 0 og 15
     8ec:	9c 01       	movw	r18, r24
     8ee:	21 50       	subi	r18, 0x01	; 1
     8f0:	31 09       	sbc	r19, r1
     8f2:	2f 30       	cpi	r18, 0x0F	; 15
     8f4:	31 05       	cpc	r19, r1
     8f6:	10 f0       	brcs	.+4      	; 0x8fc <T2Delay_us+0x10>
	 }
	 
	 else
	 
	 {
		 us = 1;
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	90 e0       	ldi	r25, 0x00	; 0
	 }
	 //x for 1s = 240 v. fravær af PS, derfor 16*us
	 TCNT2 = (256-(16*us));
     8fc:	82 95       	swap	r24
     8fe:	80 7f       	andi	r24, 0xF0	; 240
     900:	81 95       	neg	r24
     902:	80 93 b2 00 	sts	0x00B2, r24	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7000b2>
	 
	 //Prescaler = 0, normal mode.
	 TCCR2A = 0x00000000;
     906:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	 TCCR2B = 0x00000001;
     90a:	81 e0       	ldi	r24, 0x01	; 1
     90c:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	 //lav ingenting indtil timer 2 flag register sættes
	 while ((TIFR2 & (1<<0)) == 0) {}
     910:	b8 9b       	sbis	0x17, 0	; 23
     912:	fe cf       	rjmp	.-4      	; 0x910 <T2Delay_us+0x24>

	 TCCR2B = 0;
     914:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	 TIFR2 = 1<<0;
     918:	81 e0       	ldi	r24, 0x01	; 1
     91a:	87 bb       	out	0x17, r24	; 23
     91c:	08 95       	ret

0000091e <__vector_35>:
	  TIMSK3 |= 0b00000001;
	  
}

 ISR(TIMER3_OVF_vect)
 {
     91e:	1f 92       	push	r1
     920:	0f 92       	push	r0
     922:	0f b6       	in	r0, 0x3f	; 63
     924:	0f 92       	push	r0
     926:	11 24       	eor	r1, r1
     928:	8f 93       	push	r24
     92a:	9f 93       	push	r25
	 // Tæller ctr_ op hvert sekund.
	 ctr_3++;
     92c:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <ctr_3>
     930:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <ctr_3+0x1>
     934:	01 96       	adiw	r24, 0x01	; 1
     936:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <ctr_3+0x1>
     93a:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <ctr_3>
	 //	sætter tcnt3 til krævet værdi for 1s delay
	 TCNT3 = (0xFFFF-15625);
     93e:	86 ef       	ldi	r24, 0xF6	; 246
     940:	92 ec       	ldi	r25, 0xC2	; 194
     942:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     946:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
     94a:	9f 91       	pop	r25
     94c:	8f 91       	pop	r24
     94e:	0f 90       	pop	r0
     950:	0f be       	out	0x3f, r0	; 63
     952:	0f 90       	pop	r0
     954:	1f 90       	pop	r1
     956:	18 95       	reti

00000958 <initToggleSwitch>:
 #include "ToggleSwitch.h"

void initToggleSwitch(char register_, short int port)

{
 	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     958:	9f eb       	ldi	r25, 0xBF	; 191
     95a:	98 0f       	add	r25, r24
     95c:	9c 30       	cpi	r25, 0x0C	; 12
     95e:	10 f4       	brcc	.+4      	; 0x964 <initToggleSwitch+0xc>
     960:	89 34       	cpi	r24, 0x49	; 73
     962:	39 f4       	brne	.+14     	; 0x972 <initToggleSwitch+0x1a>
 	{
	 	register___ = 'A';
     964:	81 e4       	ldi	r24, 0x41	; 65
     966:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <register___>
 	}
 	if (port > 7)
     96a:	68 30       	cpi	r22, 0x08	; 8
     96c:	71 05       	cpc	r23, r1
     96e:	24 f4       	brge	.+8      	; 0x978 <initToggleSwitch+0x20>
     970:	19 c0       	rjmp	.+50     	; 0x9a4 <initToggleSwitch+0x4c>
     972:	68 30       	cpi	r22, 0x08	; 8
     974:	71 05       	cpc	r23, r1
     976:	34 f0       	brlt	.+12     	; 0x984 <initToggleSwitch+0x2c>
 	{
	 	port___ = 1;
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	90 e0       	ldi	r25, 0x00	; 0
     97c:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <port___+0x1>
     980:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <port___>
 	}
 	
 	switch (register___)
     984:	e0 91 1b 02 	lds	r30, 0x021B	; 0x80021b <register___>
     988:	8e 2f       	mov	r24, r30
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	fc 01       	movw	r30, r24
     98e:	e1 54       	subi	r30, 0x41	; 65
     990:	f1 09       	sbc	r31, r1
     992:	ec 30       	cpi	r30, 0x0C	; 12
     994:	f1 05       	cpc	r31, r1
     996:	08 f0       	brcs	.+2      	; 0x99a <initToggleSwitch+0x42>
     998:	90 c0       	rjmp	.+288    	; 0xaba <initToggleSwitch+0x162>
     99a:	88 27       	eor	r24, r24
     99c:	e6 57       	subi	r30, 0x76	; 118
     99e:	ff 4f       	sbci	r31, 0xFF	; 255
     9a0:	8f 4f       	sbci	r24, 0xFF	; 255
     9a2:	c6 c3       	rjmp	.+1932   	; 0x1130 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << port);
     9a4:	21 b1       	in	r18, 0x01	; 1
     9a6:	81 e0       	ldi	r24, 0x01	; 1
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <initToggleSwitch+0x58>
     9ac:	88 0f       	add	r24, r24
     9ae:	99 1f       	adc	r25, r25
     9b0:	6a 95       	dec	r22
     9b2:	e2 f7       	brpl	.-8      	; 0x9ac <initToggleSwitch+0x54>
     9b4:	80 95       	com	r24
     9b6:	82 23       	and	r24, r18
     9b8:	81 b9       	out	0x01, r24	; 1
	 	break;
     9ba:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << port);
     9bc:	24 b1       	in	r18, 0x04	; 4
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <initToggleSwitch+0x70>
     9c4:	88 0f       	add	r24, r24
     9c6:	99 1f       	adc	r25, r25
     9c8:	6a 95       	dec	r22
     9ca:	e2 f7       	brpl	.-8      	; 0x9c4 <initToggleSwitch+0x6c>
     9cc:	80 95       	com	r24
     9ce:	82 23       	and	r24, r18
     9d0:	84 b9       	out	0x04, r24	; 4
	 	break;
     9d2:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << port);
     9d4:	27 b1       	in	r18, 0x07	; 7
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	02 c0       	rjmp	.+4      	; 0x9e0 <initToggleSwitch+0x88>
     9dc:	88 0f       	add	r24, r24
     9de:	99 1f       	adc	r25, r25
     9e0:	6a 95       	dec	r22
     9e2:	e2 f7       	brpl	.-8      	; 0x9dc <initToggleSwitch+0x84>
     9e4:	80 95       	com	r24
     9e6:	82 23       	and	r24, r18
     9e8:	87 b9       	out	0x07, r24	; 7
	 	break;
     9ea:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << port);
     9ec:	2a b1       	in	r18, 0x0a	; 10
     9ee:	81 e0       	ldi	r24, 0x01	; 1
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	02 c0       	rjmp	.+4      	; 0x9f8 <initToggleSwitch+0xa0>
     9f4:	88 0f       	add	r24, r24
     9f6:	99 1f       	adc	r25, r25
     9f8:	6a 95       	dec	r22
     9fa:	e2 f7       	brpl	.-8      	; 0x9f4 <initToggleSwitch+0x9c>
     9fc:	80 95       	com	r24
     9fe:	82 23       	and	r24, r18
     a00:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a02:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << port);
     a04:	2d b1       	in	r18, 0x0d	; 13
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	02 c0       	rjmp	.+4      	; 0xa10 <initToggleSwitch+0xb8>
     a0c:	88 0f       	add	r24, r24
     a0e:	99 1f       	adc	r25, r25
     a10:	6a 95       	dec	r22
     a12:	e2 f7       	brpl	.-8      	; 0xa0c <initToggleSwitch+0xb4>
     a14:	80 95       	com	r24
     a16:	82 23       	and	r24, r18
     a18:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a1a:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << port);
     a1c:	20 b3       	in	r18, 0x10	; 16
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <initToggleSwitch+0xd0>
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	6a 95       	dec	r22
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <initToggleSwitch+0xcc>
     a2c:	80 95       	com	r24
     a2e:	82 23       	and	r24, r18
     a30:	80 bb       	out	0x10, r24	; 16
	 	break;
     a32:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << port);
     a34:	23 b3       	in	r18, 0x13	; 19
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <initToggleSwitch+0xe8>
     a3c:	88 0f       	add	r24, r24
     a3e:	99 1f       	adc	r25, r25
     a40:	6a 95       	dec	r22
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <initToggleSwitch+0xe4>
     a44:	80 95       	com	r24
     a46:	82 23       	and	r24, r18
     a48:	83 bb       	out	0x13, r24	; 19
	 	break;
     a4a:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << port);
     a4c:	e1 e0       	ldi	r30, 0x01	; 1
     a4e:	f1 e0       	ldi	r31, 0x01	; 1
     a50:	20 81       	ld	r18, Z
     a52:	81 e0       	ldi	r24, 0x01	; 1
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	02 c0       	rjmp	.+4      	; 0xa5c <initToggleSwitch+0x104>
     a58:	88 0f       	add	r24, r24
     a5a:	99 1f       	adc	r25, r25
     a5c:	6a 95       	dec	r22
     a5e:	e2 f7       	brpl	.-8      	; 0xa58 <initToggleSwitch+0x100>
     a60:	80 95       	com	r24
     a62:	82 23       	and	r24, r18
     a64:	80 83       	st	Z, r24
	 	break;
     a66:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << port);
     a68:	e4 e0       	ldi	r30, 0x04	; 4
     a6a:	f1 e0       	ldi	r31, 0x01	; 1
     a6c:	20 81       	ld	r18, Z
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	02 c0       	rjmp	.+4      	; 0xa78 <initToggleSwitch+0x120>
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	6a 95       	dec	r22
     a7a:	e2 f7       	brpl	.-8      	; 0xa74 <initToggleSwitch+0x11c>
     a7c:	80 95       	com	r24
     a7e:	82 23       	and	r24, r18
     a80:	80 83       	st	Z, r24
	 	break;
     a82:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << port);
     a84:	e7 e0       	ldi	r30, 0x07	; 7
     a86:	f1 e0       	ldi	r31, 0x01	; 1
     a88:	20 81       	ld	r18, Z
     a8a:	81 e0       	ldi	r24, 0x01	; 1
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	02 c0       	rjmp	.+4      	; 0xa94 <initToggleSwitch+0x13c>
     a90:	88 0f       	add	r24, r24
     a92:	99 1f       	adc	r25, r25
     a94:	6a 95       	dec	r22
     a96:	e2 f7       	brpl	.-8      	; 0xa90 <initToggleSwitch+0x138>
     a98:	80 95       	com	r24
     a9a:	82 23       	and	r24, r18
     a9c:	80 83       	st	Z, r24
	 	break;
     a9e:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << port);
     aa0:	ea e0       	ldi	r30, 0x0A	; 10
     aa2:	f1 e0       	ldi	r31, 0x01	; 1
     aa4:	20 81       	ld	r18, Z
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	02 c0       	rjmp	.+4      	; 0xab0 <initToggleSwitch+0x158>
     aac:	88 0f       	add	r24, r24
     aae:	99 1f       	adc	r25, r25
     ab0:	6a 95       	dec	r22
     ab2:	e2 f7       	brpl	.-8      	; 0xaac <initToggleSwitch+0x154>
     ab4:	80 95       	com	r24
     ab6:	82 23       	and	r24, r18
     ab8:	80 83       	st	Z, r24
     aba:	08 95       	ret

00000abc <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register___)
     abc:	e0 91 1b 02 	lds	r30, 0x021B	; 0x80021b <register___>
     ac0:	8e 2f       	mov	r24, r30
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	fc 01       	movw	r30, r24
     ac6:	e1 54       	subi	r30, 0x41	; 65
     ac8:	f1 09       	sbc	r31, r1
     aca:	ec 30       	cpi	r30, 0x0C	; 12
     acc:	f1 05       	cpc	r31, r1
     ace:	08 f0       	brcs	.+2      	; 0xad2 <toggleSwitchStatus+0x16>
     ad0:	06 c1       	rjmp	.+524    	; 0xcde <toggleSwitchStatus+0x222>
     ad2:	88 27       	eor	r24, r24
     ad4:	ea 56       	subi	r30, 0x6A	; 106
     ad6:	ff 4f       	sbci	r31, 0xFF	; 255
     ad8:	8f 4f       	sbci	r24, 0xFF	; 255
     ada:	2a c3       	rjmp	.+1620   	; 0x1130 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << port___))
     adc:	80 b1       	in	r24, 0x00	; 0
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     ae4:	02 c0       	rjmp	.+4      	; 0xaea <toggleSwitchStatus+0x2e>
     ae6:	95 95       	asr	r25
     ae8:	87 95       	ror	r24
     aea:	0a 94       	dec	r0
     aec:	e2 f7       	brpl	.-8      	; 0xae6 <toggleSwitchStatus+0x2a>
     aee:	80 ff       	sbrs	r24, 0
     af0:	06 c0       	rjmp	.+12     	; 0xafe <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     af2:	81 e3       	ldi	r24, 0x31	; 49
     af4:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     af8:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     afc:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     afe:	80 e3       	ldi	r24, 0x30	; 48
     b00:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b04:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b08:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port___))
     b0a:	83 b1       	in	r24, 0x03	; 3
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b12:	02 c0       	rjmp	.+4      	; 0xb18 <toggleSwitchStatus+0x5c>
     b14:	95 95       	asr	r25
     b16:	87 95       	ror	r24
     b18:	0a 94       	dec	r0
     b1a:	e2 f7       	brpl	.-8      	; 0xb14 <toggleSwitchStatus+0x58>
     b1c:	80 ff       	sbrs	r24, 0
     b1e:	06 c0       	rjmp	.+12     	; 0xb2c <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b20:	81 e3       	ldi	r24, 0x31	; 49
     b22:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b26:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b2a:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b2c:	80 e3       	ldi	r24, 0x30	; 48
     b2e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b32:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b36:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port___))
     b38:	86 b1       	in	r24, 0x06	; 6
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b40:	02 c0       	rjmp	.+4      	; 0xb46 <toggleSwitchStatus+0x8a>
     b42:	95 95       	asr	r25
     b44:	87 95       	ror	r24
     b46:	0a 94       	dec	r0
     b48:	e2 f7       	brpl	.-8      	; 0xb42 <toggleSwitchStatus+0x86>
     b4a:	80 ff       	sbrs	r24, 0
     b4c:	06 c0       	rjmp	.+12     	; 0xb5a <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     b4e:	81 e3       	ldi	r24, 0x31	; 49
     b50:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b54:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b58:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b5a:	80 e3       	ldi	r24, 0x30	; 48
     b5c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b60:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b64:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port___))
     b66:	89 b1       	in	r24, 0x09	; 9
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b6e:	02 c0       	rjmp	.+4      	; 0xb74 <toggleSwitchStatus+0xb8>
     b70:	95 95       	asr	r25
     b72:	87 95       	ror	r24
     b74:	0a 94       	dec	r0
     b76:	e2 f7       	brpl	.-8      	; 0xb70 <toggleSwitchStatus+0xb4>
     b78:	80 ff       	sbrs	r24, 0
     b7a:	06 c0       	rjmp	.+12     	; 0xb88 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     b7c:	81 e3       	ldi	r24, 0x31	; 49
     b7e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b82:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b86:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b88:	80 e3       	ldi	r24, 0x30	; 48
     b8a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b8e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b92:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port___))
     b94:	8c b1       	in	r24, 0x0c	; 12
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b9c:	02 c0       	rjmp	.+4      	; 0xba2 <toggleSwitchStatus+0xe6>
     b9e:	95 95       	asr	r25
     ba0:	87 95       	ror	r24
     ba2:	0a 94       	dec	r0
     ba4:	e2 f7       	brpl	.-8      	; 0xb9e <toggleSwitchStatus+0xe2>
     ba6:	80 ff       	sbrs	r24, 0
     ba8:	06 c0       	rjmp	.+12     	; 0xbb6 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     baa:	81 e3       	ldi	r24, 0x31	; 49
     bac:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bb0:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     bb4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bb6:	80 e3       	ldi	r24, 0x30	; 48
     bb8:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bbc:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     bc0:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port___))
     bc2:	8f b1       	in	r24, 0x0f	; 15
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     bca:	02 c0       	rjmp	.+4      	; 0xbd0 <toggleSwitchStatus+0x114>
     bcc:	95 95       	asr	r25
     bce:	87 95       	ror	r24
     bd0:	0a 94       	dec	r0
     bd2:	e2 f7       	brpl	.-8      	; 0xbcc <toggleSwitchStatus+0x110>
     bd4:	80 ff       	sbrs	r24, 0
     bd6:	06 c0       	rjmp	.+12     	; 0xbe4 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     bd8:	81 e3       	ldi	r24, 0x31	; 49
     bda:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bde:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     be2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     be4:	80 e3       	ldi	r24, 0x30	; 48
     be6:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bea:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     bee:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port___))
     bf0:	82 b3       	in	r24, 0x12	; 18
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     bf8:	02 c0       	rjmp	.+4      	; 0xbfe <toggleSwitchStatus+0x142>
     bfa:	95 95       	asr	r25
     bfc:	87 95       	ror	r24
     bfe:	0a 94       	dec	r0
     c00:	e2 f7       	brpl	.-8      	; 0xbfa <toggleSwitchStatus+0x13e>
     c02:	80 ff       	sbrs	r24, 0
     c04:	06 c0       	rjmp	.+12     	; 0xc12 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c06:	81 e3       	ldi	r24, 0x31	; 49
     c08:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c0c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c10:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c12:	80 e3       	ldi	r24, 0x30	; 48
     c14:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c18:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c1c:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port___))
     c1e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <toggleSwitchStatus+0x172>
     c2a:	95 95       	asr	r25
     c2c:	87 95       	ror	r24
     c2e:	0a 94       	dec	r0
     c30:	e2 f7       	brpl	.-8      	; 0xc2a <toggleSwitchStatus+0x16e>
     c32:	80 ff       	sbrs	r24, 0
     c34:	06 c0       	rjmp	.+12     	; 0xc42 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c36:	81 e3       	ldi	r24, 0x31	; 49
     c38:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c3c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c40:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c42:	80 e3       	ldi	r24, 0x30	; 48
     c44:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c48:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c4c:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port___))
     c4e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     c58:	02 c0       	rjmp	.+4      	; 0xc5e <toggleSwitchStatus+0x1a2>
     c5a:	95 95       	asr	r25
     c5c:	87 95       	ror	r24
     c5e:	0a 94       	dec	r0
     c60:	e2 f7       	brpl	.-8      	; 0xc5a <toggleSwitchStatus+0x19e>
     c62:	80 ff       	sbrs	r24, 0
     c64:	06 c0       	rjmp	.+12     	; 0xc72 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     c66:	81 e3       	ldi	r24, 0x31	; 49
     c68:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c6c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c70:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c72:	80 e3       	ldi	r24, 0x30	; 48
     c74:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c78:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c7c:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port___))
     c7e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     c88:	02 c0       	rjmp	.+4      	; 0xc8e <toggleSwitchStatus+0x1d2>
     c8a:	95 95       	asr	r25
     c8c:	87 95       	ror	r24
     c8e:	0a 94       	dec	r0
     c90:	e2 f7       	brpl	.-8      	; 0xc8a <toggleSwitchStatus+0x1ce>
     c92:	80 ff       	sbrs	r24, 0
     c94:	06 c0       	rjmp	.+12     	; 0xca2 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     c96:	81 e3       	ldi	r24, 0x31	; 49
     c98:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c9c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     ca0:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ca2:	80 e3       	ldi	r24, 0x30	; 48
     ca4:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     ca8:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     cac:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port___))
     cae:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <toggleSwitchStatus+0x202>
     cba:	95 95       	asr	r25
     cbc:	87 95       	ror	r24
     cbe:	0a 94       	dec	r0
     cc0:	e2 f7       	brpl	.-8      	; 0xcba <toggleSwitchStatus+0x1fe>
     cc2:	80 ff       	sbrs	r24, 0
     cc4:	06 c0       	rjmp	.+12     	; 0xcd2 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     cc6:	81 e3       	ldi	r24, 0x31	; 49
     cc8:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     ccc:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     cd0:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cd2:	80 e3       	ldi	r24, 0x30	; 48
     cd4:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     cd8:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     cdc:	08 95       	ret
		}
		break;
		default: return '0';
     cde:	80 e3       	ldi	r24, 0x30	; 48
	}
     ce0:	08 95       	ret

00000ce2 <initToggleSwitchLED>:

 #include "ToggleSwitchLED.h"

 void initToggleSwitchLED(char register_, short int port)
 {
	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     ce2:	9f eb       	ldi	r25, 0xBF	; 191
     ce4:	98 0f       	add	r25, r24
     ce6:	9c 30       	cpi	r25, 0x0C	; 12
     ce8:	10 f4       	brcc	.+4      	; 0xcee <initToggleSwitchLED+0xc>
     cea:	89 34       	cpi	r24, 0x49	; 73
     cec:	39 f4       	brne	.+14     	; 0xcfc <initToggleSwitchLED+0x1a>
	{
		register____ = 'A';
     cee:	81 e4       	ldi	r24, 0x41	; 65
     cf0:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register____>
	}
	if (port > 7 || port < 0)
     cf4:	68 30       	cpi	r22, 0x08	; 8
     cf6:	71 05       	cpc	r23, r1
     cf8:	20 f4       	brcc	.+8      	; 0xd02 <initToggleSwitchLED+0x20>
     cfa:	19 c0       	rjmp	.+50     	; 0xd2e <initToggleSwitchLED+0x4c>
     cfc:	68 30       	cpi	r22, 0x08	; 8
     cfe:	71 05       	cpc	r23, r1
     d00:	30 f0       	brcs	.+12     	; 0xd0e <initToggleSwitchLED+0x2c>
	{
		port____ = 1;
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <port____+0x1>
     d0a:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <port____>
	}

	//sæt given pin til output

	switch (register____)
     d0e:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register____>
     d12:	8e 2f       	mov	r24, r30
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	fc 01       	movw	r30, r24
     d18:	e1 54       	subi	r30, 0x41	; 65
     d1a:	f1 09       	sbc	r31, r1
     d1c:	ec 30       	cpi	r30, 0x0C	; 12
     d1e:	f1 05       	cpc	r31, r1
     d20:	08 f0       	brcs	.+2      	; 0xd24 <initToggleSwitchLED+0x42>
     d22:	9b c0       	rjmp	.+310    	; 0xe5a <initToggleSwitchLED+0x178>
     d24:	88 27       	eor	r24, r24
     d26:	ee 55       	subi	r30, 0x5E	; 94
     d28:	ff 4f       	sbci	r31, 0xFF	; 255
     d2a:	8f 4f       	sbci	r24, 0xFF	; 255
     d2c:	01 c2       	rjmp	.+1026   	; 0x1130 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << port____);
     d2e:	21 b1       	in	r18, 0x01	; 1
     d30:	81 e0       	ldi	r24, 0x01	; 1
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <initToggleSwitchLED+0x5c>
     d3a:	88 0f       	add	r24, r24
     d3c:	99 1f       	adc	r25, r25
     d3e:	0a 94       	dec	r0
     d40:	e2 f7       	brpl	.-8      	; 0xd3a <initToggleSwitchLED+0x58>
     d42:	82 2b       	or	r24, r18
     d44:	81 b9       	out	0x01, r24	; 1
	break;
     d46:	08 95       	ret
	case 'B':
	DDRB |= (1 << port____);
     d48:	24 b1       	in	r18, 0x04	; 4
     d4a:	81 e0       	ldi	r24, 0x01	; 1
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d52:	02 c0       	rjmp	.+4      	; 0xd58 <initToggleSwitchLED+0x76>
     d54:	88 0f       	add	r24, r24
     d56:	99 1f       	adc	r25, r25
     d58:	0a 94       	dec	r0
     d5a:	e2 f7       	brpl	.-8      	; 0xd54 <initToggleSwitchLED+0x72>
     d5c:	82 2b       	or	r24, r18
     d5e:	84 b9       	out	0x04, r24	; 4
	break;
     d60:	08 95       	ret
	case 'C':
	DDRC |= (1 << port____);
     d62:	27 b1       	in	r18, 0x07	; 7
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <initToggleSwitchLED+0x90>
     d6e:	88 0f       	add	r24, r24
     d70:	99 1f       	adc	r25, r25
     d72:	0a 94       	dec	r0
     d74:	e2 f7       	brpl	.-8      	; 0xd6e <initToggleSwitchLED+0x8c>
     d76:	82 2b       	or	r24, r18
     d78:	87 b9       	out	0x07, r24	; 7
	break;
     d7a:	08 95       	ret
	case 'D':
	DDRD |= (1 << port____);
     d7c:	2a b1       	in	r18, 0x0a	; 10
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <initToggleSwitchLED+0xaa>
     d88:	88 0f       	add	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	0a 94       	dec	r0
     d8e:	e2 f7       	brpl	.-8      	; 0xd88 <initToggleSwitchLED+0xa6>
     d90:	82 2b       	or	r24, r18
     d92:	8a b9       	out	0x0a, r24	; 10
	break;
     d94:	08 95       	ret
	case 'E':
	DDRE |= (1 << port____);
     d96:	2d b1       	in	r18, 0x0d	; 13
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     da0:	02 c0       	rjmp	.+4      	; 0xda6 <initToggleSwitchLED+0xc4>
     da2:	88 0f       	add	r24, r24
     da4:	99 1f       	adc	r25, r25
     da6:	0a 94       	dec	r0
     da8:	e2 f7       	brpl	.-8      	; 0xda2 <initToggleSwitchLED+0xc0>
     daa:	82 2b       	or	r24, r18
     dac:	8d b9       	out	0x0d, r24	; 13
	break;
     dae:	08 95       	ret
	case 'F':
	DDRF |= (1 << port____);
     db0:	20 b3       	in	r18, 0x10	; 16
     db2:	81 e0       	ldi	r24, 0x01	; 1
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     dba:	02 c0       	rjmp	.+4      	; 0xdc0 <initToggleSwitchLED+0xde>
     dbc:	88 0f       	add	r24, r24
     dbe:	99 1f       	adc	r25, r25
     dc0:	0a 94       	dec	r0
     dc2:	e2 f7       	brpl	.-8      	; 0xdbc <initToggleSwitchLED+0xda>
     dc4:	82 2b       	or	r24, r18
     dc6:	80 bb       	out	0x10, r24	; 16
	break;
     dc8:	08 95       	ret
	case 'G':
	DDRG |= (1 << port____);
     dca:	23 b3       	in	r18, 0x13	; 19
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <initToggleSwitchLED+0xf8>
     dd6:	88 0f       	add	r24, r24
     dd8:	99 1f       	adc	r25, r25
     dda:	0a 94       	dec	r0
     ddc:	e2 f7       	brpl	.-8      	; 0xdd6 <initToggleSwitchLED+0xf4>
     dde:	82 2b       	or	r24, r18
     de0:	83 bb       	out	0x13, r24	; 19
	break;
     de2:	08 95       	ret
	case 'H':
	DDRH |= (1 << port____);
     de4:	e1 e0       	ldi	r30, 0x01	; 1
     de6:	f1 e0       	ldi	r31, 0x01	; 1
     de8:	20 81       	ld	r18, Z
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     df2:	02 c0       	rjmp	.+4      	; 0xdf8 <initToggleSwitchLED+0x116>
     df4:	88 0f       	add	r24, r24
     df6:	99 1f       	adc	r25, r25
     df8:	0a 94       	dec	r0
     dfa:	e2 f7       	brpl	.-8      	; 0xdf4 <initToggleSwitchLED+0x112>
     dfc:	82 2b       	or	r24, r18
     dfe:	80 83       	st	Z, r24
	break;
     e00:	08 95       	ret
	case 'J':
	DDRJ |= (1 << port____);
     e02:	e4 e0       	ldi	r30, 0x04	; 4
     e04:	f1 e0       	ldi	r31, 0x01	; 1
     e06:	20 81       	ld	r18, Z
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e10:	02 c0       	rjmp	.+4      	; 0xe16 <initToggleSwitchLED+0x134>
     e12:	88 0f       	add	r24, r24
     e14:	99 1f       	adc	r25, r25
     e16:	0a 94       	dec	r0
     e18:	e2 f7       	brpl	.-8      	; 0xe12 <initToggleSwitchLED+0x130>
     e1a:	82 2b       	or	r24, r18
     e1c:	80 83       	st	Z, r24
	break;
     e1e:	08 95       	ret
	case 'K':
	DDRK |= (1 << port____);
     e20:	e7 e0       	ldi	r30, 0x07	; 7
     e22:	f1 e0       	ldi	r31, 0x01	; 1
     e24:	20 81       	ld	r18, Z
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <initToggleSwitchLED+0x152>
     e30:	88 0f       	add	r24, r24
     e32:	99 1f       	adc	r25, r25
     e34:	0a 94       	dec	r0
     e36:	e2 f7       	brpl	.-8      	; 0xe30 <initToggleSwitchLED+0x14e>
     e38:	82 2b       	or	r24, r18
     e3a:	80 83       	st	Z, r24
	break;
     e3c:	08 95       	ret
	case 'L':
	DDRL |= (1 << port____);
     e3e:	ea e0       	ldi	r30, 0x0A	; 10
     e40:	f1 e0       	ldi	r31, 0x01	; 1
     e42:	20 81       	ld	r18, Z
     e44:	81 e0       	ldi	r24, 0x01	; 1
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <initToggleSwitchLED+0x170>
     e4e:	88 0f       	add	r24, r24
     e50:	99 1f       	adc	r25, r25
     e52:	0a 94       	dec	r0
     e54:	e2 f7       	brpl	.-8      	; 0xe4e <initToggleSwitchLED+0x16c>
     e56:	82 2b       	or	r24, r18
     e58:	80 83       	st	Z, r24
     e5a:	08 95       	ret

00000e5c <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     e5c:	28 2f       	mov	r18, r24
	switch (register____)
     e5e:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register____>
     e62:	8e 2f       	mov	r24, r30
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	fc 01       	movw	r30, r24
     e68:	e1 54       	subi	r30, 0x41	; 65
     e6a:	f1 09       	sbc	r31, r1
     e6c:	ec 30       	cpi	r30, 0x0C	; 12
     e6e:	f1 05       	cpc	r31, r1
     e70:	08 f0       	brcs	.+2      	; 0xe74 <setToggleSwitchLED+0x18>
     e72:	53 c1       	rjmp	.+678    	; 0x111a <setToggleSwitchLED+0x2be>
     e74:	88 27       	eor	r24, r24
     e76:	e2 55       	subi	r30, 0x52	; 82
     e78:	ff 4f       	sbci	r31, 0xFF	; 255
     e7a:	8f 4f       	sbci	r24, 0xFF	; 255
     e7c:	59 c1       	rjmp	.+690    	; 0x1130 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     e7e:	20 33       	cpi	r18, 0x30	; 48
     e80:	71 f4       	brne	.+28     	; 0xe9e <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << port____);
     e82:	22 b1       	in	r18, 0x02	; 2
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e8c:	02 c0       	rjmp	.+4      	; 0xe92 <setToggleSwitchLED+0x36>
     e8e:	88 0f       	add	r24, r24
     e90:	99 1f       	adc	r25, r25
     e92:	0a 94       	dec	r0
     e94:	e2 f7       	brpl	.-8      	; 0xe8e <setToggleSwitchLED+0x32>
     e96:	80 95       	com	r24
     e98:	82 23       	and	r24, r18
     e9a:	82 b9       	out	0x02, r24	; 2
     e9c:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << port____);
     e9e:	22 b1       	in	r18, 0x02	; 2
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     ea8:	02 c0       	rjmp	.+4      	; 0xeae <setToggleSwitchLED+0x52>
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	0a 94       	dec	r0
     eb0:	e2 f7       	brpl	.-8      	; 0xeaa <setToggleSwitchLED+0x4e>
     eb2:	82 2b       	or	r24, r18
     eb4:	82 b9       	out	0x02, r24	; 2
     eb6:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     eb8:	20 33       	cpi	r18, 0x30	; 48
     eba:	71 f4       	brne	.+28     	; 0xed8 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << port____);
     ebc:	25 b1       	in	r18, 0x05	; 5
     ebe:	81 e0       	ldi	r24, 0x01	; 1
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <setToggleSwitchLED+0x70>
     ec8:	88 0f       	add	r24, r24
     eca:	99 1f       	adc	r25, r25
     ecc:	0a 94       	dec	r0
     ece:	e2 f7       	brpl	.-8      	; 0xec8 <setToggleSwitchLED+0x6c>
     ed0:	80 95       	com	r24
     ed2:	82 23       	and	r24, r18
     ed4:	85 b9       	out	0x05, r24	; 5
     ed6:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << port____);
     ed8:	25 b1       	in	r18, 0x05	; 5
     eda:	81 e0       	ldi	r24, 0x01	; 1
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     ee2:	02 c0       	rjmp	.+4      	; 0xee8 <setToggleSwitchLED+0x8c>
     ee4:	88 0f       	add	r24, r24
     ee6:	99 1f       	adc	r25, r25
     ee8:	0a 94       	dec	r0
     eea:	e2 f7       	brpl	.-8      	; 0xee4 <setToggleSwitchLED+0x88>
     eec:	82 2b       	or	r24, r18
     eee:	85 b9       	out	0x05, r24	; 5
     ef0:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     ef2:	20 33       	cpi	r18, 0x30	; 48
     ef4:	71 f4       	brne	.+28     	; 0xf12 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << port____);
     ef6:	28 b1       	in	r18, 0x08	; 8
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f00:	02 c0       	rjmp	.+4      	; 0xf06 <setToggleSwitchLED+0xaa>
     f02:	88 0f       	add	r24, r24
     f04:	99 1f       	adc	r25, r25
     f06:	0a 94       	dec	r0
     f08:	e2 f7       	brpl	.-8      	; 0xf02 <setToggleSwitchLED+0xa6>
     f0a:	80 95       	com	r24
     f0c:	82 23       	and	r24, r18
     f0e:	88 b9       	out	0x08, r24	; 8
     f10:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << port____);
     f12:	28 b1       	in	r18, 0x08	; 8
     f14:	81 e0       	ldi	r24, 0x01	; 1
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f1c:	02 c0       	rjmp	.+4      	; 0xf22 <setToggleSwitchLED+0xc6>
     f1e:	88 0f       	add	r24, r24
     f20:	99 1f       	adc	r25, r25
     f22:	0a 94       	dec	r0
     f24:	e2 f7       	brpl	.-8      	; 0xf1e <setToggleSwitchLED+0xc2>
     f26:	82 2b       	or	r24, r18
     f28:	88 b9       	out	0x08, r24	; 8
     f2a:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f2c:	20 33       	cpi	r18, 0x30	; 48
     f2e:	71 f4       	brne	.+28     	; 0xf4c <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << port____);
     f30:	2b b1       	in	r18, 0x0b	; 11
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f3a:	02 c0       	rjmp	.+4      	; 0xf40 <setToggleSwitchLED+0xe4>
     f3c:	88 0f       	add	r24, r24
     f3e:	99 1f       	adc	r25, r25
     f40:	0a 94       	dec	r0
     f42:	e2 f7       	brpl	.-8      	; 0xf3c <setToggleSwitchLED+0xe0>
     f44:	80 95       	com	r24
     f46:	82 23       	and	r24, r18
     f48:	8b b9       	out	0x0b, r24	; 11
     f4a:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << port____);
     f4c:	2b b1       	in	r18, 0x0b	; 11
     f4e:	81 e0       	ldi	r24, 0x01	; 1
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f56:	02 c0       	rjmp	.+4      	; 0xf5c <setToggleSwitchLED+0x100>
     f58:	88 0f       	add	r24, r24
     f5a:	99 1f       	adc	r25, r25
     f5c:	0a 94       	dec	r0
     f5e:	e2 f7       	brpl	.-8      	; 0xf58 <setToggleSwitchLED+0xfc>
     f60:	82 2b       	or	r24, r18
     f62:	8b b9       	out	0x0b, r24	; 11
     f64:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     f66:	20 33       	cpi	r18, 0x30	; 48
     f68:	71 f4       	brne	.+28     	; 0xf86 <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << port____);
     f6a:	2e b1       	in	r18, 0x0e	; 14
     f6c:	81 e0       	ldi	r24, 0x01	; 1
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f74:	02 c0       	rjmp	.+4      	; 0xf7a <setToggleSwitchLED+0x11e>
     f76:	88 0f       	add	r24, r24
     f78:	99 1f       	adc	r25, r25
     f7a:	0a 94       	dec	r0
     f7c:	e2 f7       	brpl	.-8      	; 0xf76 <setToggleSwitchLED+0x11a>
     f7e:	80 95       	com	r24
     f80:	82 23       	and	r24, r18
     f82:	8e b9       	out	0x0e, r24	; 14
     f84:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << port____);
     f86:	2e b1       	in	r18, 0x0e	; 14
     f88:	81 e0       	ldi	r24, 0x01	; 1
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f90:	02 c0       	rjmp	.+4      	; 0xf96 <setToggleSwitchLED+0x13a>
     f92:	88 0f       	add	r24, r24
     f94:	99 1f       	adc	r25, r25
     f96:	0a 94       	dec	r0
     f98:	e2 f7       	brpl	.-8      	; 0xf92 <setToggleSwitchLED+0x136>
     f9a:	82 2b       	or	r24, r18
     f9c:	8e b9       	out	0x0e, r24	; 14
     f9e:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     fa0:	20 33       	cpi	r18, 0x30	; 48
     fa2:	71 f4       	brne	.+28     	; 0xfc0 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << port____);
     fa4:	21 b3       	in	r18, 0x11	; 17
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     fae:	02 c0       	rjmp	.+4      	; 0xfb4 <setToggleSwitchLED+0x158>
     fb0:	88 0f       	add	r24, r24
     fb2:	99 1f       	adc	r25, r25
     fb4:	0a 94       	dec	r0
     fb6:	e2 f7       	brpl	.-8      	; 0xfb0 <setToggleSwitchLED+0x154>
     fb8:	80 95       	com	r24
     fba:	82 23       	and	r24, r18
     fbc:	81 bb       	out	0x11, r24	; 17
     fbe:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << port____);
     fc0:	21 b3       	in	r18, 0x11	; 17
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     fca:	02 c0       	rjmp	.+4      	; 0xfd0 <setToggleSwitchLED+0x174>
     fcc:	88 0f       	add	r24, r24
     fce:	99 1f       	adc	r25, r25
     fd0:	0a 94       	dec	r0
     fd2:	e2 f7       	brpl	.-8      	; 0xfcc <setToggleSwitchLED+0x170>
     fd4:	82 2b       	or	r24, r18
     fd6:	81 bb       	out	0x11, r24	; 17
     fd8:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
     fda:	20 33       	cpi	r18, 0x30	; 48
     fdc:	71 f4       	brne	.+28     	; 0xffa <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << port____);
     fde:	24 b3       	in	r18, 0x14	; 20
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <setToggleSwitchLED+0x192>
     fea:	88 0f       	add	r24, r24
     fec:	99 1f       	adc	r25, r25
     fee:	0a 94       	dec	r0
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <setToggleSwitchLED+0x18e>
     ff2:	80 95       	com	r24
     ff4:	82 23       	and	r24, r18
     ff6:	84 bb       	out	0x14, r24	; 20
     ff8:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << port____);
     ffa:	24 b3       	in	r18, 0x14	; 20
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1004:	02 c0       	rjmp	.+4      	; 0x100a <setToggleSwitchLED+0x1ae>
    1006:	88 0f       	add	r24, r24
    1008:	99 1f       	adc	r25, r25
    100a:	0a 94       	dec	r0
    100c:	e2 f7       	brpl	.-8      	; 0x1006 <setToggleSwitchLED+0x1aa>
    100e:	82 2b       	or	r24, r18
    1010:	84 bb       	out	0x14, r24	; 20
    1012:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    1014:	20 33       	cpi	r18, 0x30	; 48
    1016:	81 f4       	brne	.+32     	; 0x1038 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << port____);
    1018:	e2 e0       	ldi	r30, 0x02	; 2
    101a:	f1 e0       	ldi	r31, 0x01	; 1
    101c:	20 81       	ld	r18, Z
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1026:	02 c0       	rjmp	.+4      	; 0x102c <setToggleSwitchLED+0x1d0>
    1028:	88 0f       	add	r24, r24
    102a:	99 1f       	adc	r25, r25
    102c:	0a 94       	dec	r0
    102e:	e2 f7       	brpl	.-8      	; 0x1028 <setToggleSwitchLED+0x1cc>
    1030:	80 95       	com	r24
    1032:	82 23       	and	r24, r18
    1034:	80 83       	st	Z, r24
    1036:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << port____);
    1038:	e2 e0       	ldi	r30, 0x02	; 2
    103a:	f1 e0       	ldi	r31, 0x01	; 1
    103c:	20 81       	ld	r18, Z
    103e:	81 e0       	ldi	r24, 0x01	; 1
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1046:	02 c0       	rjmp	.+4      	; 0x104c <setToggleSwitchLED+0x1f0>
    1048:	88 0f       	add	r24, r24
    104a:	99 1f       	adc	r25, r25
    104c:	0a 94       	dec	r0
    104e:	e2 f7       	brpl	.-8      	; 0x1048 <setToggleSwitchLED+0x1ec>
    1050:	82 2b       	or	r24, r18
    1052:	80 83       	st	Z, r24
    1054:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    1056:	20 33       	cpi	r18, 0x30	; 48
    1058:	81 f4       	brne	.+32     	; 0x107a <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << port____);
    105a:	e5 e0       	ldi	r30, 0x05	; 5
    105c:	f1 e0       	ldi	r31, 0x01	; 1
    105e:	20 81       	ld	r18, Z
    1060:	81 e0       	ldi	r24, 0x01	; 1
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1068:	02 c0       	rjmp	.+4      	; 0x106e <setToggleSwitchLED+0x212>
    106a:	88 0f       	add	r24, r24
    106c:	99 1f       	adc	r25, r25
    106e:	0a 94       	dec	r0
    1070:	e2 f7       	brpl	.-8      	; 0x106a <setToggleSwitchLED+0x20e>
    1072:	80 95       	com	r24
    1074:	82 23       	and	r24, r18
    1076:	80 83       	st	Z, r24
    1078:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << port____);
    107a:	e5 e0       	ldi	r30, 0x05	; 5
    107c:	f1 e0       	ldi	r31, 0x01	; 1
    107e:	20 81       	ld	r18, Z
    1080:	81 e0       	ldi	r24, 0x01	; 1
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1088:	02 c0       	rjmp	.+4      	; 0x108e <setToggleSwitchLED+0x232>
    108a:	88 0f       	add	r24, r24
    108c:	99 1f       	adc	r25, r25
    108e:	0a 94       	dec	r0
    1090:	e2 f7       	brpl	.-8      	; 0x108a <setToggleSwitchLED+0x22e>
    1092:	82 2b       	or	r24, r18
    1094:	80 83       	st	Z, r24
    1096:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    1098:	20 33       	cpi	r18, 0x30	; 48
    109a:	81 f4       	brne	.+32     	; 0x10bc <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << port____);
    109c:	e8 e0       	ldi	r30, 0x08	; 8
    109e:	f1 e0       	ldi	r31, 0x01	; 1
    10a0:	20 81       	ld	r18, Z
    10a2:	81 e0       	ldi	r24, 0x01	; 1
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    10aa:	02 c0       	rjmp	.+4      	; 0x10b0 <setToggleSwitchLED+0x254>
    10ac:	88 0f       	add	r24, r24
    10ae:	99 1f       	adc	r25, r25
    10b0:	0a 94       	dec	r0
    10b2:	e2 f7       	brpl	.-8      	; 0x10ac <setToggleSwitchLED+0x250>
    10b4:	80 95       	com	r24
    10b6:	82 23       	and	r24, r18
    10b8:	80 83       	st	Z, r24
    10ba:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << port____);
    10bc:	e8 e0       	ldi	r30, 0x08	; 8
    10be:	f1 e0       	ldi	r31, 0x01	; 1
    10c0:	20 81       	ld	r18, Z
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <setToggleSwitchLED+0x274>
    10cc:	88 0f       	add	r24, r24
    10ce:	99 1f       	adc	r25, r25
    10d0:	0a 94       	dec	r0
    10d2:	e2 f7       	brpl	.-8      	; 0x10cc <setToggleSwitchLED+0x270>
    10d4:	82 2b       	or	r24, r18
    10d6:	80 83       	st	Z, r24
    10d8:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    10da:	20 33       	cpi	r18, 0x30	; 48
    10dc:	81 f4       	brne	.+32     	; 0x10fe <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << port____);
    10de:	eb e0       	ldi	r30, 0x0B	; 11
    10e0:	f1 e0       	ldi	r31, 0x01	; 1
    10e2:	20 81       	ld	r18, Z
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <setToggleSwitchLED+0x296>
    10ee:	88 0f       	add	r24, r24
    10f0:	99 1f       	adc	r25, r25
    10f2:	0a 94       	dec	r0
    10f4:	e2 f7       	brpl	.-8      	; 0x10ee <setToggleSwitchLED+0x292>
    10f6:	80 95       	com	r24
    10f8:	82 23       	and	r24, r18
    10fa:	80 83       	st	Z, r24
    10fc:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << port____);
    10fe:	eb e0       	ldi	r30, 0x0B	; 11
    1100:	f1 e0       	ldi	r31, 0x01	; 1
    1102:	20 81       	ld	r18, Z
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    110c:	02 c0       	rjmp	.+4      	; 0x1112 <setToggleSwitchLED+0x2b6>
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    1112:	0a 94       	dec	r0
    1114:	e2 f7       	brpl	.-8      	; 0x110e <setToggleSwitchLED+0x2b2>
    1116:	82 2b       	or	r24, r18
    1118:	80 83       	st	Z, r24
    111a:	08 95       	ret

0000111c <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    111c:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    111e:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1120:	83 e0       	ldi	r24, 0x03	; 3
    1122:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    1126:	e8 9a       	sbi	0x1d, 0	; 29
	 //------------------------------------//

	 //Initializing
	 UCSR0B = 0;
    1128:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	 DDRB |= (1 << PINNR);		//OUTPUT
    112c:	20 9a       	sbi	0x04, 0	; 4
    112e:	08 95       	ret

00001130 <__tablejump2__>:
    1130:	ee 0f       	add	r30, r30
    1132:	ff 1f       	adc	r31, r31
    1134:	88 1f       	adc	r24, r24
    1136:	8b bf       	out	0x3b, r24	; 59
    1138:	07 90       	elpm	r0, Z+
    113a:	f6 91       	elpm	r31, Z
    113c:	e0 2d       	mov	r30, r0
    113e:	19 94       	eijmp

00001140 <calloc>:
    1140:	0f 93       	push	r16
    1142:	1f 93       	push	r17
    1144:	cf 93       	push	r28
    1146:	df 93       	push	r29
    1148:	86 9f       	mul	r24, r22
    114a:	80 01       	movw	r16, r0
    114c:	87 9f       	mul	r24, r23
    114e:	10 0d       	add	r17, r0
    1150:	96 9f       	mul	r25, r22
    1152:	10 0d       	add	r17, r0
    1154:	11 24       	eor	r1, r1
    1156:	c8 01       	movw	r24, r16
    1158:	0d d0       	rcall	.+26     	; 0x1174 <malloc>
    115a:	ec 01       	movw	r28, r24
    115c:	00 97       	sbiw	r24, 0x00	; 0
    115e:	21 f0       	breq	.+8      	; 0x1168 <calloc+0x28>
    1160:	a8 01       	movw	r20, r16
    1162:	60 e0       	ldi	r22, 0x00	; 0
    1164:	70 e0       	ldi	r23, 0x00	; 0
    1166:	27 d1       	rcall	.+590    	; 0x13b6 <memset>
    1168:	ce 01       	movw	r24, r28
    116a:	df 91       	pop	r29
    116c:	cf 91       	pop	r28
    116e:	1f 91       	pop	r17
    1170:	0f 91       	pop	r16
    1172:	08 95       	ret

00001174 <malloc>:
    1174:	0f 93       	push	r16
    1176:	1f 93       	push	r17
    1178:	cf 93       	push	r28
    117a:	df 93       	push	r29
    117c:	82 30       	cpi	r24, 0x02	; 2
    117e:	91 05       	cpc	r25, r1
    1180:	10 f4       	brcc	.+4      	; 0x1186 <malloc+0x12>
    1182:	82 e0       	ldi	r24, 0x02	; 2
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	e0 91 26 02 	lds	r30, 0x0226	; 0x800226 <__flp>
    118a:	f0 91 27 02 	lds	r31, 0x0227	; 0x800227 <__flp+0x1>
    118e:	20 e0       	ldi	r18, 0x00	; 0
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	a0 e0       	ldi	r26, 0x00	; 0
    1194:	b0 e0       	ldi	r27, 0x00	; 0
    1196:	30 97       	sbiw	r30, 0x00	; 0
    1198:	19 f1       	breq	.+70     	; 0x11e0 <malloc+0x6c>
    119a:	40 81       	ld	r20, Z
    119c:	51 81       	ldd	r21, Z+1	; 0x01
    119e:	02 81       	ldd	r16, Z+2	; 0x02
    11a0:	13 81       	ldd	r17, Z+3	; 0x03
    11a2:	48 17       	cp	r20, r24
    11a4:	59 07       	cpc	r21, r25
    11a6:	c8 f0       	brcs	.+50     	; 0x11da <malloc+0x66>
    11a8:	84 17       	cp	r24, r20
    11aa:	95 07       	cpc	r25, r21
    11ac:	69 f4       	brne	.+26     	; 0x11c8 <malloc+0x54>
    11ae:	10 97       	sbiw	r26, 0x00	; 0
    11b0:	31 f0       	breq	.+12     	; 0x11be <malloc+0x4a>
    11b2:	12 96       	adiw	r26, 0x02	; 2
    11b4:	0c 93       	st	X, r16
    11b6:	12 97       	sbiw	r26, 0x02	; 2
    11b8:	13 96       	adiw	r26, 0x03	; 3
    11ba:	1c 93       	st	X, r17
    11bc:	27 c0       	rjmp	.+78     	; 0x120c <malloc+0x98>
    11be:	00 93 26 02 	sts	0x0226, r16	; 0x800226 <__flp>
    11c2:	10 93 27 02 	sts	0x0227, r17	; 0x800227 <__flp+0x1>
    11c6:	22 c0       	rjmp	.+68     	; 0x120c <malloc+0x98>
    11c8:	21 15       	cp	r18, r1
    11ca:	31 05       	cpc	r19, r1
    11cc:	19 f0       	breq	.+6      	; 0x11d4 <malloc+0x60>
    11ce:	42 17       	cp	r20, r18
    11d0:	53 07       	cpc	r21, r19
    11d2:	18 f4       	brcc	.+6      	; 0x11da <malloc+0x66>
    11d4:	9a 01       	movw	r18, r20
    11d6:	bd 01       	movw	r22, r26
    11d8:	ef 01       	movw	r28, r30
    11da:	df 01       	movw	r26, r30
    11dc:	f8 01       	movw	r30, r16
    11de:	db cf       	rjmp	.-74     	; 0x1196 <malloc+0x22>
    11e0:	21 15       	cp	r18, r1
    11e2:	31 05       	cpc	r19, r1
    11e4:	f9 f0       	breq	.+62     	; 0x1224 <malloc+0xb0>
    11e6:	28 1b       	sub	r18, r24
    11e8:	39 0b       	sbc	r19, r25
    11ea:	24 30       	cpi	r18, 0x04	; 4
    11ec:	31 05       	cpc	r19, r1
    11ee:	80 f4       	brcc	.+32     	; 0x1210 <malloc+0x9c>
    11f0:	8a 81       	ldd	r24, Y+2	; 0x02
    11f2:	9b 81       	ldd	r25, Y+3	; 0x03
    11f4:	61 15       	cp	r22, r1
    11f6:	71 05       	cpc	r23, r1
    11f8:	21 f0       	breq	.+8      	; 0x1202 <malloc+0x8e>
    11fa:	fb 01       	movw	r30, r22
    11fc:	93 83       	std	Z+3, r25	; 0x03
    11fe:	82 83       	std	Z+2, r24	; 0x02
    1200:	04 c0       	rjmp	.+8      	; 0x120a <malloc+0x96>
    1202:	90 93 27 02 	sts	0x0227, r25	; 0x800227 <__flp+0x1>
    1206:	80 93 26 02 	sts	0x0226, r24	; 0x800226 <__flp>
    120a:	fe 01       	movw	r30, r28
    120c:	32 96       	adiw	r30, 0x02	; 2
    120e:	44 c0       	rjmp	.+136    	; 0x1298 <malloc+0x124>
    1210:	fe 01       	movw	r30, r28
    1212:	e2 0f       	add	r30, r18
    1214:	f3 1f       	adc	r31, r19
    1216:	81 93       	st	Z+, r24
    1218:	91 93       	st	Z+, r25
    121a:	22 50       	subi	r18, 0x02	; 2
    121c:	31 09       	sbc	r19, r1
    121e:	39 83       	std	Y+1, r19	; 0x01
    1220:	28 83       	st	Y, r18
    1222:	3a c0       	rjmp	.+116    	; 0x1298 <malloc+0x124>
    1224:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1228:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    122c:	23 2b       	or	r18, r19
    122e:	41 f4       	brne	.+16     	; 0x1240 <malloc+0xcc>
    1230:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1234:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1238:	30 93 25 02 	sts	0x0225, r19	; 0x800225 <__brkval+0x1>
    123c:	20 93 24 02 	sts	0x0224, r18	; 0x800224 <__brkval>
    1240:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1244:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1248:	21 15       	cp	r18, r1
    124a:	31 05       	cpc	r19, r1
    124c:	41 f4       	brne	.+16     	; 0x125e <malloc+0xea>
    124e:	2d b7       	in	r18, 0x3d	; 61
    1250:	3e b7       	in	r19, 0x3e	; 62
    1252:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1256:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    125a:	24 1b       	sub	r18, r20
    125c:	35 0b       	sbc	r19, r21
    125e:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__brkval>
    1262:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__brkval+0x1>
    1266:	e2 17       	cp	r30, r18
    1268:	f3 07       	cpc	r31, r19
    126a:	a0 f4       	brcc	.+40     	; 0x1294 <malloc+0x120>
    126c:	2e 1b       	sub	r18, r30
    126e:	3f 0b       	sbc	r19, r31
    1270:	28 17       	cp	r18, r24
    1272:	39 07       	cpc	r19, r25
    1274:	78 f0       	brcs	.+30     	; 0x1294 <malloc+0x120>
    1276:	ac 01       	movw	r20, r24
    1278:	4e 5f       	subi	r20, 0xFE	; 254
    127a:	5f 4f       	sbci	r21, 0xFF	; 255
    127c:	24 17       	cp	r18, r20
    127e:	35 07       	cpc	r19, r21
    1280:	48 f0       	brcs	.+18     	; 0x1294 <malloc+0x120>
    1282:	4e 0f       	add	r20, r30
    1284:	5f 1f       	adc	r21, r31
    1286:	50 93 25 02 	sts	0x0225, r21	; 0x800225 <__brkval+0x1>
    128a:	40 93 24 02 	sts	0x0224, r20	; 0x800224 <__brkval>
    128e:	81 93       	st	Z+, r24
    1290:	91 93       	st	Z+, r25
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <malloc+0x124>
    1294:	e0 e0       	ldi	r30, 0x00	; 0
    1296:	f0 e0       	ldi	r31, 0x00	; 0
    1298:	cf 01       	movw	r24, r30
    129a:	df 91       	pop	r29
    129c:	cf 91       	pop	r28
    129e:	1f 91       	pop	r17
    12a0:	0f 91       	pop	r16
    12a2:	08 95       	ret

000012a4 <free>:
    12a4:	cf 93       	push	r28
    12a6:	df 93       	push	r29
    12a8:	00 97       	sbiw	r24, 0x00	; 0
    12aa:	09 f4       	brne	.+2      	; 0x12ae <free+0xa>
    12ac:	81 c0       	rjmp	.+258    	; 0x13b0 <free+0x10c>
    12ae:	fc 01       	movw	r30, r24
    12b0:	32 97       	sbiw	r30, 0x02	; 2
    12b2:	13 82       	std	Z+3, r1	; 0x03
    12b4:	12 82       	std	Z+2, r1	; 0x02
    12b6:	a0 91 26 02 	lds	r26, 0x0226	; 0x800226 <__flp>
    12ba:	b0 91 27 02 	lds	r27, 0x0227	; 0x800227 <__flp+0x1>
    12be:	10 97       	sbiw	r26, 0x00	; 0
    12c0:	81 f4       	brne	.+32     	; 0x12e2 <free+0x3e>
    12c2:	20 81       	ld	r18, Z
    12c4:	31 81       	ldd	r19, Z+1	; 0x01
    12c6:	82 0f       	add	r24, r18
    12c8:	93 1f       	adc	r25, r19
    12ca:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    12ce:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    12d2:	28 17       	cp	r18, r24
    12d4:	39 07       	cpc	r19, r25
    12d6:	51 f5       	brne	.+84     	; 0x132c <free+0x88>
    12d8:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__brkval+0x1>
    12dc:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__brkval>
    12e0:	67 c0       	rjmp	.+206    	; 0x13b0 <free+0x10c>
    12e2:	ed 01       	movw	r28, r26
    12e4:	20 e0       	ldi	r18, 0x00	; 0
    12e6:	30 e0       	ldi	r19, 0x00	; 0
    12e8:	ce 17       	cp	r28, r30
    12ea:	df 07       	cpc	r29, r31
    12ec:	40 f4       	brcc	.+16     	; 0x12fe <free+0x5a>
    12ee:	4a 81       	ldd	r20, Y+2	; 0x02
    12f0:	5b 81       	ldd	r21, Y+3	; 0x03
    12f2:	9e 01       	movw	r18, r28
    12f4:	41 15       	cp	r20, r1
    12f6:	51 05       	cpc	r21, r1
    12f8:	f1 f0       	breq	.+60     	; 0x1336 <free+0x92>
    12fa:	ea 01       	movw	r28, r20
    12fc:	f5 cf       	rjmp	.-22     	; 0x12e8 <free+0x44>
    12fe:	d3 83       	std	Z+3, r29	; 0x03
    1300:	c2 83       	std	Z+2, r28	; 0x02
    1302:	40 81       	ld	r20, Z
    1304:	51 81       	ldd	r21, Z+1	; 0x01
    1306:	84 0f       	add	r24, r20
    1308:	95 1f       	adc	r25, r21
    130a:	c8 17       	cp	r28, r24
    130c:	d9 07       	cpc	r29, r25
    130e:	59 f4       	brne	.+22     	; 0x1326 <free+0x82>
    1310:	88 81       	ld	r24, Y
    1312:	99 81       	ldd	r25, Y+1	; 0x01
    1314:	84 0f       	add	r24, r20
    1316:	95 1f       	adc	r25, r21
    1318:	02 96       	adiw	r24, 0x02	; 2
    131a:	91 83       	std	Z+1, r25	; 0x01
    131c:	80 83       	st	Z, r24
    131e:	8a 81       	ldd	r24, Y+2	; 0x02
    1320:	9b 81       	ldd	r25, Y+3	; 0x03
    1322:	93 83       	std	Z+3, r25	; 0x03
    1324:	82 83       	std	Z+2, r24	; 0x02
    1326:	21 15       	cp	r18, r1
    1328:	31 05       	cpc	r19, r1
    132a:	29 f4       	brne	.+10     	; 0x1336 <free+0x92>
    132c:	f0 93 27 02 	sts	0x0227, r31	; 0x800227 <__flp+0x1>
    1330:	e0 93 26 02 	sts	0x0226, r30	; 0x800226 <__flp>
    1334:	3d c0       	rjmp	.+122    	; 0x13b0 <free+0x10c>
    1336:	e9 01       	movw	r28, r18
    1338:	fb 83       	std	Y+3, r31	; 0x03
    133a:	ea 83       	std	Y+2, r30	; 0x02
    133c:	49 91       	ld	r20, Y+
    133e:	59 91       	ld	r21, Y+
    1340:	c4 0f       	add	r28, r20
    1342:	d5 1f       	adc	r29, r21
    1344:	ec 17       	cp	r30, r28
    1346:	fd 07       	cpc	r31, r29
    1348:	61 f4       	brne	.+24     	; 0x1362 <free+0xbe>
    134a:	80 81       	ld	r24, Z
    134c:	91 81       	ldd	r25, Z+1	; 0x01
    134e:	84 0f       	add	r24, r20
    1350:	95 1f       	adc	r25, r21
    1352:	02 96       	adiw	r24, 0x02	; 2
    1354:	e9 01       	movw	r28, r18
    1356:	99 83       	std	Y+1, r25	; 0x01
    1358:	88 83       	st	Y, r24
    135a:	82 81       	ldd	r24, Z+2	; 0x02
    135c:	93 81       	ldd	r25, Z+3	; 0x03
    135e:	9b 83       	std	Y+3, r25	; 0x03
    1360:	8a 83       	std	Y+2, r24	; 0x02
    1362:	e0 e0       	ldi	r30, 0x00	; 0
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	12 96       	adiw	r26, 0x02	; 2
    1368:	8d 91       	ld	r24, X+
    136a:	9c 91       	ld	r25, X
    136c:	13 97       	sbiw	r26, 0x03	; 3
    136e:	00 97       	sbiw	r24, 0x00	; 0
    1370:	19 f0       	breq	.+6      	; 0x1378 <free+0xd4>
    1372:	fd 01       	movw	r30, r26
    1374:	dc 01       	movw	r26, r24
    1376:	f7 cf       	rjmp	.-18     	; 0x1366 <free+0xc2>
    1378:	8d 91       	ld	r24, X+
    137a:	9c 91       	ld	r25, X
    137c:	11 97       	sbiw	r26, 0x01	; 1
    137e:	9d 01       	movw	r18, r26
    1380:	2e 5f       	subi	r18, 0xFE	; 254
    1382:	3f 4f       	sbci	r19, 0xFF	; 255
    1384:	82 0f       	add	r24, r18
    1386:	93 1f       	adc	r25, r19
    1388:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    138c:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    1390:	28 17       	cp	r18, r24
    1392:	39 07       	cpc	r19, r25
    1394:	69 f4       	brne	.+26     	; 0x13b0 <free+0x10c>
    1396:	30 97       	sbiw	r30, 0x00	; 0
    1398:	29 f4       	brne	.+10     	; 0x13a4 <free+0x100>
    139a:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <__flp+0x1>
    139e:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp>
    13a2:	02 c0       	rjmp	.+4      	; 0x13a8 <free+0x104>
    13a4:	13 82       	std	Z+3, r1	; 0x03
    13a6:	12 82       	std	Z+2, r1	; 0x02
    13a8:	b0 93 25 02 	sts	0x0225, r27	; 0x800225 <__brkval+0x1>
    13ac:	a0 93 24 02 	sts	0x0224, r26	; 0x800224 <__brkval>
    13b0:	df 91       	pop	r29
    13b2:	cf 91       	pop	r28
    13b4:	08 95       	ret

000013b6 <memset>:
    13b6:	dc 01       	movw	r26, r24
    13b8:	01 c0       	rjmp	.+2      	; 0x13bc <memset+0x6>
    13ba:	6d 93       	st	X+, r22
    13bc:	41 50       	subi	r20, 0x01	; 1
    13be:	50 40       	sbci	r21, 0x00	; 0
    13c0:	e0 f7       	brcc	.-8      	; 0x13ba <memset+0x4>
    13c2:	08 95       	ret

000013c4 <_exit>:
    13c4:	f8 94       	cli

000013c6 <__stop_program>:
    13c6:	ff cf       	rjmp	.-2      	; 0x13c6 <__stop_program>
