Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Sep  1 22:51:02 2016
| Host              : jupiter running 64-bit Ubuntu 14.04.3 LTS
| Command           : report_timing_summary -file ./outputs/post_route_timing_summary.rpt
| Design            : demo_top
| Device            : 7v2000t-flg1925
| Speed File        : -2  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rx (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rgbdata_en_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/data/up_clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/uart_rxd_inst/rxd_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/uart_rxd_inst/rxd_state_reg[1]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/start/up_clk_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/stop/up_clk_reg/C (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: uart/uart_rxd_inst/stopBit_reg/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: uart/uart_txd_inst/a/out_clk_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h1/fpga_h_sync_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 643 pins that are not constrained for maximum delay. (HIGH)

 There are 3 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0               559963        0.033        0.000                      0               559963        0.000        0.000                       0                229792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_p        {0.000 50.000}       100.000         10.000          
  clk_out1_dcm0  {0.000 3.125}        6.250           160.000         
  clk_out2_dcm0  {0.000 100.000}      200.000         5.000           
  clk_out3_dcm0  {0.000 20.000}       40.000          25.000          
  clk_out4_dcm0  {0.000 50.000}       100.000         10.000          
  clkfbout_dcm0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                          0.000        0.000                       0                     1  
  clk_out1_dcm0        0.179        0.000                      0               558900        0.033        0.000                      0               558900        2.483        0.000                       0                229096  
  clk_out2_dcm0      186.461        0.000                      0                    8        0.711        0.000                      0                    8       13.360        0.000                       0                   166  
  clk_out3_dcm0       30.792        0.000                      0                  479        0.155        0.000                      0                  479       19.600        0.000                       0                   367  
  clk_out4_dcm0       96.858        0.000                      0                  326        0.105        0.000                      0                  326       49.600        0.000                       0                   159  
  clkfbout_dcm0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_dcm0  clk_out1_dcm0        2.096        0.000                      0                   91        0.094        0.000                      0                   91  
clk_out1_dcm0  clk_out2_dcm0        1.623        0.000                      0                  160        0.098        0.000                      0                  160  
clk_out2_dcm0  clk_out3_dcm0       33.265        0.000                      0                   94        0.117        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform:           { 0 50 }
Period:             100.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual   Slack   Location         Pin                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     100.000  98.929  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   100.000  0.000   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm0
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 inst0/nnt/nn1/lcal3/tmp_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inst0/nnt/nn1/inst4705/m2/carry_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_dcm0 rise@6.250ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.223ns (4.195%)  route 5.093ns (95.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 4.985 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.636ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      1.826    -1.667    inst0/nnt/nn1/lcal3/fast_clk
    SLR Crossing[1->2]
    SLICE_X93Y375                                                     r  inst0/nnt/nn1/lcal3/tmp_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y375        FDCE (Prop_fdce_C_Q)         0.223    -1.444 r  inst0/nnt/nn1/lcal3/tmp_reg[31]_rep/Q
                         net (fo=8393, routed)        5.093     3.649    inst0/nnt/nn1/inst4705/m2/I1
    SLICE_X58Y320        FDRE                                         r  inst0/nnt/nn1/inst4705/m2/carry_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      6.250     6.250 r  
    AE40                                              0.000     6.250 r  sys_clk_p
                         net (fo=0)                   0.000     6.250    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811     7.061 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.047    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.428     1.619 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.379    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083     3.462 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      1.523     4.985    inst0/nnt/nn1/inst4705/m2/fast_clk
    SLR Crossing[1->2]
    SLICE_X58Y320                                                     r  inst0/nnt/nn1/inst4705/m2/carry_reg_reg[1]/C
                         clock pessimism             -0.659     4.326    
                         clock uncertainty           -0.320     4.006    
    SLICE_X58Y320        FDRE (Setup_fdre_C_CE)      -0.178     3.828    inst0/nnt/nn1/inst4705/m2/carry_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inst0/nnt/nn4/inst2562/pl0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inst0/nnt/nn4/inst2562/a2/prev_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm0 rise@0.000ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.848%)  route 0.124ns (49.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      0.885    -0.280    inst0/nnt/nn4/inst2562/fast_clk
    SLR Crossing[1->2]
    SLICE_X433Y350                                                    r  inst0/nnt/nn4/inst2562/pl0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X433Y350       FDRE (Prop_fdre_C_Q)         0.100    -0.180 r  inst0/nnt/nn4/inst2562/pl0_reg/Q
                         net (fo=3, routed)           0.124    -0.057    inst0/nnt/nn4/inst2562/a0/pl0
    SLICE_X432Y349       LUT6 (Prop_lut6_I1_O)        0.028    -0.029 r  inst0/nnt/nn4/inst2562/a0/prev_cout_i_1__16778/O
                         net (fo=1, routed)           0.000    -0.029    inst0/nnt/nn4/inst2562/a2/prev_cout
    SLICE_X432Y349       FDCE                                         r  inst0/nnt/nn4/inst2562/a2/prev_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      1.049    -0.355    inst0/nnt/nn4/inst2562/a2/fast_clk
    SLR Crossing[1->2]
    SLICE_X432Y349                                                    r  inst0/nnt/nn4/inst2562/a2/prev_cout_reg/C
                         clock pessimism              0.207    -0.148    
    SLICE_X432Y349       FDCE (Hold_fdce_C_D)         0.087    -0.061    inst0/nnt/nn4/inst2562/a2/prev_cout_reg
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm0
Waveform:           { 0 3.125 }
Period:             6.250
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                           
Min Period        n/a     BUFG/I              n/a            1.408     6.250   4.841    BUFGCTRL_X0Y33   dcm0/inst/clkout1_buf/I                       
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.250   207.110  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT0               
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     3.125   2.483    SLICE_X74Y400    inst0/nnt/nn0/inst1002/tmp_reg[14]_srl15/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.125   2.483    SLICE_X106Y393   inst0/nnt/nn0/inst1000/tmp_reg[14]_srl15/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm0
  To Clock:  clk_out2_dcm0

Setup :            0  Failing Endpoints,  Worst Slack      186.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             186.461ns  (required time - arrival time)
  Source:                 inst0/detect_num6_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst0/max_10/detectNum_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_dcm0 rise@200.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 1.851ns (14.517%)  route 10.899ns (85.483%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 199.061 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         2.070    -1.423    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X36Y423                                                     r  inst0/detect_num6_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y423        FDRE (Prop_fdre_C_Q)         0.223    -1.200 r  inst0/detect_num6_reg2_reg[12]/Q
                         net (fo=21, routed)          2.647     1.447    inst0/max_10/I7[12]
    SLICE_X32Y417        LUT4 (Prop_lut4_I1_O)        0.043     1.490 r  inst0/max_10/detectNum[3]_i_463/O
                         net (fo=1, routed)           0.000     1.490    inst0/max_10/n_0_detectNum[3]_i_463
    SLICE_X32Y417        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.685 r  inst0/max_10/detectNum_reg[3]_i_295/CO[3]
                         net (fo=56, routed)          1.432     3.117    inst0/max_10/imax56/out1
    SLICE_X39Y416        LUT3 (Prop_lut3_I1_O)        0.043     3.160 r  inst0/max_10/detectNum[1]_i_261/O
                         net (fo=4, routed)           0.558     3.718    inst0/max_10/max56[5]
    SLICE_X38Y415        LUT6 (Prop_lut6_I5_O)        0.043     3.761 r  inst0/max_10/detectNum[3]_i_557/O
                         net (fo=1, routed)           0.194     3.955    inst0/max_10/n_0_detectNum[3]_i_557
    SLICE_X38Y416        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     4.157 r  inst0/max_10/detectNum_reg[3]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.157    inst0/max_10/n_0_detectNum_reg[3]_i_466
    SLICE_X38Y417        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.211 r  inst0/max_10/detectNum_reg[3]_i_296/CO[3]
                         net (fo=16, routed)          1.080     5.291    inst0/max_10/imax567/out1
    SLICE_X34Y414        LUT5 (Prop_lut5_I3_O)        0.053     5.344 r  inst0/max_10/detectNum[3]_i_293/O
                         net (fo=7, routed)           0.534     5.878    inst0/max_10/max567[1]
    SLICE_X31Y415        LUT6 (Prop_lut6_I5_O)        0.138     6.016 r  inst0/max_10/detectNum[3]_i_575/O
                         net (fo=1, routed)           0.307     6.323    inst0/max_10/n_0_detectNum[3]_i_575
    SLICE_X29Y414        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.592 r  inst0/max_10/detectNum_reg[3]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.592    inst0/max_10/n_0_detectNum_reg[3]_i_504
    SLICE_X29Y415        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.645 r  inst0/max_10/detectNum_reg[3]_i_384/CO[3]
                         net (fo=16, routed)          1.034     7.679    inst0/max_10/imaxhh/out1
    SLICE_X21Y415        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  inst0/max_10/detectNum[3]_i_381/O
                         net (fo=10, routed)          0.975     8.696    inst0/max_10/highHalf[2]
    SLICE_X25Y410        LUT4 (Prop_lut4_I2_O)        0.043     8.739 r  inst0/max_10/detectNum[1]_i_176/O
                         net (fo=1, routed)           0.000     8.739    inst0/max_10/n_0_detectNum[1]_i_176
    SLICE_X25Y410        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.006 r  inst0/max_10/detectNum_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.006    inst0/max_10/n_0_detectNum_reg[1]_i_58
    SLICE_X25Y411        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.059 r  inst0/max_10/detectNum_reg[1]_i_10/CO[3]
                         net (fo=2, routed)           0.912     9.972    inst0/max_10/out318_in
    SLICE_X28Y419        LUT6 (Prop_lut6_I5_O)        0.043    10.015 f  inst0/max_10/detectNum[1]_i_3/O
                         net (fo=2, routed)           0.358    10.373    inst0/max_10/n_0_detectNum[1]_i_3
    SLICE_X25Y419        LUT2 (Prop_lut2_I0_O)        0.043    10.416 r  inst0/max_10/detectNum[3]_i_4/O
                         net (fo=3, routed)           0.363    10.778    inst0/max_10/n_0_detectNum[3]_i_4
    SLICE_X22Y417        LUT6 (Prop_lut6_I1_O)        0.043    10.821 r  inst0/max_10/detectNum[3]_i_1/O
                         net (fo=4, routed)           0.506    11.327    inst0/max_10/n_0_detectNum[3]_i_1
    SLICE_X24Y420        FDRE                                         r  inst0/max_10/detectNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                    200.000   200.000 r  
    AE40                                              0.000   200.000 r  sys_clk_p
                         net (fo=0)                   0.000   200.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811   200.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.428   195.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   197.129    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083   197.212 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.849   199.061    inst0/max_10/CLK
    SLR Crossing[1->2]
    SLICE_X24Y420                                                     r  inst0/max_10/detectNum_reg[0]/C
                         clock pessimism             -0.525   198.536    
                         clock uncertainty           -0.547   197.989    
    SLICE_X24Y420        FDRE (Setup_fdre_C_CE)      -0.201   197.788    inst0/max_10/detectNum_reg[0]
  -------------------------------------------------------------------
                         required time                        197.788    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                186.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 inst0/detect_num5_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst0/max_10/detectNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm0 rise@0.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.268ns (33.121%)  route 0.541ns (66.879%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.126ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.009    -0.156    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X29Y420                                                     r  inst0/detect_num5_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y420        FDRE (Prop_fdre_C_Q)         0.100    -0.056 r  inst0/detect_num5_reg2_reg[14]/Q
                         net (fo=21, routed)          0.124     0.068    inst0/max_10/I6[14]
    SLICE_X28Y418        LUT6 (Prop_lut6_I2_O)        0.028     0.096 r  inst0/max_10/detectNum[1]_i_22/O
                         net (fo=1, routed)           0.000     0.096    inst0/max_10/n_0_detectNum[1]_i_22
    SLICE_X28Y418        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.180 r  inst0/max_10/detectNum_reg[1]_i_5/CO[3]
                         net (fo=2, routed)           0.242     0.421    inst0/max_10/out213_in
    SLICE_X30Y419        LUT3 (Prop_lut3_I2_O)        0.028     0.449 r  inst0/max_10/xlnx_opt_LUT_detectNum[0]_i_1_3/O
                         net (fo=1, routed)           0.175     0.625    inst0/max_10/xlnx_opt_n_0_detectNum[0]_i_1_4
    SLICE_X24Y420        LUT6 (Prop_lut6_I2_O)        0.028     0.653 r  inst0/max_10/xlnx_opt_LUT_detectNum[0]_i_1_8/O
                         net (fo=1, routed)           0.000     0.653    inst0/max_10/n_0_detectNum[0]_i_1
    SLICE_X24Y420        FDRE                                         r  inst0/max_10/detectNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.278    -0.126    inst0/max_10/CLK
    SLR Crossing[1->2]
    SLICE_X24Y420                                                     r  inst0/max_10/detectNum_reg[0]/C
                         clock pessimism              0.007    -0.119    
    SLICE_X24Y420        FDRE (Hold_fdre_C_D)         0.061    -0.058    inst0/max_10/detectNum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.711    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dcm0
Waveform:           { 0 100 }
Period:             200.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                               
Min Period        n/a     BUFG/I              n/a            1.408     200.000  198.591  BUFGCTRL_X0Y34   dcm0/inst/clkout2_buf/I           
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   200.000  13.360   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT1   
Low Pulse Width   Fast    FDRE/C              n/a            0.400     100.000  99.600   SLICE_X38Y423    inst0/detect_num7_reg2_reg[15]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.350     100.000  99.650   SLICE_X28Y408    inst0/detect_num0_reg2_reg[0]/C   



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dcm0
  To Clock:  clk_out3_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       30.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.792ns  (required time - arrival time)
  Source:                 DN/col_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DN/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_dcm0 rise@40.000ns - clk_out3_dcm0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 1.352ns (15.430%)  route 7.410ns (84.570%))
  Logic Levels:           12  (CARRY4=5 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 39.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.823ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         2.094    -1.399    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X13Y440                                                     r  DN/col_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y440        FDRE (Prop_fdre_C_Q)         0.223    -1.176 r  DN/col_reg[20]/Q
                         net (fo=22, routed)          2.731     1.555    DN/col_reg[20]
    SLICE_X7Y429         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     1.791 r  DN/data_out_reg[10]_i_178/CO[3]
                         net (fo=1, routed)           0.000     1.791    DN/n_0_data_out_reg[10]_i_178
    SLICE_X7Y430         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.844 r  DN/data_out_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000     1.844    DN/n_0_data_out_reg[10]_i_112
    SLICE_X7Y431         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.897 r  DN/data_out_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000     1.897    DN/n_0_data_out_reg[10]_i_111
    SLICE_X7Y432         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.008 f  DN/data_out_reg[10]_i_110/O[2]
                         net (fo=1, routed)           0.638     2.646    DN/n_5_data_out_reg[10]_i_110
    SLICE_X8Y428         LUT2 (Prop_lut2_I1_O)        0.122     2.768 r  DN/data_out[10]_i_47/O
                         net (fo=1, routed)           0.000     2.768    DN/n_0_data_out[10]_i_47
    SLICE_X8Y428         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.961 f  DN/data_out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.679     3.640    DN/data_out247_in
    SLICE_X12Y430        LUT2 (Prop_lut2_I0_O)        0.043     3.683 f  DN/data_out[10]_i_6/O
                         net (fo=7, routed)           0.739     4.422    DN/data_out148_out
    SLICE_X18Y427        LUT2 (Prop_lut2_I0_O)        0.043     4.465 f  DN/data_out[11]_i_37/O
                         net (fo=1, routed)           0.431     4.896    DN/g6/I3
    SLICE_X16Y427        LUT6 (Prop_lut6_I0_O)        0.043     4.939 f  DN/g6/data_out[11]_i_12/O
                         net (fo=2, routed)           0.536     5.474    inst0/max_10/I2
    SLICE_X22Y428        LUT5 (Prop_lut5_I4_O)        0.051     5.525 f  inst0/max_10/data_out[7]_i_12/O
                         net (fo=2, routed)           0.636     6.162    DN/g9/I8
    SLICE_X17Y430        LUT6 (Prop_lut6_I2_O)        0.138     6.300 r  DN/g9/xlnx_opt_LUT_data_out[6]_i_2_2/O
                         net (fo=3, routed)           1.020     7.320    DN/g9/n_0_data_out[6]_i_2
    SLICE_X21Y427        LUT4 (Prop_lut4_I0_O)        0.043     7.363 r  DN/g9/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     7.363    DN/n_0_g9
    SLICE_X21Y427        FDCE                                         r  DN/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                     40.000    40.000 r  
    AE40                                              0.000    40.000 r  sys_clk_p
                         net (fo=0)                   0.000    40.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    40.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.428    35.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    37.129    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083    37.212 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.847    39.059    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X21Y427                                                     r  DN/data_out_reg[6]/C
                         clock pessimism             -0.525    38.534    
                         clock uncertainty           -0.413    38.121    
    SLICE_X21Y427        FDCE (Setup_fdce_C_D)        0.034    38.155    DN/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         38.155    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 30.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 X_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dcm0 rise@0.000ns - clk_out3_dcm0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.171ns (70.610%)  route 0.071ns (29.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.122ns
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.013    -0.152    lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X42Y442                                                     r  X_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y442        FDCE (Prop_fdce_C_Q)         0.107    -0.045 r  X_reg[7]/Q
                         net (fo=17, routed)          0.071     0.026    n_0_X_reg[7]
    SLICE_X42Y442        LUT5 (Prop_lut5_I3_O)        0.064     0.090 r  X[9]_i_1/O
                         net (fo=1, routed)           0.000     0.090    X[9]
    SLICE_X42Y442        FDCE                                         r  X_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.282    -0.122    lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X42Y442                                                     r  X_reg[9]/C
                         clock pessimism             -0.030    -0.152    
    SLICE_X42Y442        FDCE (Hold_fdce_C_D)         0.087    -0.065    X_reg[9]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_dcm0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                        
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     40.000  38.161   RAMB18_X0Y164    DN/string_ram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT2                                                                                                                                            
Low Pulse Width   Slow    FDCE/C              n/a            0.400     20.000  19.600   SLICE_X17Y429    DN/data_out_reg[5]/C                                                                                                                                                       
High Pulse Width  Fast    FDRE/C              n/a            0.350     20.000  19.650   SLICE_X16Y413    DN/detect_num1_reg[5]/C                                                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_dcm0
  To Clock:  clk_out4_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       96.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.858ns  (required time - arrival time)
  Source:                 x_way_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_dcm0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out4_dcm0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_dcm0 rise@100.000ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.674ns (30.698%)  route 1.522ns (69.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 99.080 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.979ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         2.011    -1.482    clk10
    SLR Crossing[1->2]
    SLICE_X59Y443                                                     r  x_way_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y443        FDPE (Prop_fdpe_C_Q)         0.223    -1.259 r  x_way_reg[0]/Q
                         net (fo=8, routed)           0.721    -0.538    x_way[0]
    SLICE_X56Y443        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302    -0.236 r  ram_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.236    n_0_ram_i_3
    SLICE_X56Y444        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.087 r  ram_i_2/O[3]
                         net (fo=2, routed)           0.801     0.713    ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y176        RAMB18E1                                     r  ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_dcm0 rise edge)
                                                    100.000   100.000 r  
    AE40                                              0.000   100.000 r  sys_clk_p
                         net (fo=0)                   0.000   100.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811   100.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.428    95.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.760    97.129    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083    97.212 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.868    99.080    ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[1->2]
    RAMB18_X1Y176                                                     r  ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.525    98.555    
                         clock uncertainty           -0.491    98.065    
    RAMB18_X1Y176        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.493    97.572    ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         97.572    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 96.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bs0/data_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_dcm0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bs0/data_out_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_dcm0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_dcm0 rise@0.000ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.174%)  route 0.103ns (50.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.119ns
    Source Clock Delay      (SCD):    -0.151ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.014    -0.151    bs0/clk10
    SLR Crossing[1->2]
    SLICE_X40Y446                                                     r  bs0/data_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y446        FDCE (Prop_fdce_C_Q)         0.100    -0.051 r  bs0/data_buf_reg[3]/Q
                         net (fo=1, routed)           0.103     0.052    bs0/p_0_in[19]
    SLICE_X38Y446        FDRE                                         r  bs0/data_out_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.285    -0.119    bs0/clk10
    SLR Crossing[1->2]
    SLICE_X38Y446                                                     r  bs0/data_out_reg_reg[19]/C
                         clock pessimism              0.007    -0.112    
    SLICE_X38Y446        FDRE (Hold_fdre_C_D)         0.059    -0.053    bs0/data_out_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_dcm0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                                                                                                             
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     100.000  98.161   RAMB18_X1Y176    ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT3                                                                                                                                 
Low Pulse Width   Slow    FDPE/C              n/a            0.400     50.000   49.600   SLICE_X58Y444    blk_x_reg[3]/C                                                                                                                                                  
High Pulse Width  Fast    FDPE/C              n/a            0.350     50.000   49.650   SLICE_X58Y443    blk_x_reg[0]/C                                                                                                                                                  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm0
  To Clock:  clkfbout_dcm0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack   Location         Pin                              
Min Period  n/a     BUFG/I              n/a            1.408     100.000  98.591  BUFGCTRL_X0Y36   dcm0/inst/clkf_buf/I             
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   100.000  0.000   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKFBIN  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_dcm0
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 bs0/data_out_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_dcm0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst0/nnt/p2s0/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_dcm0 rise@6.250ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.309ns (9.550%)  route 2.927ns (90.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.316 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.837ns
  Clock Uncertainty:      0.611ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.979ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         2.088    -1.405    bs0/clk10
    SLR Crossing[1->2]
    SLICE_X38Y447                                                     r  bs0/data_out_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y447        FDRE (Prop_fdre_C_Q)         0.259    -1.146 r  bs0/data_out_reg_reg[22]/Q
                         net (fo=1, routed)           2.927     1.780    inst0/nnt/p2s0/I4[5]
    SLICE_X39Y447        LUT3 (Prop_lut3_I2_O)        0.050     1.830 r  inst0/nnt/p2s0/tmp[6]_i_1__252/O
                         net (fo=1, routed)           0.000     1.830    inst0/nnt/p2s0/tmp_0[6]
    SLICE_X39Y447        FDRE                                         r  inst0/nnt/p2s0/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      6.250     6.250 r  
    AE40                                              0.000     6.250 r  sys_clk_p
                         net (fo=0)                   0.000     6.250    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811     7.061 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.047    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.428     1.619 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.379    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083     3.462 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      1.854     5.316    inst0/nnt/p2s0/fast_clk
    SLR Crossing[1->2]
    SLICE_X39Y447                                                     r  inst0/nnt/p2s0/tmp_reg[6]/C
                         clock pessimism             -0.837     4.479    
                         clock uncertainty           -0.611     3.868    
    SLICE_X39Y447        FDRE (Setup_fdre_C_D)        0.058     3.926    inst0/nnt/p2s0/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bs2/data_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_dcm0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst0/nnt/p2s5/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm0 rise@0.000ns - clk_out4_dcm0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.132ns (11.756%)  route 0.991ns (88.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.120ns
    Source Clock Delay      (SCD):    -0.151ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.611ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.979ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out4_dcm0
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout4_buf/O
                         net (fo=157, routed)         1.014    -0.151    bs2/clk10
    SLR Crossing[1->2]
    SLICE_X39Y439                                                     r  bs2/data_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y439        FDRE (Prop_fdre_C_Q)         0.100    -0.051 r  bs2/data_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.991     0.939    inst0/nnt/p2s5/I6[2]
    SLICE_X39Y440        LUT3 (Prop_lut3_I2_O)        0.032     0.971 r  inst0/nnt/p2s5/tmp[3]_i_1__634/O
                         net (fo=1, routed)           0.000     0.971    inst0/nnt/p2s5/tmp[3]
    SLICE_X39Y440        FDRE                                         r  inst0/nnt/p2s5/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      1.284    -0.120    inst0/nnt/p2s5/fast_clk
    SLR Crossing[1->2]
    SLICE_X39Y440                                                     r  inst0/nnt/p2s5/tmp_reg[3]/C
                         clock pessimism              0.312     0.192    
                         clock uncertainty            0.611     0.802    
    SLICE_X39Y440        FDRE (Hold_fdre_C_D)         0.075     0.877    inst0/nnt/p2s5/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm0
  To Clock:  clk_out2_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        1.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 inst0/detect_num9_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inst0/detect_num9_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_dcm0 rise@200.000ns - clk_out1_dcm0 rise@193.750ns)
  Data Path Delay:        3.576ns  (logic 0.259ns (7.243%)  route 3.317ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 199.063 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.409ns = ( 192.341 - 193.750 ) 
    Clock Pessimism Removal (CPR):    -0.837ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                    193.750   193.750 r  
    AE40                                              0.000   193.750 r  sys_clk_p
                         net (fo=0)                   0.000   193.750    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913   194.663 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   195.744    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.462   188.282 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.882   190.164    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093   190.257 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      2.084   192.341    inst0/fast_clk
    SLR Crossing[1->2]
    SLICE_X34Y413                                                     r  inst0/detect_num9_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y413        FDRE (Prop_fdre_C_Q)         0.259   192.600 r  inst0/detect_num9_reg_reg[8]/Q
                         net (fo=1, routed)           3.317   195.917    inst0/detect_num9_reg[8]
    SLICE_X35Y413        FDRE                                         r  inst0/detect_num9_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                    200.000   200.000 r  
    AE40                                              0.000   200.000 r  sys_clk_p
                         net (fo=0)                   0.000   200.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811   200.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.428   195.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760   197.129    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083   197.212 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.851   199.063    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X35Y413                                                     r  inst0/detect_num9_reg2_reg[8]/C
                         clock pessimism             -0.837   198.226    
                         clock uncertainty           -0.667   197.559    
    SLICE_X35Y413        FDRE (Setup_fdre_C_D)       -0.019   197.540    inst0/detect_num9_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                        197.540    
                         arrival time                        -195.917    
  -------------------------------------------------------------------
                         slack                                  1.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 inst0/detect_num5_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inst0/detect_num5_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm0 rise@0.000ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.100ns (8.536%)  route 1.072ns (91.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.125ns
    Source Clock Delay      (SCD):    -0.154ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout1_buf/O
                         net (fo=229094, routed)      1.011    -0.154    inst0/fast_clk
    SLR Crossing[1->2]
    SLICE_X35Y417                                                     r  inst0/detect_num5_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y417        FDRE (Prop_fdre_C_Q)         0.100    -0.054 r  inst0/detect_num5_reg_reg[3]/Q
                         net (fo=1, routed)           1.072     1.017    inst0/detect_num5_reg[3]
    SLICE_X34Y416        FDRE                                         r  inst0/detect_num5_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.279    -0.125    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X34Y416                                                     r  inst0/detect_num5_reg2_reg[3]/C
                         clock pessimism              0.312     0.187    
                         clock uncertainty            0.667     0.853    
    SLICE_X34Y416        FDRE (Hold_fdre_C_D)         0.066     0.919    inst0/detect_num5_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm0
  To Clock:  clk_out3_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       33.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.265ns  (required time - arrival time)
  Source:                 inst0/max_10/detectNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DN/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_dcm0 rise@40.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.438ns (7.635%)  route 5.299ns (92.365%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 39.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.837ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         2.080    -1.413    inst0/max_10/CLK
    SLR Crossing[1->2]
    SLICE_X24Y420                                                     r  inst0/max_10/detectNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y420        FDRE (Prop_fdre_C_Q)         0.223    -1.190 f  inst0/max_10/detectNum_reg[0]/Q
                         net (fo=13, routed)          1.698     0.508    inst0/max_10/led_wire[0]
    SLICE_X22Y421        LUT4 (Prop_lut4_I3_O)        0.043     0.551 f  inst0/max_10/V_led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.596     2.147    DN/g3/led[0]
    SLICE_X16Y427        LUT6 (Prop_lut6_I0_O)        0.043     2.190 r  DN/g3/data_out[7]_i_7/O
                         net (fo=1, routed)           0.358     2.548    DN/g4/I28
    SLICE_X17Y427        LUT6 (Prop_lut6_I2_O)        0.043     2.591 f  DN/g4/data_out[7]_i_2/O
                         net (fo=2, routed)           0.627     3.218    DN/g9/I6
    SLICE_X17Y430        LUT6 (Prop_lut6_I4_O)        0.043     3.261 r  DN/g9/xlnx_opt_LUT_data_out[6]_i_2_2/O
                         net (fo=3, routed)           1.020     4.281    DN/g9/n_0_data_out[6]_i_2
    SLICE_X21Y427        LUT4 (Prop_lut4_I0_O)        0.043     4.324 r  DN/g9/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     4.324    DN/n_0_g9
    SLICE_X21Y427        FDCE                                         r  DN/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                     40.000    40.000 r  
    AE40                                              0.000    40.000 r  sys_clk_p
                         net (fo=0)                   0.000    40.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    40.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.428    35.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    37.129    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083    37.212 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.847    39.059    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X21Y427                                                     r  DN/data_out_reg[6]/C
                         clock pessimism             -0.837    38.222    
                         clock uncertainty           -0.667    37.555    
    SLICE_X21Y427        FDCE (Setup_fdce_C_D)        0.034    37.589    DN/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         37.589    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 33.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst0/detect_num3_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DN/detect_num3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dcm0 rise@0.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.175ns (14.562%)  route 1.027ns (85.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.119ns
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout2_buf/O
                         net (fo=164, routed)         1.015    -0.150    inst0/CLK
    SLR Crossing[1->2]
    SLICE_X34Y410                                                     r  inst0/detect_num3_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y410        FDRE (Prop_fdre_C_Q)         0.107    -0.043 r  inst0/detect_num3_reg2_reg[3]/Q
                         net (fo=13, routed)          1.027     0.983    bc3/detect_num3[1]
    SLICE_X16Y415        LUT3 (Prop_lut3_I1_O)        0.068     1.051 r  bc3/detect_num3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.051    DN/I46[1]
    SLICE_X16Y415        FDRE                                         r  DN/detect_num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out3_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout3_buf/O
                         net (fo=366, routed)         1.285    -0.119    DN/lcd_clk_OBUF
    SLR Crossing[1->2]
    SLICE_X16Y415                                                     r  DN/detect_num3_reg[2]/C
                         clock pessimism              0.312     0.193    
                         clock uncertainty            0.667     0.859    
    SLICE_X16Y415        FDRE (Hold_fdre_C_D)         0.075     0.934    DN/detect_num3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.117    





