<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="DIV4PLL" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 02 19 21:22:49.961" version="5.8" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="DIV4PLL.lpc" type="lpc" modified="2022 02 19 21:22:39.019"/>
		<File name="DIV4PLL.v" type="top_level_verilog" modified="2022 02 19 21:22:39.091"/>
		<File name="DIV4PLL_tmpl.v" type="template_verilog" modified="2022 02 19 21:22:39.091"/>
  </Package>
</DiamondModule>
