
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015989                       # Number of seconds simulated
sim_ticks                                 15989242500                       # Number of ticks simulated
final_tick                                15989242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55916                       # Simulator instruction rate (inst/s)
host_op_rate                                    96971                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19329953                       # Simulator tick rate (ticks/s)
host_mem_usage                                2040136                       # Number of bytes of host memory used
host_seconds                                   827.17                       # Real time elapsed on the host
sim_insts                                    46252107                       # Number of instructions simulated
sim_ops                                      80211725                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10300480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10300480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1245696                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1245696                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       160945                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             160945                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19464                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19464                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    644213133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            644213133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     77908381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            77908381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    722121514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           722121514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     160945                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19464                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   160945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10300032                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1244224                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10300480                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1245696                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10521                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9825                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9640                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9968                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10337                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1393                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1159                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1165                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1065                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              934                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1095                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1039                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1433                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1234                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15988115500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               160945                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19464                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  80798                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  42476                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9974                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4198                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1632                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    579                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    179                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   280                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   800                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1220                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1202                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1204                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        98278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   117.459452                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.995323                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   125.506318                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        69370     70.59%     70.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18012     18.33%     88.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4587      4.67%     93.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2764      2.81%     96.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1681      1.71%     98.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1369      1.39%     99.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          233      0.24%     99.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          129      0.13%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          133      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        98278                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1175                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    136.954894                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.538020                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1883.612098                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1173     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1175                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1175                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.545532                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.522848                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.882980                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             837     71.23%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              43      3.66%     74.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             288     24.51%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.51%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1175                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4366830500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7384418000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 804690000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27133.62                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               45883.62                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      644.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       77.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   644.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    77.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.64                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.18                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   78076                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4021                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                48.51                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.66                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     88621.50                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   45.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               329104020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               174922935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              554385300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              46849500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1249563120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1423883370                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32701920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5271755010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      307095840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       121021860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9511638015                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           594.877338                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12780382500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     20877750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    528856000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    420147750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    800006250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2658748500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11560606250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               372629460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               198042075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              594712020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54632520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1230509280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1550547060                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            31054080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5224755660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      209987040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       129160710                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9596130525                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           600.161673                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12507457000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14968750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    520682000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    503182500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    546670500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2945130500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11458608250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10272256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10272256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1234624                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1234624                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       160504                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             160504                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        19291                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             19291                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    642447946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            642447946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     77215916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            77215916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    719663861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           719663861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     160504                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     19291                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   160504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   19291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10271552                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1233152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10272256                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1234624                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9808                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9336                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9921                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10317                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9964                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1347                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1135                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1153                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1041                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              980                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1129                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1443                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1413                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1450                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1287                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1220                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15988652000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               160504                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               19291                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  80583                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41820                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21084                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9948                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4356                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1774                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    651                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    210                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     57                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1214                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1195                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        97890                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   117.519665                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    90.088409                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   125.311279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        68940     70.43%     70.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        18046     18.43%     88.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4677      4.78%     93.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2654      2.71%     96.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1733      1.77%     98.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1352      1.38%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          222      0.23%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          145      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          121      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        97890                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1166                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    137.631218                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    56.602971                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1926.371259                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1165     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1166                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1166                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.524871                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.502584                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.875405                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             846     72.56%     72.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              37      3.17%     75.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             274     23.50%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               9      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1166                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4393674500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7402918250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 802465000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    27376.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46126.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      642.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       77.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   642.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    77.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.62                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.08                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   77967                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3898                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                48.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               20.21                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     88927.12                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   45.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               326683560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               173625045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              552471780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              46301400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1242802080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1414129530                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32715360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5266393590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      309037920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       123801765                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9488075610                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           593.403697                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12801736750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     19473500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    525918000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    448734000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    804739750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2640518250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11549859000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               372293880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               197867505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              593448240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54277560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1250792400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1547214840                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32684640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5227010010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      262231200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       104921355                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9643007130                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           603.093432                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12511117500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     19618250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    529364000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    364885000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    682679000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2928986250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11463710000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10288640                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10288640                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1244032                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1244032                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       160760                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             160760                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19438                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19438                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    643472635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            643472635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     77804311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            77804311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    721276946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           721276946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     160760                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19438                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   160760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10288000                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1242432                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10288640                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1244032                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10385                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9935                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9814                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9587                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9369                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9179                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9352                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9761                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9498                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9920                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10810                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10687                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11029                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11104                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10367                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9953                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1352                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1138                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1174                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1172                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1057                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              912                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              996                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1097                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1020                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1126                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1415                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1429                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1532                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1516                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1292                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1185                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15988299500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               160760                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19438                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  80533                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  42004                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  20797                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9993                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4524                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1838                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    723                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    252                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     63                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   280                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   328                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   804                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1114                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1216                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1212                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1196                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1203                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1213                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1209                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1196                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1198                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1189                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1207                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1200                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1186                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    28                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        98233                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   117.377745                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    89.940889                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   125.252037                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        69406     70.65%     70.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18000     18.32%     88.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4528      4.61%     93.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2683      2.73%     96.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1751      1.78%     98.10% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1420      1.45%     99.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          197      0.20%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          128      0.13%     99.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          120      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        98233                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1174                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    136.907155                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    56.123295                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1879.893472                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1173     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1174                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1174                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.535775                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.513542                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.873986                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             839     71.47%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              49      4.17%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             278     23.68%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               8      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1174                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4529054500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7543117000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 803750000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28174.52                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46924.52                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      643.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       77.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   643.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    77.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.63                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.30                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   77988                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3941                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                48.52                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.27                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     88726.29                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   45.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               327340440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               173985570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              552507480                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              46447560                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1419546240                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33527040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5281463820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      298842720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       122808045                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9505495065                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           594.484083                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12789196500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     20944500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    528326750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    428569000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    778125500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2650774750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11582502000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               374050320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               198808665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              595247520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              54888300                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1240343520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1549388820                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            32269920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5222293260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      231905280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       121665285                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9621253230                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           601.732898                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12507246750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     18226250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    524884000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    450236500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    603711750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2938845500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11453338500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10294720                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10294720                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1242112                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1242112                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       160855                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             160855                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19408                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19408                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    643852890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            643852890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     77684231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            77684231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    721537121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           721537121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     160855                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19408                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   160855                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10294208                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1240448                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10294720                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1242112                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10466                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9963                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9770                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9581                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9312                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9178                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9333                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9754                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9540                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9986                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10806                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10687                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10991                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           11047                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10444                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9989                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1376                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1133                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1122                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1153                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1022                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              910                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              989                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1128                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1059                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1142                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1430                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1438                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1459                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1476                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1320                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1225                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15988917000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               160855                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19408                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  81545                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42018                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20602                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9785                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4254                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1700                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    645                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    211                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     60                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   267                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   311                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   808                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1139                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1210                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1207                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1220                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1197                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1201                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1207                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1199                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1198                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1198                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1194                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1201                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1196                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1197                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1187                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    39                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        98424                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   117.187678                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.842233                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   125.154530                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        69591     70.71%     70.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17988     18.28%     88.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4542      4.61%     93.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2721      2.76%     96.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1733      1.76%     98.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1390      1.41%     99.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          208      0.21%     99.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          115      0.12%     99.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          136      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        98424                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1173                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    137.109974                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    56.674932                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1823.453137                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1170     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::61440-63487            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1173                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1173                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.523444                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.500530                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.889168                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             857     73.06%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              34      2.90%     75.96% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             269     22.93%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              10      0.85%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               3      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1173                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4475753500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7491634750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 804235000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    27826.15                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46576.15                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      643.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       77.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   643.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    77.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.64                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.37                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   77804                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3996                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                48.37                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.59                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     88697.72                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   45.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               327804540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               174228450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              552328980                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              46108260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1427459550                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            32467200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5279617590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      294732480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       120578685                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9501855855                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           594.265542                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12774080750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     19010250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    527550000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    428565500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    767632500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2668322500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11578161750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               374978520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               199290630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              596118600                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              55065780                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1229894640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1548219750                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            30938400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5223360870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      213262080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       128592870                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9599902560                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           600.397584                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12512836250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     14878250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    520422000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    502945500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    555189000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2940298750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11455509000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                109                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       29404062                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3516220                       # Number of instructions committed
system.cpu00.committedOps                     6067330                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5995359                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu00.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       482522                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5995359                       # number of integer instructions
system.cpu00.num_fp_insts                       72526                       # number of float instructions
system.cpu00.num_int_register_reads          11968239                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5150266                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3298955                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2622055                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1403505                       # number of memory refs
system.cpu00.num_load_insts                   1025519                       # Number of load instructions
system.cpu00.num_store_insts                   377986                       # Number of store instructions
system.cpu00.num_idle_cycles             2367169.475361                       # Number of idle cycles
system.cpu00.num_busy_cycles             27036892.524639                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.919495                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.080505                       # Percentage of idle cycles
system.cpu00.Branches                          553337                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4535718     74.76%     75.13% # Class of executed instruction
system.cpu00.op_class::IntMult                  16820      0.28%     75.40% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.61%     76.01% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51856      0.85%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.87% # Class of executed instruction
system.cpu00.op_class::MemRead                1010484     16.65%     93.52% # Class of executed instruction
system.cpu00.op_class::MemWrite                376157      6.20%     99.72% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6067330                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22100175                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2995761                       # Number of instructions committed
system.cpu01.committedOps                     5241962                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5170077                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       421590                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5170077                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10346901                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4446898                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2963328                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2317857                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1097464                       # number of memory refs
system.cpu01.num_load_insts                    780395                       # Number of load instructions
system.cpu01.num_store_insts                   317069                       # Number of store instructions
system.cpu01.num_idle_cycles             6826851.857891                       # Number of idle cycles
system.cpu01.num_busy_cycles             15273323.142109                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.691095                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.308905                       # Percentage of idle cycles
system.cpu01.Branches                          492312                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4016509     76.62%     77.05% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.71%     78.08% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu01.op_class::MemRead                 765368     14.60%     93.66% # Class of executed instruction
system.cpu01.op_class::MemWrite                315240      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5241962                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       22117991                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2994744                       # Number of instructions committed
system.cpu02.committedOps                     5240300                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5168415                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       421461                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5168415                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads          10343804                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4445494                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2962593                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2317263                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1096940                       # number of memory refs
system.cpu02.num_load_insts                    779949                       # Number of load instructions
system.cpu02.num_store_insts                   316991                       # Number of store instructions
system.cpu02.num_idle_cycles             6820032.830766                       # Number of idle cycles
system.cpu02.num_busy_cycles             15297958.169234                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.691652                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.308348                       # Percentage of idle cycles
system.cpu02.Branches                          492132                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4015371     76.62%     77.05% # Class of executed instruction
system.cpu02.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.71%     78.08% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      0.99%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     79.07% # Class of executed instruction
system.cpu02.op_class::MemRead                 764922     14.60%     93.66% # Class of executed instruction
system.cpu02.op_class::MemWrite                315162      6.01%     99.68% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5240300                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                109                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29433988                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3537361                       # Number of instructions committed
system.cpu03.committedOps                     6101016                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6029045                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu03.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       485031                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6029045                       # number of integer instructions
system.cpu03.num_fp_insts                       72526                       # number of float instructions
system.cpu03.num_int_register_reads          12034196                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5178934                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3312773                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2634563                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1415877                       # number of memory refs
system.cpu03.num_load_insts                   1035419                       # Number of load instructions
system.cpu03.num_store_insts                   380458                       # Number of store instructions
system.cpu03.num_idle_cycles             2342033.846138                       # Number of idle cycles
system.cpu03.num_busy_cycles             27091954.153862                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.920431                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.079569                       # Percentage of idle cycles
system.cpu03.Branches                          555883                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4557032     74.69%     75.06% # Class of executed instruction
system.cpu03.op_class::IntMult                  16820      0.28%     75.34% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36978      0.61%     75.94% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51856      0.85%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.79% # Class of executed instruction
system.cpu03.op_class::MemRead                1020384     16.72%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                378629      6.21%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6101016                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24645987                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3167171                       # Number of instructions committed
system.cpu04.committedOps                     5512831                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5440946                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       441483                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5440946                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10879658                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4677997                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3072717                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2417405                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1198530                       # number of memory refs
system.cpu04.num_load_insts                    861509                       # Number of load instructions
system.cpu04.num_store_insts                   337021                       # Number of store instructions
system.cpu04.num_idle_cycles             5651194.871287                       # Number of idle cycles
system.cpu04.num_busy_cycles             18994792.128713                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.770705                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.229295                       # Percentage of idle cycles
system.cpu04.Branches                          512136                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4186306     75.94%     76.34% # Class of executed instruction
system.cpu04.op_class::IntMult                  16808      0.30%     76.65% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.67%     77.32% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.94%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.26% # Class of executed instruction
system.cpu04.op_class::MemRead                 846482     15.35%     93.61% # Class of executed instruction
system.cpu04.op_class::MemWrite                335192      6.08%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5512831                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29636079                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3666755                       # Number of instructions committed
system.cpu05.committedOps                     6290249                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6218235                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       496973                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6218235                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          12415917                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5344206                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3378732                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2693972                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1493953                       # number of memory refs
system.cpu05.num_load_insts                   1101621                       # Number of load instructions
system.cpu05.num_store_insts                   392332                       # Number of store instructions
system.cpu05.num_idle_cycles             2170826.082630                       # Number of idle cycles
system.cpu05.num_busy_cycles             27465252.917370                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.926751                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.073249                       # Percentage of idle cycles
system.cpu05.Branches                          567938                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4668133     74.21%     74.57% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.27%     74.84% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.59%     75.42% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.82%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.25% # Class of executed instruction
system.cpu05.op_class::MemRead                1086582     17.27%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                390503      6.21%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6290249                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                121                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31768918                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3851281                       # Number of instructions committed
system.cpu06.committedOps                     6600313                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6528256                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu06.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       522056                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6528256                       # number of integer instructions
system.cpu06.num_fp_insts                       72618                       # number of float instructions
system.cpu06.num_int_register_reads          13014222                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5604031                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3516901                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2819209                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1600197                       # number of memory refs
system.cpu06.num_load_insts                   1182723                       # Number of load instructions
system.cpu06.num_store_insts                   417474                       # Number of store instructions
system.cpu06.num_idle_cycles             208193.630862                       # Number of idle cycles
system.cpu06.num_busy_cycles             31560724.369138                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993447                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006553                       # Percentage of idle cycles
system.cpu06.Branches                          593003                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4871897     73.81%     74.15% # Class of executed instruction
system.cpu06.op_class::IntMult                  16832      0.26%     74.41% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.56%     74.97% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51928      0.79%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.76% # Class of executed instruction
system.cpu06.op_class::MemRead                1167680     17.69%     93.45% # Class of executed instruction
system.cpu06.op_class::MemWrite                415645      6.30%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6600313                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12124106                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664821                       # Number of instructions committed
system.cpu07.committedOps                     4697695                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625810                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378924                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625810                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290189                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987961                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728681                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104499                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905239                       # number of memory refs
system.cpu07.num_load_insts                    630866                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7527454.648629                       # Number of idle cycles
system.cpu07.num_busy_cycles             4596651.351371                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379133                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620867                       # Percentage of idle cycles
system.cpu07.Branches                          449678                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664467     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615839     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697695                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                109                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       29410866                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3482213                       # Number of instructions committed
system.cpu08.committedOps                     6031247                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5959276                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu08.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       482108                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5959276                       # number of integer instructions
system.cpu08.num_fp_insts                       72526                       # number of float instructions
system.cpu08.num_int_register_reads          11886066                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5115015                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3296688                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2619961                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1381083                       # number of memory refs
system.cpu08.num_load_insts                   1003534                       # Number of load instructions
system.cpu08.num_store_insts                   377549                       # Number of store instructions
system.cpu08.num_idle_cycles             2361459.537628                       # Number of idle cycles
system.cpu08.num_busy_cycles             27049406.462372                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.919708                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.080292                       # Percentage of idle cycles
system.cpu08.Branches                          552942                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4522057     74.98%     75.35% # Class of executed instruction
system.cpu08.op_class::IntMult                  16820      0.28%     75.63% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.61%     76.24% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51856      0.86%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::MemRead                 988499     16.39%     93.49% # Class of executed instruction
system.cpu08.op_class::MemWrite                375720      6.23%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6031247                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                103                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       27070764                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3339695                       # Number of instructions committed
system.cpu09.committedOps                     5787036                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5715108                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu09.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       461794                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5715108                       # number of integer instructions
system.cpu09.num_fp_insts                       72480                       # number of float instructions
system.cpu09.num_int_register_reads          11417757                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4911505                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3184714                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2518638                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1299757                       # number of memory refs
system.cpu09.num_load_insts                    942512                       # Number of load instructions
system.cpu09.num_store_insts                   357245                       # Number of store instructions
system.cpu09.num_idle_cycles             4154535.682809                       # Number of idle cycles
system.cpu09.num_busy_cycles             22916228.317191                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.846531                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.153469                       # Percentage of idle cycles
system.cpu09.Branches                          532577                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4359228     75.33%     75.72% # Class of executed instruction
system.cpu09.op_class::IntMult                  16814      0.29%     76.01% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36971      0.64%     76.64% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51820      0.90%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.54% # Class of executed instruction
system.cpu09.op_class::MemRead                 927481     16.03%     93.57% # Class of executed instruction
system.cpu09.op_class::MemWrite                355416      6.14%     99.71% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5787036                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19438263                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2819032                       # Number of instructions committed
system.cpu10.committedOps                     4962018                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4890133                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400947                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4890133                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9796980                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4208240                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2849779                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2214667                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      993440                       # number of memory refs
system.cpu10.num_load_insts                    696989                       # Number of load instructions
system.cpu10.num_store_insts                   296451                       # Number of store instructions
system.cpu10.num_idle_cycles             7622629.193910                       # Number of idle cycles
system.cpu10.num_busy_cycles             11815633.806090                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.607854                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.392146                       # Percentage of idle cycles
system.cpu10.Branches                          471644                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3840589     77.40%     77.85% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.74%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 681962     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294622      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4962018                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                103                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       27069510                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3309987                       # Number of instructions committed
system.cpu11.committedOps                     5758268                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5686340                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu11.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       461982                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5686340                       # number of integer instructions
system.cpu11.num_fp_insts                       72480                       # number of float instructions
system.cpu11.num_int_register_reads          11349793                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4882361                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3185729                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2519616                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1279877                       # number of memory refs
system.cpu11.num_load_insts                    922406                       # Number of load instructions
system.cpu11.num_store_insts                   357471                       # Number of store instructions
system.cpu11.num_idle_cycles             4155404.732215                       # Number of idle cycles
system.cpu11.num_busy_cycles             22914105.267785                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.846491                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.153509                       # Percentage of idle cycles
system.cpu11.Branches                          532727                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4350340     75.55%     75.94% # Class of executed instruction
system.cpu11.op_class::IntMult                  16814      0.29%     76.23% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.64%     76.87% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51820      0.90%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.77% # Class of executed instruction
system.cpu11.op_class::MemRead                 907375     15.76%     93.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                355642      6.18%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5758268                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                121                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31978485                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4090028                       # Number of instructions committed
system.cpu12.committedOps                     6962851                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6890794                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu12.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       546813                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6890794                       # number of integer instructions
system.cpu12.num_fp_insts                       72618                       # number of float instructions
system.cpu12.num_int_register_reads          13736235                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5917051                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3653087                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2942953                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1742797                       # number of memory refs
system.cpu12.num_load_insts                   1300608                       # Number of load instructions
system.cpu12.num_store_insts                   442189                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             31978484.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          617806                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22467      0.32%      0.32% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5091835     73.13%     73.45% # Class of executed instruction
system.cpu12.op_class::IntMult                  16832      0.24%     73.69% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36992      0.53%     74.22% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51928      0.75%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     74.97% # Class of executed instruction
system.cpu12.op_class::MemRead                1285565     18.46%     93.43% # Class of executed instruction
system.cpu12.op_class::MemWrite                440360      6.32%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6962851                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       19415409                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2817038                       # Number of instructions committed
system.cpu13.committedOps                     4958609                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             4886724                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       400664                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    4886724                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads           9790406                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4205397                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2848229                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2213239                       # number of times the CC registers were written
system.cpu13.num_mem_refs                      992282                       # number of memory refs
system.cpu13.num_load_insts                    696127                       # Number of load instructions
system.cpu13.num_store_insts                   296155                       # Number of store instructions
system.cpu13.num_idle_cycles             7627542.670069                       # Number of idle cycles
system.cpu13.num_busy_cycles             11787866.329931                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.607140                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.392860                       # Percentage of idle cycles
system.cpu13.Branches                          471374                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3838338     77.41%     77.86% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::MemRead                 681100     13.74%     93.72% # Class of executed instruction
system.cpu13.op_class::MemWrite                294326      5.94%     99.66% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  4958609                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4670367                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15989242500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4320799                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              573571                       # Transaction distribution
system.piobus.trans_dist::ReadResp             573571                       # Transaction distribution
system.piobus.trans_dist::WriteReq                458                       # Transaction distribution
system.piobus.trans_dist::WriteResp               458                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       106944                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       106944                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46376                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46376                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        46196                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        46196                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       109490                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       109490                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        66178                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        66178                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       121328                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       121328                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       146176                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       146176                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3742                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3742                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       106550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       106550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        86402                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        86402                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25708                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25708                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        86552                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        86552                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       170978                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       170978                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        25438                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        25438                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1148058                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       427776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       427776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       185504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       185504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       184784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       184784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       437960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       437960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       264712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       264712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       485312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       485312                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       584704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       584704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       426200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       426200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       345608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       345608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       346208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       346208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       683912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       683912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       101752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       101752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4592232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           469863500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           333598500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          119483500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           51321500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           51104500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          123235500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          73257500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         132948500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         160921000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3718500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         119986500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          96782000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28341500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          96804500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         182797000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          28073500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.2                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4921836                       # delay histogram for all message
system.ruby.delayHist::mean                 13.387958                       # delay histogram for all message
system.ruby.delayHist::gmean                11.881449                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.112842                       # delay histogram for all message
system.ruby.delayHist                    |      662122     13.45%     13.45% |     3234575     65.72%     79.17% |      383653      7.79%     86.97% |      451219      9.17%     96.13% |      190124      3.86%    100.00% |         143      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4921836                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78792440                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011255                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78782458     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78792440                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78792440                      
system.ruby.latency_hist_seqr::mean          3.389367                      
system.ruby.latency_hist_seqr::gmean         1.492414                      
system.ruby.latency_hist_seqr::stdev        18.502248                      
system.ruby.latency_hist_seqr            |    78761451     99.96%     99.96% |       18697      0.02%     99.98% |       11577      0.01%    100.00% |         554      0.00%    100.00% |         148      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78792440                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77947276                      
system.ruby.hit_latency_hist_seqr::mean      1.763401                      
system.ruby.hit_latency_hist_seqr::gmean     1.422998                      
system.ruby.hit_latency_hist_seqr::stdev     1.306684                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    58112262     74.55%     74.55% |           0      0.00%     74.55% |           0      0.00%     74.55% |    19835014     25.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77947276                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       845164                      
system.ruby.miss_latency_hist_seqr::mean   153.347974                      
system.ruby.miss_latency_hist_seqr::gmean   120.671173                      
system.ruby.miss_latency_hist_seqr::stdev    95.005045                      
system.ruby.miss_latency_hist_seqr       |      814175     96.33%     96.33% |       18697      2.21%     98.55% |       11577      1.37%     99.92% |         554      0.07%     99.98% |         148      0.02%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       845164                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1280114                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        70632                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1350746                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4649561                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1700                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4651261                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1034883                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40106                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1074989                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4008332                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1682                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4010014                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       951578                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29721                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       981299                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3790814                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1670                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3792484                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1175619                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        61695                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1237314                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4412945                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1721                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4414666                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1554799                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       103222                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1658021                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5342369                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1763                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5344132                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits       950635                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        29641                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       980276                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3788056                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3789759                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1034434                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        40121                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1074555                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4006363                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2486                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4008849                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1288542                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        73303                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1361845                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4675648                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1737                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4677385                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1115935                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        50219                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1166154                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4218886                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4220596                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1355738                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        78264                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1434002                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4819385                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4821095                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1437341                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        90481                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1527822                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5063687                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1729                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5065416                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884766                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904081                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581432                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583097                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1257666                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        70855                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1328521                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4624823                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1712                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4626535                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1196983                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        60286                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1257269                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4430920                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2537                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4433457                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12262                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40302                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        52564                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12335                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40172                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        52507                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12221                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40238                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        52459                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        13040                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40326                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        53366                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12486                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40430                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52916                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12611                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40482                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        53093                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        16701                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40496                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        57197                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11633                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40313                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51946                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12280                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        40159                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        52439                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12347                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40313                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        52660                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12205                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        40080                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        52285                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11803                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40288                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        52091                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11959                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40313                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        52272                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12301                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40348                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        52649                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12142                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40552                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        52694                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        12003                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        40023                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        52026                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2993213                      
system.ruby.network.routers00.buffer_writes      2993213                      
system.ruby.network.routers00.sw_input_arbiter_activity      3045008                      
system.ruby.network.routers00.sw_output_arbiter_activity      2993213                      
system.ruby.network.routers00.crossbar_activity      2993213                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2443600                      
system.ruby.network.routers01.buffer_writes      2443600                      
system.ruby.network.routers01.sw_input_arbiter_activity      2463630                      
system.ruby.network.routers01.sw_output_arbiter_activity      2443600                      
system.ruby.network.routers01.crossbar_activity      2443600                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3147141                      
system.ruby.network.routers02.buffer_writes      3147141                      
system.ruby.network.routers02.sw_input_arbiter_activity      3189335                      
system.ruby.network.routers02.sw_output_arbiter_activity      3147141                      
system.ruby.network.routers02.crossbar_activity      3147141                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      3238940                      
system.ruby.network.routers03.buffer_writes      3238940                      
system.ruby.network.routers03.sw_input_arbiter_activity      3281743                      
system.ruby.network.routers03.sw_output_arbiter_activity      3238940                      
system.ruby.network.routers03.crossbar_activity      3238940                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3188913                      
system.ruby.network.routers04.buffer_writes      3188913                      
system.ruby.network.routers04.sw_input_arbiter_activity      3222017                      
system.ruby.network.routers04.sw_output_arbiter_activity      3188913                      
system.ruby.network.routers04.crossbar_activity      3188913                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2601020                      
system.ruby.network.routers05.buffer_writes      2601020                      
system.ruby.network.routers05.sw_input_arbiter_activity      2620033                      
system.ruby.network.routers05.sw_output_arbiter_activity      2601020                      
system.ruby.network.routers05.crossbar_activity      2601020                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2860697                      
system.ruby.network.routers06.buffer_writes      2860697                      
system.ruby.network.routers06.sw_input_arbiter_activity      2890351                      
system.ruby.network.routers06.sw_output_arbiter_activity      2860697                      
system.ruby.network.routers06.crossbar_activity      2860697                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2670355                      
system.ruby.network.routers07.buffer_writes      2670355                      
system.ruby.network.routers07.sw_input_arbiter_activity      2690766                      
system.ruby.network.routers07.sw_output_arbiter_activity      2670355                      
system.ruby.network.routers07.crossbar_activity      2670355                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3288155                      
system.ruby.network.routers08.buffer_writes      3288155                      
system.ruby.network.routers08.sw_input_arbiter_activity      3322996                      
system.ruby.network.routers08.sw_output_arbiter_activity      3288155                      
system.ruby.network.routers08.crossbar_activity      3288155                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3941132                      
system.ruby.network.routers09.buffer_writes      3941132                      
system.ruby.network.routers09.sw_input_arbiter_activity      3999408                      
system.ruby.network.routers09.sw_output_arbiter_activity      3941132                      
system.ruby.network.routers09.crossbar_activity      3941132                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4324674                      
system.ruby.network.routers10.buffer_writes      4324674                      
system.ruby.network.routers10.sw_input_arbiter_activity      4391753                      
system.ruby.network.routers10.sw_output_arbiter_activity      4324674                      
system.ruby.network.routers10.crossbar_activity      4324674                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3557397                      
system.ruby.network.routers11.buffer_writes      3557397                      
system.ruby.network.routers11.sw_input_arbiter_activity      3611465                      
system.ruby.network.routers11.sw_output_arbiter_activity      3557397                      
system.ruby.network.routers11.crossbar_activity      3557397                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2582766                      
system.ruby.network.routers12.buffer_writes      2582766                      
system.ruby.network.routers12.sw_input_arbiter_activity      2599910                      
system.ruby.network.routers12.sw_output_arbiter_activity      2582766                      
system.ruby.network.routers12.crossbar_activity      2582766                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2668753                      
system.ruby.network.routers13.buffer_writes      2668753                      
system.ruby.network.routers13.sw_input_arbiter_activity      2690931                      
system.ruby.network.routers13.sw_output_arbiter_activity      2668753                      
system.ruby.network.routers13.crossbar_activity      2668753                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3129476                      
system.ruby.network.routers14.buffer_writes      3129476                      
system.ruby.network.routers14.sw_input_arbiter_activity      3160684                      
system.ruby.network.routers14.sw_output_arbiter_activity      3129476                      
system.ruby.network.routers14.crossbar_activity      3129476                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2477466                      
system.ruby.network.routers15.buffer_writes      2477466                      
system.ruby.network.routers15.sw_input_arbiter_activity      2492549                      
system.ruby.network.routers15.sw_output_arbiter_activity      2477466                      
system.ruby.network.routers15.crossbar_activity      2477466                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2289965     40.15%     40.15% |     2579968     45.24%     85.39% |      833175     14.61%    100.00%
system.ruby.network.packets_received::total      5703108                      
system.ruby.network.packets_injected     |     2289965     40.15%     40.15% |     2579968     45.24%     85.39% |      833175     14.61%    100.00%
system.ruby.network.packets_injected::total      5703108                      
system.ruby.network.packet_network_latency |    33247263                       |    30521845                       |     7786684                      
system.ruby.network.packet_queueing_latency |     5381696                       |     2943244                       |      833175                      
system.ruby.network.memory_received      |      643064     82.31%     82.31% |      138208     17.69%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       781272                      
system.ruby.network.memory_network_latency |     4941644                       |     1532658                       |           0                      
system.ruby.network.memory_queueing_latency |     1286143                       |      276416                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.518677                       |   11.830319                       |    9.345797                      
system.ruby.network.average_packet_vqueue_latency |    2.350122                       |    1.140806                       |           1                      
system.ruby.network.average_packet_network_latency    12.546806                      
system.ruby.network.average_packet_queueing_latency     1.605811                      
system.ruby.network.average_packet_latency    14.152618                      
system.ruby.network.average_memory_network_latency     8.286873                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency    10.286892                      
system.ruby.network.flits_received       |     4851493     33.38%     33.38% |     8849688     60.89%     94.27% |      833175      5.73%    100.00%
system.ruby.network.flits_received::total     14534356                      
system.ruby.network.flits_injected       |     4851493     33.38%     33.38% |     8849688     60.89%     94.27% |      833175      5.73%    100.00%
system.ruby.network.flits_injected::total     14534356                      
system.ruby.network.flit_network_latency |    76641517                       |    93931775                       |     7786684                      
system.ruby.network.flit_queueing_latency |    10504764                       |    10349000                       |      833175                      
system.ruby.network.average_flit_vnet_latency |   15.797512                       |   10.614134                       |    9.345797                      
system.ruby.network.average_flit_vqueue_latency |    2.165264                       |    1.169420                       |           1                      
system.ruby.network.average_flit_network_latency    12.271612                      
system.ruby.network.average_flit_queueing_latency     1.492116                      
system.ruby.network.average_flit_latency    13.763727                      
system.ruby.network.ext_in_link_utilization     14534356                      
system.ruby.network.ext_out_link_utilization     14534356                      
system.ruby.network.int_link_utilization     34579342                      
system.ruby.network.avg_link_utilization     1.990340                      
system.ruby.network.avg_vc_load          |    0.457902     23.01%     23.01% |    0.147588      7.42%     30.42% |    0.042563      2.14%     32.56% |    0.041296      2.07%     34.63% |    0.923179     46.38%     81.02% |    0.117875      5.92%     86.94% |    0.068898      3.46%     90.40% |    0.069935      3.51%     93.92% |    0.100915      5.07%     98.99% |    0.007161      0.36%     99.35% |    0.006514      0.33%     99.67% |    0.006513      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.990340                      
system.ruby.network.average_hops             2.379145                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15989242500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2466482                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.908019                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.549068                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.128497                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      414866     16.82%     16.82% |     1357092     55.02%     71.84% |       54067      2.19%     74.03% |      450194     18.25%     92.29% |      190120      7.71%     99.99% |         143      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2466482                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2441760                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.876385                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.263030                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.611239                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      243897      9.99%      9.99% |      925295     37.89%     47.88% |      942194     38.59%     86.47% |      297947     12.20%     98.67% |       31398      1.29%     99.96% |         987      0.04%    100.00% |          38      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2441760                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         13594                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.099161                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.647243                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.796046                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3359     24.71%     24.71% |        6963     51.22%     75.93% |        3031     22.30%     98.23% |         238      1.75%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           13594                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11650832                      
system.ruby.LD.latency_hist_seqr::mean       9.952681                      
system.ruby.LD.latency_hist_seqr::gmean      1.801242                      
system.ruby.LD.latency_hist_seqr::stdev     40.566190                      
system.ruby.LD.latency_hist_seqr         |    11629444     99.82%     99.82% |       13135      0.11%     99.93% |        7857      0.07%    100.00% |         350      0.00%    100.00% |          42      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11650832                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     11007036                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.746638                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.412018                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.297091                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8267613     75.11%     75.11% |           0      0.00%     75.11% |           0      0.00%     75.11% |     2739423     24.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     11007036                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       643796                      
system.ruby.LD.miss_latency_hist_seqr::mean   150.252112                      
system.ruby.LD.miss_latency_hist_seqr::gmean   115.685087                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.429151                      
system.ruby.LD.miss_latency_hist_seqr    |      622408     96.68%     96.68% |       13135      2.04%     98.72% |        7857      1.22%     99.94% |         350      0.05%     99.99% |          42      0.01%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       643796                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4949938                      
system.ruby.ST.latency_hist_seqr::mean       7.317973                      
system.ruby.ST.latency_hist_seqr::gmean      1.609473                      
system.ruby.ST.latency_hist_seqr::stdev     34.778322                      
system.ruby.ST.latency_hist_seqr         |     4941336     99.83%     99.83% |        4911      0.10%     99.93% |        3388      0.07%     99.99% |         192      0.00%    100.00% |         102      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4949938                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4777200                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.680906                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.369774                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.256617                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3692925     77.30%     77.30% |           0      0.00%     77.30% |           0      0.00%     77.30% |     1084275     22.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4777200                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       172738                      
system.ruby.ST.miss_latency_hist_seqr::mean   163.215320                      
system.ruby.ST.miss_latency_hist_seqr::gmean   139.173160                      
system.ruby.ST.miss_latency_hist_seqr::stdev    97.126900                      
system.ruby.ST.miss_latency_hist_seqr    |      164136     95.02%     95.02% |        4911      2.84%     97.86% |        3388      1.96%     99.82% |         192      0.11%     99.94% |         102      0.06%     99.99% |           7      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       172738                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61438746                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.850303                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.437265                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.063277                      
system.ruby.IFETCH.latency_hist_seqr     |    61417567     99.97%     99.97% |       20256      0.03%    100.00% |         489      0.00%    100.00% |         117      0.00%    100.00% |         145      0.00%    100.00% |         157      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61438746                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61413221                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.780873                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.434534                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.316380                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45427917     73.97%     73.97% |           0      0.00%     73.97% |           0      0.00%     73.97% |    15985304     26.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61413221                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        25525                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   168.899197                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   139.782941                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    87.488599                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4346     17.03%     17.03% |       20256     79.36%     96.38% |         489      1.92%     98.30% |         117      0.46%     98.76% |         145      0.57%     99.33% |         157      0.62%     99.94% |          11      0.04%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        25525                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       752924                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.588066                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.068259                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.829464                      
system.ruby.RMW_Read.latency_hist_seqr   |      751331     99.79%     99.79% |        1517      0.20%     99.99% |          33      0.00%     99.99% |          12      0.00%    100.00% |          12      0.00%    100.00% |          18      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       752924                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       749819                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.104073                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.049267                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.548989                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      723807     96.53%     96.53% |           0      0.00%     96.53% |           0      0.00%     96.53% |       26012      3.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       749819                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         3105                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   118.466345                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    81.276357                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    98.193418                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        1512     48.70%     48.70% |        1517     48.86%     97.55% |          33      1.06%     98.62% |          12      0.39%     99.00% |          12      0.39%     99.39% |          18      0.58%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         3105                      
system.ruby.Directory_Controller.Fetch   |      160945     25.03%     25.03% |      160504     24.96%     49.99% |      160760     25.00%     74.99% |      160855     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       643064                      
system.ruby.Directory_Controller.Data    |       19464     25.08%     25.08% |       19291     24.86%     49.94% |       19438     25.05%     74.99% |       19408     25.01%    100.00%
system.ruby.Directory_Controller.Data::total        77601                      
system.ruby.Directory_Controller.Memory_Data |      160945     25.03%     25.03% |      160504     24.96%     49.99% |      160760     25.00%     74.99% |      160855     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       643064                      
system.ruby.Directory_Controller.Memory_Ack |       19464     25.08%     25.08% |       19291     24.86%     49.94% |       19438     25.05%     74.99% |       19408     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        77601                      
system.ruby.Directory_Controller.CleanReplacement |       15273     25.20%     25.20% |       15044     24.82%     50.02% |       15085     24.89%     74.91% |       15205     25.09%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        60607                      
system.ruby.Directory_Controller.I.Fetch |      160945     25.03%     25.03% |      160504     24.96%     49.99% |      160760     25.00%     74.99% |      160855     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       643064                      
system.ruby.Directory_Controller.M.Data  |       19464     25.08%     25.08% |       19291     24.86%     49.94% |       19438     25.05%     74.99% |       19408     25.01%    100.00%
system.ruby.Directory_Controller.M.Data::total        77601                      
system.ruby.Directory_Controller.M.CleanReplacement |       15273     25.20%     25.20% |       15044     24.82%     50.02% |       15085     24.89%     74.91% |       15205     25.09%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        60607                      
system.ruby.Directory_Controller.IM.Memory_Data |      160945     25.03%     25.03% |      160504     24.96%     49.99% |      160760     25.00%     74.99% |      160855     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       643064                      
system.ruby.Directory_Controller.MI.Memory_Ack |       19464     25.08%     25.08% |       19291     24.86%     49.94% |       19438     25.05%     74.99% |       19408     25.01%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        77601                      
system.ruby.L1Cache_Controller.Load      |      906435      7.78%      7.78% |      721906      6.20%     13.98% |      721589      6.19%     20.17% |      913826      7.84%     28.01% |      783148      6.72%     34.73% |        4200      0.04%     34.77% |        4200      0.04%     34.81% |      968243      8.31%     43.12% |     1024421      8.79%     51.91% |      615042      5.28%     57.19% |      884865      7.59%     64.78% |      843998      7.24%     72.03% |      659143      5.66%     77.69% |      823704      7.07%     84.76% |     1117548      9.59%     94.35% |      658564      5.65%    100.00%
system.ruby.L1Cache_Controller.Load::total     11650832                      
system.ruby.L1Cache_Controller.Ifetch    |     4651262      7.57%      7.57% |     4010015      6.53%     14.10% |     4008850      6.52%     20.62% |     4677386      7.61%     28.24% |     4220597      6.87%     35.11% |           0      0.00%     35.11% |           0      0.00%     35.11% |     4821096      7.85%     42.95% |     5065417      8.24%     51.20% |     3583098      5.83%     57.03% |     4626536      7.53%     64.56% |     4433458      7.22%     71.78% |     3792485      6.17%     77.95% |     4414667      7.19%     85.13% |     5344133      8.70%     93.83% |     3789760      6.17%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61438760                      
system.ruby.L1Cache_Controller.Store     |      444311      7.79%      7.79% |      353083      6.19%     13.98% |      352966      6.19%     20.17% |      448019      7.86%     28.03% |      383006      6.72%     34.74% |        4200      0.07%     34.82% |        4200      0.07%     34.89% |      465759      8.17%     43.06% |      503401      8.83%     51.89% |      289039      5.07%     56.95% |      443656      7.78%     64.73% |      413271      7.25%     71.98% |      322156      5.65%     77.63% |      413610      7.25%     84.88% |      540473      9.48%     94.36% |      321712      5.64%    100.00%
system.ruby.L1Cache_Controller.Store::total      5702862                      
system.ruby.L1Cache_Controller.Inv       |         590      4.99%      4.99% |         539      4.56%      9.55% |         689      5.83%     15.38% |         661      5.59%     20.97% |         691      5.84%     26.81% |         205      1.73%     28.55% |         236      2.00%     30.54% |         533      4.51%     35.05% |         878      7.43%     42.48% |        1593     13.47%     55.95% |         885      7.49%     63.44% |         885      7.49%     70.92% |         800      6.77%     77.69% |         736      6.23%     83.91% |         978      8.27%     92.18% |         924      7.82%    100.00%
system.ruby.L1Cache_Controller.Inv::total        11823                      
system.ruby.L1Cache_Controller.L1_Replacement |       70759      8.61%      8.61% |       40247      4.90%     13.51% |       41062      5.00%     18.51% |       73474      8.94%     27.45% |       50349      6.13%     33.58% |           0      0.00%     33.58% |           0      0.00%     33.58% |       78408      9.54%     43.13% |       90612     11.03%     54.16% |       19444      2.37%     56.53% |       70984      8.64%     65.17% |       61251      7.46%     72.62% |       29845      3.63%     76.26% |       61872      7.53%     83.79% |      103385     12.58%     96.37% |       29805      3.63%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       821497                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     71.43%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.83%      2.83% |          52      2.95%      5.78% |          52      2.95%      8.73% |          50      2.83%     11.56% |          52      2.95%     14.51% |         525     29.76%     44.27% |         525     29.76%     74.04% |          52      2.95%     76.98% |          52      2.95%     79.93% |          52      2.95%     82.88% |          44      2.49%     85.37% |          52      2.95%     88.32% |          52      2.95%     91.27% |          52      2.95%     94.22% |          52      2.95%     97.17% |          50      2.83%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.Data      |          24      6.86%      6.86% |          24      6.86%     13.71% |          26      7.43%     21.14% |          24      6.86%     28.00% |          26      7.43%     35.43% |           0      0.00%     35.43% |           0      0.00%     35.43% |          26      7.43%     42.86% |          26      7.43%     50.29% |          25      7.14%     57.43% |          22      6.29%     63.71% |          26      7.43%     71.14% |          25      7.14%     78.29% |          26      7.43%     85.71% |          26      7.43%     93.14% |          24      6.86%    100.00%
system.ruby.L1Cache_Controller.Data::total          350                      
system.ruby.L1Cache_Controller.Data_Exclusive |       58152      9.06%      9.06% |       26499      4.13%     13.19% |       26474      4.12%     17.31% |       60162      9.37%     26.68% |       37346      5.82%     32.50% |          10      0.00%     32.50% |           4      0.00%     32.50% |       74741     11.64%     44.14% |       77962     12.14%     56.29% |       15884      2.47%     58.76% |       48065      7.49%     66.25% |       47588      7.41%     73.66% |       15751      2.45%     76.11% |       37927      5.91%     82.02% |       99622     15.52%     97.54% |       15787      2.46%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       641974                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         354     20.07%     41.33% |         360     20.41%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14080      7.03%      7.03% |       15189      7.58%     14.61% |       16031      8.00%     22.61% |       14778      7.38%     29.98% |       14481      7.23%     37.21% |         175      0.09%     37.30% |         175      0.09%     37.39% |        5131      2.56%     39.95% |       14146      7.06%     47.01% |        4995      2.49%     49.50% |       24404     12.18%     61.68% |       15133      7.55%     69.23% |       15539      7.76%     76.99% |       25387     12.67%     89.66% |        5261      2.63%     92.29% |       15457      7.71%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       200362                      
system.ruby.L1Cache_Controller.Ack       |           2      0.28%      0.28% |           3      0.42%      0.69% |           1      0.14%      0.83% |           2      0.28%      1.11% |           1      0.14%      1.25% |         350     48.54%     49.79% |         350     48.54%     98.34% |           1      0.14%     98.47% |           1      0.14%     98.61% |           2      0.28%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           2      0.28%     99.45% |           1      0.14%     99.58% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          721                      
system.ruby.L1Cache_Controller.Ack_all   |          25      2.35%      2.35% |          25      2.35%      4.70% |          27      2.54%      7.24% |          25      2.35%      9.59% |          27      2.54%     12.12% |         350     32.89%     45.02% |         350     32.89%     77.91% |          27      2.54%     80.45% |          27      2.54%     82.99% |          26      2.44%     85.43% |          23      2.16%     87.59% |          27      2.54%     90.13% |          26      2.44%     92.58% |          27      2.54%     95.11% |          27      2.54%     97.65% |          25      2.35%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1064                      
system.ruby.L1Cache_Controller.WB_Ack    |       69463      8.66%      8.66% |       38953      4.86%     13.52% |       38968      4.86%     18.38% |       72152      9.00%     27.38% |       49066      6.12%     33.50% |           0      0.00%     33.50% |           0      0.00%     33.50% |       77119      9.62%     43.12% |       89328     11.14%     54.26% |       18169      2.27%     56.53% |       69710      8.69%     65.22% |       59133      7.38%     72.60% |       28568      3.56%     76.16% |       60542      7.55%     83.71% |      102076     12.73%     96.45% |       28490      3.55%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       801737                      
system.ruby.L1Cache_Controller.NP.Load   |       58247      9.05%      9.05% |       26577      4.13%     13.18% |       26552      4.13%     17.31% |       60239      9.36%     26.67% |       37424      5.82%     32.49% |         182      0.03%     32.52% |         182      0.03%     32.54% |       74819     11.63%     44.17% |       78040     12.13%     56.30% |       15962      2.48%     58.78% |       48143      7.48%     66.26% |       47666      7.41%     73.67% |       15829      2.46%     76.13% |       38005      5.91%     82.04% |       99699     15.49%     97.53% |       15865      2.47%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       643431                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1663      6.62%      6.62% |        1676      6.67%     13.28% |        2478      9.86%     23.14% |        1707      6.79%     29.93% |        1667      6.63%     36.56% |           0      0.00%     36.56% |           0      0.00%     36.56% |        1678      6.68%     43.24% |        1668      6.64%     49.87% |        1665      6.62%     56.50% |        1663      6.62%     63.11% |        2501      9.95%     73.06% |        1661      6.61%     79.67% |        1711      6.81%     86.47% |        1699      6.76%     93.23% |        1701      6.77%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25138                      
system.ruby.L1Cache_Controller.NP.Store  |       12383      7.07%      7.07% |       13528      7.72%     14.80% |       13568      7.75%     22.54% |       13063      7.46%     30.00% |       12794      7.31%     37.31% |         175      0.10%     37.41% |         175      0.10%     37.51% |        3444      1.97%     39.47% |       12440      7.10%     46.58% |        3352      1.91%     48.49% |       22711     12.97%     61.46% |       12619      7.21%     68.67% |       13891      7.93%     76.60% |       23689     13.53%     90.12% |        3521      2.01%     92.13% |       13775      7.87%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       175128                      
system.ruby.L1Cache_Controller.NP.Inv    |         422      5.25%      5.25% |         381      4.74%     10.00% |         508      6.32%     16.32% |         511      6.36%     22.68% |         510      6.35%     29.03% |           0      0.00%     29.03% |           0      0.00%     29.03% |         390      4.85%     33.89% |         645      8.03%     41.91% |         766      9.54%     51.45% |         647      8.05%     59.50% |         656      8.17%     67.67% |         619      7.71%     75.38% |         607      7.56%     82.93% |         704      8.76%     91.70% |         667      8.30%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         8033                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     49.86%     49.86% |         182     49.86%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          365                      
system.ruby.L1Cache_Controller.I.Ifetch  |          37      9.56%      9.56% |           6      1.55%     11.11% |           8      2.07%     13.18% |          30      7.75%     20.93% |          43     11.11%     32.04% |           0      0.00%     32.04% |           0      0.00%     32.04% |          32      8.27%     40.31% |          61     15.76%     56.07% |           0      0.00%     56.07% |          49     12.66%     68.73% |          36      9.30%     78.04% |           9      2.33%     80.36% |          10      2.58%     82.95% |          64     16.54%     99.48% |           2      0.52%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          387                      
system.ruby.L1Cache_Controller.I.Store   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          45      9.80%      9.80% |          20      4.36%     14.16% |          16      3.49%     17.65% |          43      9.37%     27.02% |          17      3.70%     30.72% |           0      0.00%     30.72% |           0      0.00%     30.72% |          34      7.41%     38.13% |          64     13.94%     52.07% |           0      0.00%     52.07% |          61     13.29%     65.36% |          58     12.64%     78.00% |           1      0.22%     78.21% |          12      2.61%     80.83% |          69     15.03%     95.86% |          19      4.14%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          459                      
system.ruby.L1Cache_Controller.S.Load    |         505      3.40%      3.40% |         522      3.52%      6.92% |         522      3.52%     10.44% |         521      3.51%     13.95% |         522      3.52%     17.46% |        3750     25.26%     42.72% |        3804     25.63%     68.35% |         522      3.52%     71.87% |         522      3.52%     75.38% |         522      3.52%     78.90% |         522      3.52%     82.42% |         522      3.52%     85.93% |         522      3.52%     89.45% |         522      3.52%     92.97% |         522      3.52%     96.48% |         522      3.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14844                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4649561      7.57%      7.57% |     4008332      6.53%     14.10% |     4006363      6.52%     20.62% |     4675648      7.61%     28.23% |     4218886      6.87%     35.10% |           0      0.00%     35.10% |           0      0.00%     35.10% |     4819385      7.85%     42.95% |     5063687      8.25%     51.20% |     3581432      5.83%     57.03% |     4624823      7.53%     64.56% |     4430920      7.21%     71.77% |     3790814      6.17%     77.95% |     4412945      7.19%     85.13% |     5342369      8.70%     93.83% |     3788056      6.17%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61413221                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         167      5.31%      5.31% |         157      4.99%     10.30% |         139      4.42%     14.72% |         150      4.77%     19.49% |         181      5.76%     25.25% |         205      6.52%     31.76% |         236      7.50%     39.27% |         143      4.55%     43.82% |         233      7.41%     51.22% |         274      8.71%     59.94% |         238      7.57%     67.50% |         229      7.28%     74.79% |         164      5.21%     80.00% |         127      4.04%     84.04% |         273      8.68%     92.72% |         229      7.28%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3145                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1251      6.48%      6.48% |        1274      6.60%     13.08% |        2078     10.77%     23.85% |        1279      6.63%     30.48% |        1266      6.56%     37.03% |           0      0.00%     37.03% |           0      0.00%     37.03% |        1255      6.50%     43.54% |        1220      6.32%     49.86% |        1275      6.61%     56.46% |        1213      6.28%     62.75% |        2060     10.67%     73.42% |        1276      6.61%     80.03% |        1318      6.83%     86.86% |        1240      6.42%     93.29% |        1296      6.71%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        19301                      
system.ruby.L1Cache_Controller.E.Load    |      266322      6.94%      6.94% |      277069      7.22%     14.16% |      260900      6.80%     20.96% |      286619      7.47%     28.43% |      273527      7.13%     35.55% |          86      0.00%     35.56% |          32      0.00%     35.56% |      290119      7.56%     43.12% |      251661      6.56%     49.67% |      283710      7.39%     57.07% |      271875      7.08%     64.15% |      279772      7.29%     71.44% |      276544      7.21%     78.65% |      287428      7.49%     86.14% |      274618      7.16%     93.29% |      257370      6.71%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3837652                      
system.ruby.L1Cache_Controller.E.Store   |       46440      9.72%      9.72% |       15044      3.15%     12.86% |       14992      3.14%     16.00% |       47703      9.98%     25.98% |       25786      5.39%     31.37% |           0      0.00%     31.37% |           0      0.00%     31.37% |       63093     13.20%     44.57% |       66158     13.84%     58.42% |        4375      0.92%     59.33% |       36189      7.57%     66.90% |       36003      7.53%     74.44% |        4328      0.91%     75.34% |       25649      5.37%     80.71% |       87891     18.39%     99.09% |        4327      0.91%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       477978                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      1.06%      1.06% |           0      0.00%      1.06% |           0      0.00%      1.06% |           0      0.00%      1.06% |           0      0.00%      1.06% |           0      0.00%      1.06% |           0      0.00%      1.06% |          75     79.79%     80.85% |           0      0.00%     80.85% |           0      0.00%     80.85% |          10     10.64%     91.49% |           1      1.06%     92.55% |           0      0.00%     92.55% |           7      7.45%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           94                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11522      7.14%      7.14% |       11267      6.98%     14.12% |       11295      7.00%     21.12% |       12273      7.61%     28.73% |       11374      7.05%     35.78% |           0      0.00%     35.78% |           0      0.00%     35.78% |       11456      7.10%     42.88% |       11618      7.20%     50.08% |       11322      7.02%     57.10% |       11692      7.25%     64.34% |       11396      7.06%     71.40% |       11235      6.96%     78.37% |       12091      7.49%     85.86% |       11543      7.15%     93.01% |       11271      6.99%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       161355                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     71.43%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.M.Load    |      581361      8.13%      8.13% |      417738      5.84%     13.96% |      433615      6.06%     20.03% |      566447      7.92%     27.94% |      471675      6.59%     34.54% |           0      0.00%     34.54% |           0      0.00%     34.54% |      602783      8.43%     42.96% |      694198      9.70%     52.66% |      314848      4.40%     57.06% |      564325      7.89%     64.95% |      516038      7.21%     72.16% |      366248      5.12%     77.28% |      497749      6.96%     84.24% |      742708     10.38%     94.62% |      384807      5.38%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7154540                      
system.ruby.L1Cache_Controller.M.Store   |      385486      7.63%      7.63% |      324510      6.43%     14.06% |      324405      6.43%     20.49% |      387252      7.67%     28.16% |      344425      6.82%     34.98% |        3675      0.07%     35.05% |        3675      0.07%     35.12% |      399221      7.91%     43.03% |      424802      8.41%     51.44% |      281311      5.57%     57.02% |      384755      7.62%     64.64% |      364648      7.22%     71.86% |      303936      6.02%     77.88% |      364271      7.21%     85.09% |      449060      8.89%     93.99% |      303609      6.01%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5049041                      
system.ruby.L1Cache_Controller.M.Inv     |           1      0.18%      0.18% |           1      0.18%      0.36% |          41      7.44%      7.80% |           0      0.00%      7.80% |           0      0.00%      7.80% |           0      0.00%      7.80% |           0      0.00%      7.80% |           0      0.00%      7.80% |           0      0.00%      7.80% |         478     86.75%     94.56% |           0      0.00%     94.56% |           0      0.00%     94.56% |           7      1.27%     95.83% |           1      0.18%     96.01% |           1      0.18%     96.19% |          21      3.81%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          551                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       57941      9.05%      9.05% |       27686      4.32%     13.37% |       27673      4.32%     17.69% |       59879      9.35%     27.04% |       37692      5.89%     32.93% |           0      0.00%     32.93% |           0      0.00%     32.93% |       65663     10.25%     43.18% |       77710     12.13%     55.32% |        6847      1.07%     56.39% |       58018      9.06%     65.45% |       47737      7.45%     72.90% |       17333      2.71%     75.61% |       48451      7.57%     83.17% |       90533     14.14%     97.31% |       17219      2.69%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       640382                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.83%      2.83% |          52      2.95%      5.78% |          52      2.95%      8.73% |          50      2.83%     11.56% |          52      2.95%     14.51% |         525     29.76%     44.27% |         525     29.76%     74.04% |          52      2.95%     76.98% |          52      2.95%     79.93% |          52      2.95%     82.88% |          44      2.49%     85.37% |          52      2.95%     88.32% |          52      2.95%     91.27% |          52      2.95%     94.22% |          52      2.95%     97.17% |          50      2.83%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       58152      9.06%      9.06% |       26499      4.13%     13.19% |       26474      4.12%     17.31% |       60162      9.37%     26.68% |       37346      5.82%     32.50% |          10      0.00%     32.50% |           4      0.00%     32.50% |       74741     11.64%     44.14% |       77962     12.14%     56.29% |       15884      2.47%     58.76% |       48065      7.49%     66.25% |       47588      7.41%     73.66% |       15751      2.45%     76.11% |       37927      5.91%     82.02% |       99622     15.52%     97.54% |       15787      2.46%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       641974                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         354     20.07%     41.33% |         360     20.41%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1720      6.72%      6.72% |        1685      6.59%     13.31% |        2489      9.73%     23.04% |        1739      6.80%     29.84% |        1713      6.70%     36.53% |           0      0.00%     36.53% |           0      0.00%     36.53% |        1713      6.70%     43.23% |        1732      6.77%     50.00% |        1668      6.52%     56.52% |        1715      6.70%     63.22% |        2540      9.93%     73.15% |        1673      6.54%     79.69% |        1724      6.74%     86.43% |        1766      6.90%     93.33% |        1706      6.67%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        25583                      
system.ruby.L1Cache_Controller.IM.Data   |          24      6.86%      6.86% |          24      6.86%     13.71% |          26      7.43%     21.14% |          24      6.86%     28.00% |          26      7.43%     35.43% |           0      0.00%     35.43% |           0      0.00%     35.43% |          26      7.43%     42.86% |          26      7.43%     50.29% |          25      7.14%     57.43% |          22      6.29%     63.71% |          26      7.43%     71.14% |          25      7.14%     78.29% |          26      7.43%     85.71% |          26      7.43%     93.14% |          24      6.86%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          350                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12360      7.07%      7.07% |       13504      7.73%     14.80% |       13542      7.75%     22.55% |       13039      7.46%     30.01% |       12768      7.31%     37.31% |         175      0.10%     37.41% |         175      0.10%     37.51% |        3418      1.96%     39.47% |       12414      7.10%     46.57% |        3327      1.90%     48.47% |       22689     12.98%     61.46% |       12593      7.21%     68.66% |       13866      7.93%     76.59% |       23663     13.54%     90.13% |        3495      2.00%     92.13% |       13751      7.87%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       174779                      
system.ruby.L1Cache_Controller.IM.Ack    |           1     14.29%     14.29% |           2     28.57%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25      2.35%      2.35% |          25      2.35%      4.70% |          27      2.54%      7.24% |          25      2.35%      9.59% |          27      2.54%     12.12% |         350     32.89%     45.02% |         350     32.89%     77.91% |          27      2.54%     80.45% |          27      2.54%     82.99% |          26      2.44%     85.43% |          23      2.16%     87.59% |          27      2.54%     90.13% |          26      2.44%     92.58% |          27      2.54%     95.11% |          27      2.54%     97.65% |          25      2.35%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1064                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       69463      8.66%      8.66% |       38953      4.86%     13.52% |       38968      4.86%     18.38% |       72152      9.00%     27.38% |       49066      6.12%     33.50% |           0      0.00%     33.50% |           0      0.00%     33.50% |       77119      9.62%     43.12% |       89328     11.14%     54.26% |       18169      2.27%     56.53% |       69710      8.69%     65.22% |       59133      7.38%     72.60% |       28568      3.56%     76.16% |       60542      7.55%     83.71% |      102076     12.73%     96.45% |       28490      3.55%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       801737                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1605      6.29%      6.29% |        1515      5.93%     12.22% |        1729      6.77%     19.00% |        1362      5.34%     24.33% |        1698      6.65%     30.98% |        1423      5.57%     36.56% |        1499      5.87%     42.43% |        1417      5.55%     47.98% |        1527      5.98%     53.96% |        1295      5.07%     59.04% |        1433      5.61%     64.65% |        1434      5.62%     70.27% |        1386      5.43%     75.70% |        1447      5.67%     81.36% |        3327     13.03%     94.40% |        1430      5.60%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        25527                      
system.ruby.L2Cache_Controller.L1_GETS   |       40109      6.23%      6.23% |       39997      6.21%     12.44% |       39629      6.16%     18.60% |       40302      6.26%     24.86% |       39628      6.16%     31.01% |       39765      6.18%     37.19% |       39903      6.20%     43.39% |       40209      6.25%     49.63% |       40302      6.26%     55.89% |       39836      6.19%     62.08% |       40116      6.23%     68.31% |       41070      6.38%     74.69% |       40707      6.32%     81.02% |       40858      6.35%     87.36% |       41774      6.49%     93.85% |       39592      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       643797                      
system.ruby.L2Cache_Controller.L1_GETX   |       10822      6.18%      6.18% |       10967      6.26%     12.44% |       11041      6.30%     18.75% |       10968      6.26%     25.01% |       10932      6.24%     31.25% |       10847      6.19%     37.44% |       10814      6.17%     43.62% |       10967      6.26%     49.88% |       10809      6.17%     56.05% |       10839      6.19%     62.24% |       10854      6.20%     68.44% |       10806      6.17%     74.61% |       10767      6.15%     80.76% |       10732      6.13%     86.89% |       12068      6.89%     93.78% |       10896      6.22%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       175129                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49923      6.23%      6.23% |       49956      6.23%     12.46% |       49609      6.19%     18.65% |       50206      6.26%     24.91% |       49496      6.17%     31.08% |       49492      6.17%     37.25% |       49597      6.19%     43.44% |       50059      6.24%     49.68% |       49996      6.24%     55.92% |       49546      6.18%     62.10% |       49855      6.22%     68.32% |       50762      6.33%     74.65% |       50412      6.29%     80.94% |       50511      6.30%     87.24% |       52834      6.59%     93.83% |       49483      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       801737                      
system.ruby.L2Cache_Controller.L2_Replacement |        4867      6.31%      6.31% |        4834      6.27%     12.58% |        4840      6.28%     18.86% |        4870      6.32%     25.18% |        4765      6.18%     31.36% |        4773      6.19%     37.55% |        4772      6.19%     43.74% |        4762      6.18%     49.92% |        4880      6.33%     56.25% |        4683      6.07%     62.33% |        4784      6.21%     68.53% |        4804      6.23%     74.76% |        4834      6.27%     81.03% |        4865      6.31%     87.35% |        4917      6.38%     93.72% |        4838      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        77088                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3783      6.19%      6.19% |        3755      6.14%     12.33% |        3696      6.05%     18.38% |        3773      6.17%     24.55% |        3712      6.07%     30.63% |        3829      6.26%     36.89% |        3833      6.27%     43.16% |        3841      6.28%     49.45% |        3984      6.52%     55.97% |        3655      5.98%     61.95% |        3767      6.16%     68.11% |        3860      6.32%     74.42% |        3912      6.40%     80.82% |        3941      6.45%     87.27% |        3914      6.40%     93.68% |        3865      6.32%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        61120                      
system.ruby.L2Cache_Controller.Mem_Data  |       40232      6.26%      6.26% |       40102      6.24%     12.49% |       40061      6.23%     18.72% |       40215      6.25%     24.98% |       39982      6.22%     31.19% |       40148      6.24%     37.44% |       40173      6.25%     43.68% |       40208      6.25%     49.94% |       40413      6.28%     56.22% |       39884      6.20%     62.42% |       40100      6.24%     68.66% |       40189      6.25%     74.91% |       40318      6.27%     81.18% |       40370      6.28%     87.46% |       40426      6.29%     93.74% |       40243      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       643064                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8650      6.26%      6.26% |        8589      6.21%     12.47% |        8536      6.18%     18.65% |        8643      6.25%     24.90% |        8477      6.13%     31.04% |        8602      6.22%     37.26% |        8605      6.23%     43.49% |        8603      6.22%     49.71% |        8864      6.41%     56.12% |        8338      6.03%     62.16% |        8551      6.19%     68.34% |        8664      6.27%     74.61% |        8746      6.33%     80.94% |        8806      6.37%     87.31% |        8831      6.39%     93.70% |        8703      6.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       138208                      
system.ruby.L2Cache_Controller.WB_Data   |         101      4.36%      4.36% |         106      4.58%      8.94% |         129      5.57%     14.51% |         134      5.79%     20.30% |         134      5.79%     26.09% |         175      7.56%     33.65% |         178      7.69%     41.34% |         170      7.34%     48.68% |         169      7.30%     55.98% |         179      7.73%     63.71% |         168      7.26%     70.97% |         169      7.30%     78.27% |         142      6.13%     84.41% |         147      6.35%     90.76% |         103      4.45%     95.21% |         111      4.79%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2315                      
system.ruby.L2Cache_Controller.Ack       |           3      4.29%      4.29% |           5      7.14%     11.43% |           4      5.71%     17.14% |           4      5.71%     22.86% |           8     11.43%     34.29% |           4      5.71%     40.00% |           4      5.71%     45.71% |           6      8.57%     54.29% |           4      5.71%     60.00% |           5      7.14%     67.14% |           5      7.14%     74.29% |           4      5.71%     80.00% |           7     10.00%     90.00% |           1      1.43%     91.43% |           1      1.43%     92.86% |           5      7.14%    100.00%
system.ruby.L2Cache_Controller.Ack::total           70                      
system.ruby.L2Cache_Controller.Ack_all   |         611      6.03%      6.03% |         638      6.30%     12.33% |         675      6.66%     18.99% |         602      5.94%     24.93% |         639      6.31%     31.24% |         679      6.70%     37.94% |         658      6.49%     44.44% |         610      6.02%     50.46% |         678      6.69%     57.15% |         522      5.15%     62.30% |         599      5.91%     68.22% |         609      6.01%     74.23% |         618      6.10%     80.33% |         635      6.27%     86.60% |         725      7.16%     93.75% |         633      6.25%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10131                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         136      7.71%     71.77% |         134      7.60%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1764                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50889      6.22%      6.22% |       50922      6.23%     12.45% |       50600      6.19%     18.64% |       51200      6.26%     24.90% |       50489      6.17%     31.07% |       50528      6.18%     37.25% |       50633      6.19%     43.44% |       51092      6.25%     49.69% |       51016      6.24%     55.93% |       50579      6.18%     62.11% |       50890      6.22%     68.33% |       51798      6.33%     74.67% |       51418      6.29%     80.95% |       51517      6.30%     87.25% |       53800      6.58%     93.83% |       50446      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       817817                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1352      6.37%      6.37% |        1364      6.43%     12.80% |        1491      7.03%     19.83% |        1297      6.11%     25.94% |        1355      6.39%     32.32% |        1338      6.31%     38.63% |        1283      6.05%     44.67% |        1292      6.09%     50.76% |        1368      6.45%     57.21% |        1162      5.48%     62.69% |        1250      5.89%     68.58% |        1268      5.98%     74.55% |        1235      5.82%     80.37% |        1299      6.12%     86.49% |        1519      7.16%     93.65% |        1347      6.35%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21220                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29358      6.26%      6.26% |       29131      6.21%     12.48% |       28922      6.17%     18.65% |       29310      6.25%     24.90% |       29031      6.19%     31.09% |       29224      6.23%     37.33% |       29294      6.25%     43.58% |       29316      6.25%     49.83% |       29500      6.29%     56.13% |       29200      6.23%     62.36% |       29295      6.25%     68.61% |       29392      6.27%     74.88% |       29562      6.31%     81.18% |       29511      6.30%     87.48% |       29352      6.26%     93.74% |       29342      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       468740                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9522      6.22%      6.22% |        9607      6.27%     12.49% |        9648      6.30%     18.80% |        9608      6.28%     25.07% |        9596      6.27%     31.34% |        9586      6.26%     37.60% |        9596      6.27%     43.87% |        9600      6.27%     50.14% |        9545      6.23%     56.37% |        9522      6.22%     62.59% |        9555      6.24%     68.83% |        9529      6.22%     75.06% |        9521      6.22%     81.27% |        9560      6.24%     87.52% |        9555      6.24%     93.76% |        9554      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       153104                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         239      5.62%      5.62% |         151      3.55%      9.18% |         236      5.55%     14.73% |          65      1.53%     16.26% |         343      8.07%     24.34% |          85      2.00%     26.34% |         216      5.08%     31.42% |         125      2.94%     34.36% |         145      3.41%     37.77% |         119      2.80%     40.57% |         183      4.31%     44.88% |         166      3.91%     48.79% |         151      3.55%     52.34% |         148      3.48%     55.82% |        1794     42.22%     98.05% |          83      1.95%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4249                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     24.14%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |          13     22.41%     46.55% |          14     24.14%     70.69% |           0      0.00%     70.69% |           0      0.00%     70.69% |           0      0.00%     70.69% |          17     29.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           58                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.92%      3.92% |          14      3.92%      7.84% |          28      7.84%     15.69% |          28      7.84%     23.53% |          28      7.84%     31.37% |          28      7.84%     39.22% |          28      7.84%     47.06% |          28      7.84%     54.90% |          27      7.56%     62.46% |          27      7.56%     70.03% |          26      7.28%     77.31% |          25      7.00%     84.31% |          14      3.92%     88.24% |          14      3.92%     92.16% |          14      3.92%     96.08% |          14      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          357                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           3      4.29%      4.29% |           5      7.14%     11.43% |           4      5.71%     17.14% |           4      5.71%     22.86% |           8     11.43%     34.29% |           4      5.71%     40.00% |           4      5.71%     45.71% |           6      8.57%     54.29% |           4      5.71%     60.00% |           5      7.14%     67.14% |           5      7.14%     74.29% |           4      5.71%     80.00% |           7     10.00%     90.00% |           1      1.43%     91.43% |           1      1.43%     92.86% |           5      7.14%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           70                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         599      6.01%      6.01% |         627      6.29%     12.30% |         666      6.68%     18.98% |         590      5.92%     24.90% |         623      6.25%     31.15% |         670      6.72%     37.87% |         648      6.50%     44.38% |         598      6.00%     50.38% |         669      6.71%     57.09% |         515      5.17%     62.26% |         585      5.87%     68.12% |         600      6.02%     74.14% |         603      6.05%     80.19% |         628      6.30%     86.50% |         719      7.21%     93.71% |         627      6.29%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9967                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10681      6.17%      6.17% |       10796      6.23%     12.40% |       10595      6.12%     18.51% |       10894      6.29%     24.80% |       10498      6.06%     30.86% |       10401      6.00%     36.87% |       10469      6.04%     42.91% |       10753      6.21%     49.12% |       10651      6.15%     55.27% |       10484      6.05%     61.32% |       10685      6.17%     67.49% |       11544      6.66%     74.15% |       11033      6.37%     80.52% |       11218      6.48%     86.99% |       12352      7.13%     94.12% |       10180      5.88%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       173234                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1286      5.94%      5.94% |        1346      6.21%     12.15% |        1365      6.30%     18.45% |        1332      6.15%     24.60% |        1308      6.04%     30.64% |        1233      5.69%     36.33% |        1190      5.49%     41.83% |        1339      6.18%     48.01% |        1236      5.71%     53.71% |        1289      5.95%     59.66% |        1271      5.87%     65.53% |        1249      5.77%     71.30% |        1232      5.69%     76.99% |        1158      5.35%     82.33% |        2499     11.54%     93.87% |        1328      6.13%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21661                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4855      6.31%      6.31% |        4822      6.27%     12.58% |        4826      6.27%     18.86% |        4857      6.31%     25.17% |        4749      6.17%     31.34% |        4763      6.19%     37.54% |        4761      6.19%     43.73% |        4750      6.18%     49.90% |        4868      6.33%     56.23% |        4673      6.08%     62.31% |        4774      6.21%     68.51% |        4794      6.23%     74.75% |        4821      6.27%     81.01% |        4861      6.32%     87.33% |        4911      6.38%     93.72% |        4831      6.28%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        76916                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3153      6.23%      6.23% |        3093      6.11%     12.34% |        3004      5.94%     18.28% |        3148      6.22%     24.50% |        3053      6.03%     30.53% |        3125      6.17%     36.70% |        3148      6.22%     42.92% |        3213      6.35%     49.27% |        3287      6.49%     55.77% |        3102      6.13%     61.90% |        3146      6.22%     68.11% |        3226      6.37%     74.49% |        3277      6.48%     80.96% |        3275      6.47%     87.43% |        3162      6.25%     93.68% |        3198      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        50610                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         136      7.71%     71.77% |         134      7.60%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1764                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49923      6.23%      6.23% |       49956      6.23%     12.46% |       49609      6.19%     18.65% |       50206      6.26%     24.91% |       49496      6.17%     31.08% |       49492      6.17%     37.25% |       49597      6.19%     43.44% |       50059      6.24%     49.68% |       49996      6.24%     55.92% |       49546      6.18%     62.10% |       49855      6.22%     68.32% |       50762      6.33%     74.65% |       50412      6.29%     80.94% |       50511      6.30%     87.24% |       52834      6.59%     93.83% |       49483      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       801737                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           9      8.82%      8.82% |           7      6.86%     15.69% |          10      9.80%     25.49% |           9      8.82%     34.31% |           8      7.84%     42.16% |           6      5.88%     48.04% |           7      6.86%     54.90% |           6      5.88%     60.78% |           8      7.84%     68.63% |           5      4.90%     73.53% |           5      4.90%     78.43% |           6      5.88%     84.31% |           6      5.88%     90.20% |           3      2.94%     93.14% |           5      4.90%     98.04% |           2      1.96%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          102                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          31      5.71%      5.71% |          35      6.45%     12.15% |          26      4.79%     16.94% |          35      6.45%     23.39% |          36      6.63%     30.02% |          34      6.26%     36.28% |          37      6.81%     43.09% |          30      5.52%     48.62% |          28      5.16%     53.78% |          38      7.00%     60.77% |          36      6.63%     67.40% |          34      6.26%     73.66% |          32      5.89%     79.56% |          38      7.00%     86.56% |          33      6.08%     92.63% |          40      7.37%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          543                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8650      6.26%      6.26% |        8589      6.21%     12.47% |        8536      6.18%     18.65% |        8643      6.25%     24.90% |        8477      6.13%     31.04% |        8602      6.22%     37.26% |        8605      6.23%     43.49% |        8603      6.22%     49.71% |        8864      6.41%     56.12% |        8338      6.03%     62.16% |        8551      6.19%     68.34% |        8664      6.27%     74.61% |        8746      6.33%     80.94% |        8806      6.37%     87.31% |        8831      6.39%     93.70% |        8703      6.30%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       138208                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      2.63%      2.63% |           4     10.53%     13.16% |           5     13.16%     26.32% |           2      5.26%     31.58% |           3      7.89%     39.47% |           3      7.89%     47.37% |           2      5.26%     52.63% |           2      5.26%     57.89% |           4     10.53%     68.42% |           4     10.53%     78.95% |           1      2.63%     81.58% |           3      7.89%     89.47% |           2      5.26%     94.74% |           0      0.00%     94.74% |           1      2.63%     97.37% |           1      2.63%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           38                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           8     12.50%     12.50% |           3      4.69%     17.19% |           5      7.81%     25.00% |           7     10.94%     35.94% |           5      7.81%     43.75% |           3      4.69%     48.44% |           5      7.81%     56.25% |           4      6.25%     62.50% |           4      6.25%     68.75% |           1      1.56%     70.31% |           4      6.25%     76.56% |           3      4.69%     81.25% |           4      6.25%     87.50% |           3      4.69%     92.19% |           4      6.25%     98.44% |           1      1.56%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           64                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          30      5.85%      5.85% |          32      6.24%     12.09% |          26      5.07%     17.15% |          34      6.63%     23.78% |          33      6.43%     30.21% |          32      6.24%     36.45% |          36      7.02%     43.47% |          28      5.46%     48.93% |          27      5.26%     54.19% |          37      7.21%     61.40% |          31      6.04%     67.45% |          32      6.24%     73.68% |          28      5.46%     79.14% |          35      6.82%     85.96% |          32      6.24%     92.20% |          40      7.80%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          513                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      3.33%      3.33% |           3     10.00%     13.33% |           0      0.00%     13.33% |           1      3.33%     16.67% |           3     10.00%     26.67% |           2      6.67%     33.33% |           1      3.33%     36.67% |           2      6.67%     43.33% |           1      3.33%     46.67% |           1      3.33%     50.00% |           5     16.67%     66.67% |           2      6.67%     73.33% |           4     13.33%     86.67% |           3     10.00%     96.67% |           1      3.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           30                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         599      6.01%      6.01% |         627      6.29%     12.30% |         666      6.68%     18.98% |         590      5.92%     24.90% |         623      6.25%     31.15% |         670      6.72%     37.87% |         648      6.50%     44.38% |         598      6.00%     50.38% |         669      6.71%     57.09% |         515      5.17%     62.26% |         585      5.87%     68.12% |         600      6.02%     74.14% |         603      6.05%     80.19% |         628      6.30%     86.50% |         719      7.21%     93.71% |         627      6.29%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9967                      
system.ruby.L2Cache_Controller.S_I.Ack   |           3      4.29%      4.29% |           5      7.14%     11.43% |           4      5.71%     17.14% |           4      5.71%     22.86% |           8     11.43%     34.29% |           4      5.71%     40.00% |           4      5.71%     45.71% |           6      8.57%     54.29% |           4      5.71%     60.00% |           5      7.14%     67.14% |           5      7.14%     74.29% |           4      5.71%     80.00% |           7     10.00%     90.00% |           1      1.43%     91.43% |           1      1.43%     92.86% |           5      7.14%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           70                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           3      4.29%      4.29% |           5      7.14%     11.43% |           4      5.71%     17.14% |           4      5.71%     22.86% |           8     11.43%     34.29% |           4      5.71%     40.00% |           4      5.71%     45.71% |           6      8.57%     54.29% |           4      5.71%     60.00% |           5      7.14%     67.14% |           5      7.14%     74.29% |           4      5.71%     80.00% |           7     10.00%     90.00% |           1      1.43%     91.43% |           1      1.43%     92.86% |           5      7.14%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           70                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29358      6.26%      6.26% |       29131      6.21%     12.48% |       28922      6.17%     18.65% |       29310      6.25%     24.90% |       29031      6.19%     31.09% |       29224      6.23%     37.33% |       29294      6.25%     43.58% |       29316      6.25%     49.83% |       29500      6.29%     56.13% |       29200      6.23%     62.36% |       29295      6.25%     68.61% |       29392      6.27%     74.88% |       29562      6.31%     81.18% |       29511      6.30%     87.48% |       29352      6.26%     93.74% |       29342      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       468740                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1352      6.37%      6.37% |        1364      6.43%     12.80% |        1491      7.03%     19.83% |        1297      6.11%     25.94% |        1355      6.39%     32.32% |        1338      6.31%     38.63% |        1283      6.05%     44.67% |        1292      6.09%     50.76% |        1368      6.45%     57.21% |        1162      5.48%     62.69% |        1250      5.89%     68.58% |        1268      5.98%     74.55% |        1235      5.82%     80.37% |        1299      6.12%     86.49% |        1519      7.16%     93.65% |        1347      6.35%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21220                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9522      6.22%      6.22% |        9607      6.27%     12.49% |        9648      6.30%     18.80% |        9608      6.28%     25.07% |        9596      6.27%     31.34% |        9586      6.26%     37.60% |        9596      6.27%     43.87% |        9600      6.27%     50.14% |        9545      6.23%     56.37% |        9522      6.22%     62.59% |        9555      6.24%     68.83% |        9529      6.22%     75.06% |        9521      6.22%     81.27% |        9560      6.24%     87.52% |        9555      6.24%     93.76% |        9554      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       153104                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.92%      3.92% |          42      3.92%      7.84% |          70      6.54%     14.38% |          56      5.23%     19.61% |          56      5.23%     24.84% |          84      7.84%     32.68% |          84      7.84%     40.52% |          84      7.84%     48.37% |          83      7.75%     56.12% |          83      7.75%     63.87% |          82      7.66%     71.52% |          81      7.56%     79.08% |          70      6.54%     85.62% |          70      6.54%     92.16% |          42      3.92%     96.08% |          42      3.92%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1071                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50847      6.23%      6.23% |       50880      6.23%     12.46% |       50530      6.19%     18.64% |       51144      6.26%     24.90% |       50433      6.17%     31.08% |       50444      6.18%     37.25% |       50549      6.19%     43.44% |       51008      6.25%     49.69% |       50933      6.24%     55.93% |       50496      6.18%     62.11% |       50808      6.22%     68.33% |       51717      6.33%     74.66% |       51348      6.29%     80.95% |       51447      6.30%     87.25% |       53758      6.58%     93.83% |       50404      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       816746                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.01%      4.01% |          70      4.01%      8.01% |          97      5.55%     13.57% |          97      5.55%     19.12% |          97      5.55%     24.67% |         140      8.01%     32.68% |         137      7.84%     40.53% |         136      7.78%     48.31% |         138      7.90%     56.21% |         137      7.84%     64.05% |         134      7.67%     71.72% |         134      7.67%     79.39% |         110      6.30%     85.69% |         112      6.41%     92.10% |          70      4.01%     96.11% |          68      3.89%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1747                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           3     17.65%     35.29% |           4     23.53%     58.82% |           0      0.00%     58.82% |           1      5.88%     64.71% |           2     11.76%     76.47% |           0      0.00%     76.47% |           2     11.76%     88.24% |           0      0.00%     88.24% |           0      0.00%     88.24% |           2     11.76%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           17                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           0      0.00%     17.65% |           3     17.65%     35.29% |           4     23.53%     58.82% |           0      0.00%     58.82% |           1      5.88%     64.71% |           2     11.76%     76.47% |           0      0.00%     76.47% |           2     11.76%     88.24% |           0      0.00%     88.24% |           0      0.00%     88.24% |           2     11.76%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           17                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.01%      4.01% |          70      4.01%      8.01% |          97      5.55%     13.57% |          97      5.55%     19.12% |          97      5.55%     24.67% |         140      8.01%     32.68% |         137      7.84%     40.53% |         136      7.78%     48.31% |         138      7.90%     56.21% |         137      7.84%     64.05% |         134      7.67%     71.72% |         134      7.67%     79.39% |         110      6.30%     85.69% |         112      6.41%     92.10% |          70      4.01%     96.11% |          68      3.89%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1747                      

---------- End Simulation Statistics   ----------
