// Seed: 2184384241
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7
);
  wire id_9;
  assign id_4 = {1 - (1'b0 + 1'h0 + id_1 - id_5), id_0, id_2};
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2
    , id_22,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output tri id_9,
    output supply1 id_10,
    output wire id_11,
    output wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output tri id_16,
    input wand id_17,
    output tri id_18,
    input wand id_19,
    output wire id_20
);
  assign id_22 = 1 == 1'h0;
  module_0(
      id_3, id_6, id_1, id_19, id_9, id_19, id_4, id_11
  );
endmodule
