{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696309279517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696309279525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 22:01:19 2023 " "Processing started: Mon Oct 02 22:01:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696309279525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309279525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309279525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1696309279753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696309279754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_detection.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_detection " "Found entity 1: car_detection" {  } { { "car_detection.sv" "" { Text "D:/Documents/ee_371/lab1/car_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696309286446 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_detection_tb " "Found entity 2: car_detection_tb" {  } { { "car_detection.sv" "" { Text "D:/Documents/ee_371/lab1/car_detection.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696309286446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309286446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_counter " "Found entity 1: car_counter" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696309286448 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_counter_tb " "Found entity 2: car_counter_tb" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696309286448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309286448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_lot_occupancy.sv 2 2 " "Found 2 design units, including 2 entities, in source file parking_lot_occupancy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parking_lot_occupancy " "Found entity 1: parking_lot_occupancy" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696309286449 ""} { "Info" "ISGN_ENTITY_NAME" "2 parking_lot_occupancy_tb " "Found entity 2: parking_lot_occupancy_tb" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696309286449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309286449 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "parking_lot_occupancy.sv(10) " "Verilog HDL Instantiation warning at parking_lot_occupancy.sv(10): instance has no name" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696309286452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parking_lot_occupancy " "Elaborating entity \"parking_lot_occupancy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696309286471 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[33\] V_GPIO\[29\] parking_lot_occupancy.sv(2) " "Bidirectional port \"V_GPIO\[29\]\" at parking_lot_occupancy.sv(2) has a one-way connection to bidirectional port \"V_GPIO\[33\]\"" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696309286472 "|parking_lot_occupancy"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[31\] V_GPIO\[28\] parking_lot_occupancy.sv(2) " "Bidirectional port \"V_GPIO\[28\]\" at parking_lot_occupancy.sv(2) has a one-way connection to bidirectional port \"V_GPIO\[31\]\"" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696309286472 "|parking_lot_occupancy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_counter car_counter:comb_5 " "Elaborating entity \"car_counter\" for hierarchy \"car_counter:comb_5\"" {  } { { "parking_lot_occupancy.sv" "comb_5" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696309286472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_detection car_counter:comb_5\|car_detection:cd " "Elaborating entity \"car_detection\" for hierarchy \"car_counter:comb_5\|car_detection:cd\"" {  } { { "car_counter.sv" "cd" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696309286473 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[0\] " "bidirectional pin \"V_GPIO\[0\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[1\] " "bidirectional pin \"V_GPIO\[1\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[2\] " "bidirectional pin \"V_GPIO\[2\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[3\] " "bidirectional pin \"V_GPIO\[3\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[4\] " "bidirectional pin \"V_GPIO\[4\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[5\] " "bidirectional pin \"V_GPIO\[5\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[6\] " "bidirectional pin \"V_GPIO\[6\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[7\] " "bidirectional pin \"V_GPIO\[7\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[8\] " "bidirectional pin \"V_GPIO\[8\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[9\] " "bidirectional pin \"V_GPIO\[9\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[10\] " "bidirectional pin \"V_GPIO\[10\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[11\] " "bidirectional pin \"V_GPIO\[11\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[12\] " "bidirectional pin \"V_GPIO\[12\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[13\] " "bidirectional pin \"V_GPIO\[13\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[14\] " "bidirectional pin \"V_GPIO\[14\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[15\] " "bidirectional pin \"V_GPIO\[15\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[16\] " "bidirectional pin \"V_GPIO\[16\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[17\] " "bidirectional pin \"V_GPIO\[17\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[18\] " "bidirectional pin \"V_GPIO\[18\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[19\] " "bidirectional pin \"V_GPIO\[19\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[20\] " "bidirectional pin \"V_GPIO\[20\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[21\] " "bidirectional pin \"V_GPIO\[21\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[22\] " "bidirectional pin \"V_GPIO\[22\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[26\] " "bidirectional pin \"V_GPIO\[26\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[27\] " "bidirectional pin \"V_GPIO\[27\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[32\] " "bidirectional pin \"V_GPIO\[32\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[34\] " "bidirectional pin \"V_GPIO\[34\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1696309286729 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1696309286729 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[31\]~synth " "Node \"V_GPIO\[31\]~synth\"" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696309286758 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[33\]~synth " "Node \"V_GPIO\[33\]~synth\"" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696309286758 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696309286758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696309286759 "|parking_lot_occupancy|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1696309286759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696309286812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309286951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696309287035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696309287035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696309287056 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696309287056 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1696309287056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696309287056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696309287056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696309287069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 22:01:27 2023 " "Processing ended: Mon Oct 02 22:01:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696309287069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696309287069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696309287069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696309287069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696309288091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696309288098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 22:01:27 2023 " "Processing started: Mon Oct 02 22:01:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696309288098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696309288098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696309288098 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696309288153 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1696309288154 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1696309288154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1696309288227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696309288227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696309288231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696309288262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696309288262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696309288550 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1696309288566 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1696309288640 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 79 " "No exact pin location assignment(s) for 36 pins of 79 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696309288766 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696309296813 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 11 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696309296956 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696309296956 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696309296957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696309296958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696309296959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696309296959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696309296960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696309296960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696309296960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696309296960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696309296960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696309296960 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696309297011 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1696309297011 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696309297015 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_golden_top.sdc " "Reading SDC File: 'DE1_SoC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696309301078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301079 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301079 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301079 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC_golden_top.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301080 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301080 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(20): VGA_CLK could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301080 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC_golden_top.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC_golden_top.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301080 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301081 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC_golden_top.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC_golden_top.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301081 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301081 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 58 TD_HS port " "Ignored filter at DE1_SoC_golden_top.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301081 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301081 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 60 TD_VS port " "Ignored filter at DE1_SoC_golden_top.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301082 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301082 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301082 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301082 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC_golden_top.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301082 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301082 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC_golden_top.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301083 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301083 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC_golden_top.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301083 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301083 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301083 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301084 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301084 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301084 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC_golden_top.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301084 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301084 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC_golden_top.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301085 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301085 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301085 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301085 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC_golden_top.sdc(87): VGA_R* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC_golden_top.sdc(87): clk_vga could not be matched with a clock" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301085 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301086 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC_golden_top.sdc(89): VGA_G* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301086 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301086 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC_golden_top.sdc(91): VGA_B* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301086 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301086 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC_golden_top.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301086 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309301087 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1696309301087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696309301088 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696309301088 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696309301088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696309301088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696309301088 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696309301088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696309301091 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696309301182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696309305112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696309307828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696309308312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696309308312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696309309097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696309311657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696309311657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696309311910 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696309311910 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696309311910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696309311912 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696309313264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696309313292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696309313646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696309313647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696309313995 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696309316448 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1696309316602 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[0\] a permanently disabled " "Pin V_GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[0] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[1\] a permanently disabled " "Pin V_GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[1] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[2\] a permanently disabled " "Pin V_GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[2] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[3\] a permanently disabled " "Pin V_GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[3] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[4\] a permanently disabled " "Pin V_GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[4] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[5\] a permanently disabled " "Pin V_GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[5] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[6\] a permanently disabled " "Pin V_GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[6] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[7\] a permanently disabled " "Pin V_GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[7] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[8\] a permanently disabled " "Pin V_GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[8] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[9\] a permanently disabled " "Pin V_GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[9] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[10\] a permanently disabled " "Pin V_GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[10] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[11\] a permanently disabled " "Pin V_GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[11] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[12\] a permanently disabled " "Pin V_GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[12] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[13\] a permanently disabled " "Pin V_GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[13] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[14\] a permanently disabled " "Pin V_GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[14] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[15\] a permanently disabled " "Pin V_GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[15] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[16\] a permanently disabled " "Pin V_GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[16] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[17\] a permanently disabled " "Pin V_GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[17] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[18\] a permanently disabled " "Pin V_GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[18] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[19\] a permanently disabled " "Pin V_GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[19] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[20\] a permanently disabled " "Pin V_GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[20] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[21\] a permanently disabled " "Pin V_GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[21] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[22\] a permanently disabled " "Pin V_GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[22] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[23\] a permanently disabled " "Pin V_GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[23] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[24\] a permanently disabled " "Pin V_GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[24] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[25\] a permanently disabled " "Pin V_GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[25] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[26\] a permanently disabled " "Pin V_GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[26] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[27\] a permanently disabled " "Pin V_GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[27] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[32\] a permanently disabled " "Pin V_GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[32] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[34\] a permanently disabled " "Pin V_GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[34] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[35\] a permanently disabled " "Pin V_GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[35] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[28\] a permanently disabled " "Pin V_GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[28] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[29\] a permanently disabled " "Pin V_GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[29] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[30\] a permanently disabled " "Pin V_GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[30] } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[31\] a permanently enabled " "Pin V_GPIO\[31\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[31] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_GPIO\[31\]" } } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[33\] a permanently enabled " "Pin V_GPIO\[33\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[33] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_GPIO\[33\]" } } } } { "parking_lot_occupancy.sv" "" { Text "D:/Documents/ee_371/lab1/parking_lot_occupancy.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/ee_371/lab1/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696309316643 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1696309316643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab1/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab1/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696309316706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7299 " "Peak virtual memory: 7299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696309317105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 22:01:57 2023 " "Processing ended: Mon Oct 02 22:01:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696309317105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696309317105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696309317105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696309317105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696309318068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696309318075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 22:01:57 2023 " "Processing started: Mon Oct 02 22:01:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696309318075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696309318075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696309318075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1696309318580 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696309322574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696309322893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 22:02:02 2023 " "Processing ended: Mon Oct 02 22:02:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696309322893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696309322893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696309322893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696309322893 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696309323502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696309323905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696309323913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 22:02:03 2023 " "Processing started: Mon Oct 02 22:02:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696309323913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309323913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309323913 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1696309323976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324496 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_golden_top.sdc " "Reading SDC File: 'DE1_SoC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324887 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324888 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324888 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC_golden_top.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324888 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324888 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(20): VGA_CLK could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324888 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC_golden_top.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC_golden_top.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324889 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324889 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC_golden_top.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC_golden_top.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324889 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 58 TD_HS port " "Ignored filter at DE1_SoC_golden_top.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 60 TD_VS port " "Ignored filter at DE1_SoC_golden_top.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324890 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC_golden_top.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324891 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324891 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC_golden_top.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324891 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324891 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC_golden_top.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324891 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324892 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324892 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324892 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324892 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324892 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC_golden_top.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324892 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324893 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC_golden_top.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324893 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324893 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324893 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324893 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC_golden_top.sdc(87): VGA_R* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC_golden_top.sdc(87): clk_vga could not be matched with a clock" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324894 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324894 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC_golden_top.sdc(89): VGA_G* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324894 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324894 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC_golden_top.sdc(91): VGA_B* could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324894 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324894 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC_golden_top.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324895 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696309324895 ""}  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument -clock is not an object ID" {  } { { "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" "" { Text "D:/Documents/ee_371/lab1/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1696309324895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324897 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1696309324897 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1696309324908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.362 " "Worst-case setup slack is 17.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.362               0.000 CLOCK_50  " "   17.362               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CLOCK_50  " "    0.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.217 " "Worst-case minimum pulse width slack is 9.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.217               0.000 CLOCK_50  " "    9.217               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309324943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324943 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1696309324949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309324981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.369 " "Worst-case setup slack is 17.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.369               0.000 CLOCK_50  " "   17.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CLOCK_50  " "    0.373               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.282 " "Worst-case minimum pulse width slack is 9.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.282               0.000 CLOCK_50  " "    9.282               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309325627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325627 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1696309325632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309325751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.419 " "Worst-case setup slack is 18.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.419               0.000 CLOCK_50  " "   18.419               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.100 " "Worst-case minimum pulse width slack is 9.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326285 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1696309326291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.535 " "Worst-case setup slack is 18.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.535               0.000 CLOCK_50  " "   18.535               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_50  " "    0.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.066 " "Worst-case minimum pulse width slack is 9.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.066               0.000 CLOCK_50  " "    9.066               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696309326432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309326432 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309328049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309328049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab1/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab1/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309328085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696309328106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 22:02:08 2023 " "Processing ended: Mon Oct 02 22:02:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696309328106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696309328106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696309328106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309328106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1696309329077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696309329084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 22:02:08 2023 " "Processing started: Mon Oct 02 22:02:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696309329084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696309329084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696309329085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1696309329718 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 1 0 "EDA Netlist Writer" 0 -1 1696309329747 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo D:/Documents/ee_371/lab1/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"D:/Documents/ee_371/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1696309329862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696309329907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 22:02:09 2023 " "Processing ended: Mon Oct 02 22:02:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696309329907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696309329907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696309329907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696309329907 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus Prime Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696309330534 ""}
