-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:13:26 EST 2021                        

Solution Settings: fir.v8
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          38      40         42            0  0          
    Design Total:                      38      40         42            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(2,0,1,0,3)                         3.000     0.000      3.000 1.227          0           1 
    mgc_add(2,0,2,1,3)                         3.000     0.000      3.000 1.291          1           0 
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548          8           4 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           1 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           1 
    mgc_and(2,2)                               0.709     0.000      0.709 1.279          0           1 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           2 
    mgc_mux(16,2,4)                           18.692     0.000     18.692 1.695          8           8 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           2 
    mgc_mux1hot(3,6)                           6.459     0.000      6.459 1.972          0           1 
    mgc_mux1hot(30,3)                         26.479     0.000     26.479 1.485          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           1 
    mgc_nor(3,2)                               1.063     0.000      1.063 1.268          0           1 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          34 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           1 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           2 
    mgc_or(3,2)                                1.063     0.000      1.063 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          70 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(3,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):           962.395     2.000    342.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    598.5          3389.0           962.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            598.5 (100%)   3389.0 (100%)    962.4 (100%) 
      MUX:               149.5  (25%)    801.8  (24%)    254.8  (26%) 
      FUNC:              449.0  (75%)   2568.0  (76%)    691.0  (72%) 
      LOGIC:               0.0            19.2   (1%)     16.6   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-1:mul.itm                           30                            MAC-1:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
    MAC-2:mul.itm                           30         Y           Y      MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC:acc#4.itm                           30         Y           Y      MAC:acc#4.itm                                         
                                                                          MAC:acc#8.itm                                         
                                                                          acc(32:3)#1.sva                                       
    MAC:acc#7.itm                           30         Y           Y      MAC:acc#7.itm                                         
    MAC-1:MAC:mux.itm                       16         Y           Y      MAC-1:MAC:mux.itm                                     
    MAC-2:MAC:mux.itm                       16         Y           Y      MAC-2:MAC:mux.itm                                     
    MAC-3:MAC:mux.itm                       16         Y           Y      MAC-3:MAC:mux.itm                                     
    MAC-4:MAC:mux.itm                       16         Y           Y      MAC-4:MAC:mux.itm                                     
    MAC-5:MAC:mux.itm                       16         Y           Y      MAC-5:MAC:mux.itm                                     
    MAC-6:MAC:mux.itm                       16         Y           Y      MAC-6:MAC:mux.itm                                     
    MAC-7:MAC:mux.itm                       16         Y           Y      MAC-7:MAC:mux.itm                                     
    MAC-8:MAC:mux.itm                       16                            MAC-8:MAC:mux.itm                                     
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:i(5:3).sva#1                         3         Y           Y      MAC:i(5:3).sva#1                                      
    MAC:i(5:3).sva(1:0)                      2         Y           Y      MAC:i(5:3).sva(1:0)                                   
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1262           1215        1215 (Total Gating Ratio: 0.96, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  10.409046000000002
      Slack:      -0.4090460000000018
      
      Path                                                                            Startpoint                 Endpoint                     Delay   Slack   
      ------------------------------------------------------------------------------- -------------------------- ---------------------------- ------- -------
      1                                                                               fir:core/reg(MAC-1:mul)    fir:core/reg(MAC:acc#4)      10.4090 -0.4090 
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-1:mul.itm                                                                                                                0.0000  0.0000  
        fir:core/MAC:acc#7                                                            mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#3:mx0w1                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#9                                                            mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#9.itm                                                                                                                0.0000  5.0969  
        fir:core/MAC-8:acc#1                                                          mgc_addc_30_0_30_0_30                                   2.5484  7.6453  
        fir:core/acc(32:3)#1.sva#3                                                                                                            0.0000  7.6453  
        fir:core/acc:mux1h                                                            mgc_mux1hot_30_3                                        1.4848  9.1301  
        fir:core/acc:mux1h.itm                                                                                                                0.0000  9.1301  
        fir:core/acc:and                                                              mgc_and_30_2                                            1.2790  10.4090 
        fir:core/acc:and.itm                                                                                                                  0.0000  10.4090 
        fir:core/reg(MAC:acc#4)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  10.4090 
                                                                                                                                                              
      2                                                                               fir:core/reg(MAC-2:mul)    fir:core/reg(MAC:acc#4)      10.4090 -0.4090 
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC-2:mul.itm                                                                                                                0.0000  0.0000  
        fir:core/MAC:acc#7                                                            mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#3:mx0w1                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#9                                                            mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#9.itm                                                                                                                0.0000  5.0969  
        fir:core/MAC-8:acc#1                                                          mgc_addc_30_0_30_0_30                                   2.5484  7.6453  
        fir:core/acc(32:3)#1.sva#3                                                                                                            0.0000  7.6453  
        fir:core/acc:mux1h                                                            mgc_mux1hot_30_3                                        1.4848  9.1301  
        fir:core/acc:mux1h.itm                                                                                                                0.0000  9.1301  
        fir:core/acc:and                                                              mgc_and_30_2                                            1.2790  10.4090 
        fir:core/acc:and.itm                                                                                                                  0.0000  10.4090 
        fir:core/reg(MAC:acc#4)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  10.4090 
                                                                                                                                                              
      3                                                                               fir/coeffs:rsc.q           fir:core/reg(MAC-1:mul)      7.9121  2.0879  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir/coeffs:rsc.q                                                                                                                      2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                             0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                           0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                   0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#73                                                                                                                   0.0000  2.0000  
        fir:core/MAC:asn#73.itm                                                                                                               0.0000  2.0000  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                    4.6000  6.6000  
        fir:core/z.out#2                                                                                                                      0.0000  6.6000  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                          1.3121  7.9121  
        fir:core/MAC:MAC:mux.itm                                                                                                              0.0000  7.9121  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  7.9121  
                                                                                                                                                              
      4                                                                               fir/coeffs:rsc.q           fir:core/reg(MAC-2:mul)      7.9121  2.0879  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir/coeffs:rsc.q                                                                                                                      2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                             0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                           0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                   0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn                                                                                                                      0.0000  2.0000  
        fir:core/MAC:asn.itm                                                                                                                  0.0000  2.0000  
        fir:core/MAC-1:mul:rg                                                         mgc_mul_16_1_16_1_30                                    4.6000  6.6000  
        fir:core/z.out#1                                                                                                                      0.0000  6.6000  
        fir:core/MAC:MAC:mux#1                                                        mgc_mux_30_1_2                                          1.3121  7.9121  
        fir:core/MAC:MAC:mux#1.itm                                                                                                            0.0000  7.9121  
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  7.9121  
                                                                                                                                                              
      5                                                                               fir/coeffs:rsc.q           fir:core/reg(MAC-1:mul)      7.9121  2.0879  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir/coeffs:rsc.q                                                                                                                      2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                             0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                           0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                   0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn                                                                                                                      0.0000  2.0000  
        fir:core/MAC:asn.itm                                                                                                                  0.0000  2.0000  
        fir:core/MAC-1:mul:rg                                                         mgc_mul_16_1_16_1_30                                    4.6000  6.6000  
        fir:core/z.out#1                                                                                                                      0.0000  6.6000  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                          1.3121  7.9121  
        fir:core/MAC:MAC:mux.itm                                                                                                              0.0000  7.9121  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  7.9121  
                                                                                                                                                              
      6                                                                               fir/coeffs:rsc.q           fir:core/reg(MAC-2:mul)      7.9121  2.0879  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir/coeffs:rsc.q                                                                                                                      2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                             0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                         0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                           0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                   0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                              0.0000  2.0000  
        fir:core/MAC:asn#73                                                                                                                   0.0000  2.0000  
        fir:core/MAC:asn#73.itm                                                                                                               0.0000  2.0000  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                    4.6000  6.6000  
        fir:core/z.out#2                                                                                                                      0.0000  6.6000  
        fir:core/MAC:MAC:mux#1                                                        mgc_mux_30_1_2                                          1.3121  7.9121  
        fir:core/MAC:MAC:mux#1.itm                                                                                                            0.0000  7.9121  
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  7.9121  
                                                                                                                                                              
      7                                                                               fir:core/reg(MAC:acc#7)    fir:core/reg(MAC:acc#4)      7.8606  2.1394  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir:core/reg(MAC:acc#7)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC:acc#7.itm                                                                                                                0.0000  0.0000  
        fir:core/MAC:acc#9                                                            mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#9.itm                                                                                                                0.0000  2.5484  
        fir:core/MAC-8:acc#1                                                          mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/acc(32:3)#1.sva#3                                                                                                            0.0000  5.0969  
        fir:core/acc:mux1h                                                            mgc_mux1hot_30_3                                        1.4848  6.5816  
        fir:core/acc:mux1h.itm                                                                                                                0.0000  6.5816  
        fir:core/acc:and                                                              mgc_and_30_2                                            1.2790  7.8606  
        fir:core/acc:and.itm                                                                                                                  0.0000  7.8606  
        fir:core/reg(MAC:acc#4)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  7.8606  
                                                                                                                                                              
      8                                                                               fir:core/reg(MAC-1:mul)    fir:core/reg(MAC:acc#4)      7.8606  2.1394  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-1:mul.itm                                                                                                                0.0000  0.0000  
        fir:core/MAC:acc#7                                                            mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#3:mx0w1                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#10:rg                                                        mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/z.out                                                                                                                        0.0000  5.0969  
        fir:core/acc:mux1h                                                            mgc_mux1hot_30_3                                        1.4848  6.5816  
        fir:core/acc:mux1h.itm                                                                                                                0.0000  6.5816  
        fir:core/acc:and                                                              mgc_and_30_2                                            1.2790  7.8606  
        fir:core/acc:and.itm                                                                                                                  0.0000  7.8606  
        fir:core/reg(MAC:acc#4)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  7.8606  
                                                                                                                                                              
      9                                                                               fir:core/reg(MAC-2:mul)    fir:core/reg(MAC:acc#4)      7.8606  2.1394  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC-2:mul.itm                                                                                                                0.0000  0.0000  
        fir:core/MAC:acc#7                                                            mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#3:mx0w1                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#10:rg                                                        mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/z.out                                                                                                                        0.0000  5.0969  
        fir:core/acc:mux1h                                                            mgc_mux1hot_30_3                                        1.4848  6.5816  
        fir:core/acc:mux1h.itm                                                                                                                0.0000  6.5816  
        fir:core/acc:and                                                              mgc_and_30_2                                            1.2790  7.8606  
        fir:core/acc:and.itm                                                                                                                  0.0000  7.8606  
        fir:core/reg(MAC:acc#4)                                                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  7.8606  
                                                                                                                                                              
      10                                                                              fir:core/reg(MAC-1:mul)    fir:core/reg(out1:rsci.idat) 7.6453  2.3547  
                                                                                                                                                              
        Instance                                                                      Component                                               Delta   Delay   
        --------                                                                      ---------                                               -----   -----   
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-1:mul.itm                                                                                                                0.0000  0.0000  
        fir:core/MAC:acc#7                                                            mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#3:mx0w1                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#9                                                            mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#9.itm                                                                                                                0.0000  5.0969  
        fir:core/MAC-8:acc#1                                                          mgc_addc_30_0_30_0_30                                   2.5484  7.6453  
        fir:core/acc(32:3)#1.sva#3                                                                                                            0.0000  7.6453  
        fir:core/acc:slc(acc(32:3)#1.sva#3)(29-14)                                                                                            0.0000  7.6453  
        fir:core/acc:slc(acc(32:3)#1.sva#3)(29-14).itm                                                                                        0.0000  7.6453  
        fir:core/reg(out1:rsci.idat)                                                  mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  7.6453  
                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                    Slack (Delay) Messages                
      ------------------------------------ ------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#1.sva#3)(29-14).itm  2.3547  7.6453                         
      fir:core/reg(MAC:i(5:3).sva(1:0))    MAC:i:MAC:i:MAC:i:and.itm              8.7210  1.2790                         
      fir:core/reg(regs(4))                regs(4).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(12))               regs(12).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(20))               regs(20).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(28))               regs(28).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(3))                regs(3).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(11))               regs(11).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(19))               regs(19).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(27))               regs(27).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(2))                regs(2).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(10))               regs(10).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(18))               regs(18).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(26))               regs(26).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(1))                regs(1).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(9))                regs(9).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(17))               regs(17).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(25))               regs(25).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))                regs(0).sva#1                          8.3049  1.6951                         
      fir:core/reg(regs(8))                regs(8).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(16))               regs(16).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(24))               regs(24).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))#1              in1:rsci.idat                         10.0000  0.0000                         
      fir:core/reg(regs(7))                regs(7).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(15))               regs(15).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(23))               regs(23).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(6))                regs(6).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(14))               regs(14).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(22))               regs(22).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))               regs(30).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(5))                regs(5).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(13))               regs(13).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(21))               regs(21).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(29))               regs(29).sva#1                        10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(regs(30))#1             regs(29).sva                           8.3049  1.6951                         
      fir:core/reg(regs(29))#1             regs(28).sva                           8.3049  1.6951                         
      fir:core/reg(regs(28))#1             regs(27).sva                           8.3049  1.6951                         
      fir:core/reg(regs(27))#1             regs(26).sva                           8.3049  1.6951                         
      fir:core/reg(regs(26))#1             regs(25).sva                           8.3049  1.6951                         
      fir:core/reg(regs(25))#1             regs(24).sva                           8.3049  1.6951                         
      fir:core/reg(regs(24))#1             regs(23).sva                           8.3049  1.6951                         
      fir:core/reg(regs(23))#1             regs(22).sva                           8.3049  1.6951                         
      fir:core/reg(regs(22))#1             regs(21).sva                           8.3049  1.6951                         
      fir:core/reg(regs(21))#1             regs(20).sva                           8.3049  1.6951                         
      fir:core/reg(regs(20))#1             regs(19).sva                           8.3049  1.6951                         
      fir:core/reg(regs(19))#1             regs(18).sva                           8.3049  1.6951                         
      fir:core/reg(regs(18))#1             regs(17).sva                           8.3049  1.6951                         
      fir:core/reg(regs(17))#1             regs(16).sva                           8.3049  1.6951                         
      fir:core/reg(regs(16))#1             regs(15).sva                           8.3049  1.6951                         
      fir:core/reg(regs(15))#1             regs(14).sva                           8.3049  1.6951                         
      fir:core/reg(regs(14))#1             regs(13).sva                           8.3049  1.6951                         
      fir:core/reg(regs(13))#1             regs(12).sva                           8.3049  1.6951                         
      fir:core/reg(regs(12))#1             regs(11).sva                           8.3049  1.6951                         
      fir:core/reg(regs(11))#1             regs(10).sva                           8.3049  1.6951                         
      fir:core/reg(regs(10))#1             regs(9).sva                            8.3049  1.6951                         
      fir:core/reg(regs(9))#1              regs(8).sva                            8.3049  1.6951                         
      fir:core/reg(regs(8))#1              regs(7).sva                            8.3049  1.6951                         
      fir:core/reg(regs(7))#1              regs(6).sva                            8.3049  1.6951                         
      fir:core/reg(regs(6))#1              regs(5).sva                            8.3049  1.6951                         
      fir:core/reg(regs(5))#1              regs(4).sva                            8.3049  1.6951                         
      fir:core/reg(regs(4))#1              regs(3).sva                            8.3049  1.6951                         
      fir:core/reg(regs(3))#1              regs(2).sva                            8.3049  1.6951                         
      fir:core/reg(regs(2))#1              regs(1).sva                            8.3049  1.6951                         
      fir:core/reg(regs(1))#1              regs(0).sva                            8.3049  1.6951                         
      fir:core/reg(MAC:acc#4)              acc:and.itm                           -0.4090 10.4090 (clock period exceeded) 
      fir:core/reg(MAC:i(5:3))             MAC:acc.itm                            8.7730  1.2270                         
      fir:core/reg(MAC-1:MAC:mux)          MAC-1:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-2:MAC:mux)          MAC-2:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-3:MAC:mux)          MAC-3:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-4:MAC:mux)          MAC-4:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-5:MAC:mux)          MAC-5:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-6:MAC:mux)          MAC-6:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-7:MAC:mux)          MAC-7:MAC:mux.itm#2                    8.3049  1.6951                         
      fir:core/reg(MAC-8:MAC:mux)          MAC-8:MAC:mux.itm#3                    8.3049  1.6951                         
      fir:core/reg(MAC-2:mul)              MAC:MAC:mux#1.itm                      2.0879  7.9121                         
      fir:core/reg(MAC-1:mul)              MAC:MAC:mux.itm                        2.0879  7.9121                         
      fir:core/reg(MAC:acc#7)              z.out                                  2.1394  7.8606                         
      fir                                  coeffs:rsc.radr                        4.9918  5.0082                         
      fir                                  coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                  in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                  out1:rsc.dat                          10.0000  0.0000                         
      fir                                  out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30     4 
    -                    3     1 
    and                          
    -                   30     1 
    -                    2     1 
    -                    1     2 
    mul                          
    -                   30     2 
    mux                          
    -                   30     2 
    -                   16     8 
    mux1h                        
    -                   30     1 
    -                    3     1 
    -                   16     2 
    nor                          
    -                    3     1 
    -                    1     1 
    not                          
    -                    1    34 
    or                           
    -                    3     1 
    -                    1     3 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30     4 
    -                    3     1 
    -                    2     1 
    -                   16    71 
    -                    1     1 
    write_port                   
    -                    0     1 
    
  End of Report
