Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr 25 13:42:04 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_control_sets -verbose -file lab6pong_control_sets_placed.rpt
| Design       : lab6pong
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |              53 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------+-------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                 Enable Signal                |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+----------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  dir012_out            |                                              | dir0                          |                1 |              1 |         1.00 |
|  dir__0                |                                              | yBallRegister.dir_reg_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | screenInteface/pixelCnt[9]_i_1_n_0           | screenInteface/vSync_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | screenInteface/pixelCnt[9]_i_1_n_0           | screenInteface/hSync_i_1_n_0  |                1 |              1 |         1.00 |
|  yLeft_reg[7]_i_2_n_0  |                                              |                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | ps2KeyboardInterface/data[7]_i_1_n_0         | rstSynchronizer/Q[0]          |                1 |              8 |         8.00 |
|  yRight_reg[7]_i_2_n_0 |                                              |                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | screenInteface/lineCnt0                      |                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG         | ps2KeyboardInterface/ps2ClkEdgeDetector/E[0] | rstSynchronizer/SS[0]         |                3 |             11 |         3.67 |
|  yBall__0              |                                              |                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG         |                                              |                               |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG         | p_0_in                                       |                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG         | screenInteface/pixelCnt[9]_i_1_n_0           |                               |               10 |             22 |         2.20 |
+------------------------+----------------------------------------------+-------------------------------+------------------+----------------+--------------+


