m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/simulation/modelsim
Eantoine_phan_clock_divider
Z1 w1670029710
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Clock_Divider.vhd
Z8 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Clock_Divider.vhd
l0
L6
VcOnA4JG@I7W@DIj>BbS?n2
!s100 f0kaeNmF3>l4m@C@[6zdE1
Z9 OV;C;10.5b;63
31
Z10 !s110 1670030235
!i10b 1
Z11 !s108 1670030234.000000
Z12 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Clock_Divider.vhd|
Z13 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Clock_Divider.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Aarch
R2
R3
R4
R5
R6
DEx4 work 26 antoine_phan_clock_divider 0 22 cOnA4JG@I7W@DIj>BbS?n2
l18
L13
VWbF<;QokSmk>z`74l9TM13
!s100 ;ajV;6^zX[JM2n@HJBjUa1
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eantoine_phan_counter
Z16 w1670006796
R2
R3
R4
R5
R6
R0
Z17 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Counter.vhd
Z18 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Counter.vhd
l0
L6
V9ZB;@RLG2mi_P>HmUICLz1
!s100 hD9FXL946Xj<5ZjW<n?`[2
R9
31
Z19 !s110 1670030234
!i10b 1
R11
Z20 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Counter.vhd|
Z21 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Counter.vhd|
!i113 1
R14
R15
Aarch
R2
R3
R4
R5
R6
DEx4 work 20 antoine_phan_counter 0 22 9ZB;@RLG2mi_P>HmUICLz1
l15
L13
VA77LeXF`R@g?9>L4O9=Oi0
!s100 Z0aXW8CfFHkhz4okSL40>3
R9
31
R19
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eantoine_phan_fsm
Z22 w1669857847
R4
R5
R6
R0
Z23 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_FSM.vhd
Z24 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_FSM.vhd
l0
L5
V957G<21=`R92lE1TTT13n2
!s100 7Y`Qb0UadPa_e00cURBaG1
R9
31
R10
!i10b 1
Z25 !s108 1670030235.000000
Z26 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_FSM.vhd|
Z27 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_FSM.vhd|
!i113 1
R14
R15
Aarch
R4
R5
R6
DEx4 work 16 antoine_phan_fsm 0 22 957G<21=`R92lE1TTT13n2
l21
L15
VRfjn3?B5jl`TDYN_5MomM1
!s100 =W_oS3CYhb5l9GkzE9mDG0
R9
31
R10
!i10b 1
R25
R26
R27
!i113 1
R14
R15
Eantoine_phan_sequence_detector
Z28 w1669857736
R4
R5
R6
R0
Z29 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd
Z30 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd
l0
L5
VQ:eWbPzH3@F:Dg3QiEnnm0
!s100 YDcehPDmjb@2oURG=Bjao0
R9
31
R10
!i10b 1
R25
Z31 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd|
Z32 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Sequence_Detector.vhd|
!i113 1
R14
R15
Aarch
R4
R5
R6
DEx4 work 30 antoine_phan_sequence_detector 0 22 Q:eWbPzH3@F:Dg3QiEnnm0
l29
L13
VH[oO6b>1iAg`_E<b6nJ7g0
!s100 ZGSajA<2f]R@fP1]F?e=k1
R9
31
R10
!i10b 1
R25
R31
R32
!i113 1
R14
R15
Eantoine_phan_wrapper2
R16
R4
R5
R6
R0
Z33 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd
Z34 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd
l0
L5
Vaf:K?9hnFWRg901QmX=cL3
!s100 M6JbiDa[loOm3ZU>cAiEP1
R9
31
R10
!i10b 1
R25
Z35 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd|
Z36 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Antoine_Phan_Wrapper2.vhd|
!i113 1
R14
R15
Aarch
R4
R5
R6
DEx4 work 21 antoine_phan_wrapper2 0 22 af:K?9hnFWRg901QmX=cL3
l49
L13
Vb]:NNgj9ceD64<[8@fW8i2
!s100 DfT<?:?MO;izo0CmQ@:9O1
R9
31
R10
!i10b 1
R25
R35
R36
!i113 1
R14
R15
Erom
Z37 w1670024127
R4
R5
R6
R0
Z38 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd
Z39 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd
l0
L5
Vic@KFYD6?iHND4a[o0nbI3
!s100 bVHLCXGF4UMbib:oI^Gmm0
R9
31
R10
!i10b 1
R25
Z40 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd|
Z41 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/ROM.vhd|
!i113 1
R14
R15
Aarch
R4
R5
R6
DEx4 work 3 rom 0 22 ic@KFYD6?iHND4a[o0nbI3
l276
L13
VmPzl[:o<50<5ZP6Gm2:E90
!s100 ;]XFZ3jHFjAAYTc^XGeZ;1
R9
31
R10
!i10b 1
R25
R40
R41
!i113 1
R14
R15
Eseven_segment_decoder
Z42 w1669860588
R4
R5
R6
R0
Z43 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Seven_Segment_Decoder.vhd
Z44 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Seven_Segment_Decoder.vhd
l0
L5
V@K]DB^aIYfDW^E7DbNKWF1
!s100 o`cN??PCcPOXLI]TOT<iD2
R9
31
R10
!i10b 1
R25
Z45 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Seven_Segment_Decoder.vhd|
Z46 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Seven_Segment_Decoder.vhd|
!i113 1
R14
R15
Aarch
R4
R5
R6
DEx4 work 21 seven_segment_decoder 0 22 @K]DB^aIYfDW^E7DbNKWF1
l13
L12
V8hWbY1]V8;8@>i4HifTkk1
!s100 C<a9PIKX>A4G6o=Q282lC0
R9
31
R10
!i10b 1
R25
R45
R46
!i113 1
R14
R15
Ewrapper2_simulation
Z47 w1670029662
R4
R5
R6
R0
Z48 8D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Wrapper2_Simulation.vhd
Z49 FD:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Wrapper2_Simulation.vhd
l0
L5
VfhfgJeD[BBkC1e[m@1lzB1
!s100 HognSkSY=0:ni6>CM[4Ze1
R9
31
R10
!i10b 1
R25
Z50 !s90 -reportprogress|300|-93|-work|work|D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Wrapper2_Simulation.vhd|
Z51 !s107 D:/ECSE222-VHDL/Lab6/VHDL6_Antoine_Phan/Wrapper2_Simulation.vhd|
!i113 1
R14
R15
Asimulate
R4
R5
R6
DEx4 work 19 wrapper2_simulation 0 22 fhfgJeD[BBkC1e[m@1lzB1
l20
L8
V4WN79J?1TPloilKR?=FFh0
!s100 O2SKj6W2NP3D]k2<2_F>22
R9
31
R10
!i10b 1
R25
R50
R51
!i113 1
R14
R15
