Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  7 22:29:30 2020
| Host         : Huang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.140      -20.267                     26                  108        0.069        0.000                      0                  108        0.750        0.000                       0                   120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
Clk                 {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz  {0.000 1.250}        2.500           400.000         
  clk_out2_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz  {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clk_wiz       -1.140      -20.267                     26                   27        0.072        0.000                      0                   27        0.750        0.000                       0                    29  
  clk_out2_clk_wiz        1.028        0.000                      0                   27        0.129        0.000                      0                   27        2.000        0.000                       0                    29  
  clk_out3_clk_wiz        5.657        0.000                      0                   27        0.070        0.000                      0                   27        4.500        0.000                       0                    29  
  clk_out4_clk_wiz       15.987        0.000                      0                   27        0.069        0.000                      0                   27        9.500        0.000                       0                    29  
  clkfbout_clk_wiz                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :           26  Failing Endpoints,  Worst Slack       -1.140ns,  Total Violation      -20.267ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.962ns (53.304%)  route 1.719ns (46.696%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.565 r  led0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.565    led0/cnt_reg[16]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.665 r  led0/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    led0/cnt_reg[20]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.922 r  led0/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    led0/cnt_reg[24]_i_1_n_6
    SLICE_X112Y104       FDCE                                         r  led0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y104       FDCE                                         r  led0/cnt_reg[25]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.883ns (52.280%)  route 1.719ns (47.720%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.565 r  led0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.565    led0/cnt_reg[16]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.665 r  led0/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    led0/cnt_reg[20]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.843 r  led0/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    led0/cnt_reg[24]_i_1_n_7
    SLICE_X112Y104       FDCE                                         r  led0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y104       FDCE                                         r  led0/cnt_reg[24]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.867ns (52.067%)  route 1.719ns (47.933%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.565 r  led0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.565    led0/cnt_reg[16]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.827 r  led0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    led0/cnt_reg[20]_i_1_n_4
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[23]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 -1.045    

Slack (VIOLATED) :        -1.040ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.862ns (52.000%)  route 1.719ns (48.000%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.565 r  led0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.565    led0/cnt_reg[16]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.822 r  led0/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.822    led0/cnt_reg[20]_i_1_n_6
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[21]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.822    
  -------------------------------------------------------------------
                         slack                                 -1.040    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.804ns (51.209%)  route 1.719ns (48.791%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.565 r  led0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.565    led0/cnt_reg[16]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.764 r  led0/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.764    led0/cnt_reg[20]_i_1_n_5
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[22]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.783ns (50.917%)  route 1.719ns (49.083%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.565 r  led0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.565    led0/cnt_reg[16]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.743 r  led0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.743    led0/cnt_reg[20]_i_1_n_7
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y103       FDCE                                         r  led0/cnt_reg[20]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.945ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.767ns (50.692%)  route 1.719ns (49.308%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.727 r  led0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.727    led0/cnt_reg[16]_i_1_n_4
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[19]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y102       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                 -0.945    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.762ns (50.621%)  route 1.719ns (49.379%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.722 r  led0/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.722    led0/cnt_reg[16]_i_1_n_6
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[17]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y102       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.704ns (49.784%)  route 1.719ns (50.216%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.664 r  led0/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.664    led0/cnt_reg[16]_i_1_n_5
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[18]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y102       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 led0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz rise@2.500ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.683ns (49.474%)  route 1.719ns (50.526%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 1.285 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.576    -1.759    led0/clk_out1
    SLICE_X112Y99        FDCE                                         r  led0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.433    -1.326 f  led0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.758    -0.567    led0/cnt_reg[5]
    SLICE_X113Y99        LUT4 (Prop_lut4_I0_O)        0.105    -0.462 r  led0/led_i_7/O
                         net (fo=1, routed)           0.511     0.049    led0/led_i_7_n_0
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.105     0.154 f  led0/led_i_2/O
                         net (fo=26, routed)          0.306     0.460    led0/led_i_2_n_0
    SLICE_X113Y98        LUT6 (Prop_lut6_I2_O)        0.105     0.565 r  led0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     0.707    led0/cnt[0]_i_2_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     1.164 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.264 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.265    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.365 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.465 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.643 r  led0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.643    led0/cnt_reg[16]_i_1_n_7
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      2.500     2.500 r  
    U18                                               0.000     2.500 r  Clk (IN)
                         net (fo=0)                   0.000     2.500    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     3.863 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     4.882    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -1.814 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -0.362    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.285 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          1.570     1.285    led0/clk_out1
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[16]/C
                         clock pessimism             -0.537     0.747    
                         clock uncertainty           -0.066     0.681    
    SLICE_X112Y102       FDCE (Setup_fdce_C_D)        0.101     0.782    led0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 -0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.429%)  route 0.149ns (26.571%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.066 r  led0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    led0/cnt_reg[8]_i_1_n_7
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[8]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.032%)  route 0.149ns (25.968%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.079 r  led0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.079    led0/cnt_reg[8]_i_1_n_5
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[10]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.035%)  route 0.149ns (24.965%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.102 r  led0/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.102    led0/cnt_reg[8]_i_1_n_6
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[9]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.449ns (75.118%)  route 0.149ns (24.882%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.104 r  led0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.104    led0/cnt_reg[8]_i_1_n_4
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y100       FDCE                                         r  led0/cnt_reg[11]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.451ns (75.201%)  route 0.149ns (24.799%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.053 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.106 r  led0/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.106    led0/cnt_reg[12]_i_1_n_7
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[12]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.464ns (75.728%)  route 0.149ns (24.272%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.053 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.119 r  led0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.119    led0/cnt_reg[12]_i_1_n_5
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[14]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.487ns (76.606%)  route 0.149ns (23.394%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.053 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.142 r  led0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.142    led0/cnt_reg[12]_i_1_n_6
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[13]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.489ns (76.679%)  route 0.149ns (23.321%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.053 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.144 r  led0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.144    led0/cnt_reg[12]_i_1_n_4
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y101       FDCE                                         r  led0/cnt_reg[15]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.491ns (76.752%)  route 0.149ns (23.248%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.053 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.093 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.093    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.146 r  led0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.146    led0/cnt_reg[16]_i_1_n_7
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[16]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 led0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            led0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.504ns (77.215%)  route 0.149ns (22.785%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.637    -0.494    led0/clk_out1
    SLICE_X112Y98        FDCE                                         r  led0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  led0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.182    led0/cnt_reg[3]
    SLICE_X112Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  led0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.137    led0/cnt[0]_i_3_n_0
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.028 r  led0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    led0/cnt_reg[0]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  led0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    led0/cnt_reg[4]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.053 r  led0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.053    led0/cnt_reg[8]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.093 r  led0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.093    led0/cnt_reg[12]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.159 r  led0/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.159    led0/cnt_reg[16]_i_1_n_5
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout1_buf/O
                         net (fo=27, routed)          0.995    -0.176    led0/clk_out1
    SLICE_X112Y102       FDCE                                         r  led0/cnt_reg[18]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.134    -0.006    led0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_init/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  clk_init/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y101  led0/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y101  led0/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y101  led0/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y102  led0/cnt_reg[16]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y102  led0/cnt_reg[17]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y102  led0/cnt_reg[18]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y102  led0/cnt_reg[19]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.500       1.500      SLICE_X112Y98   led0/cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y101  led0/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y102  led0/cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y103  led0/cnt_reg[20]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y103  led0/cnt_reg[21]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X112Y104  led0/cnt_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.885ns (47.944%)  route 2.047ns (52.056%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.980 r  led1/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    led1/cnt_reg[16]_i_1__0_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.078 r  led1/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.078    led1/cnt_reg[20]_i_1__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.343 r  led1/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.343    led1/cnt_reg[24]_i_1__0_n_6
    SLICE_X111Y105       FDCE                                         r  led1/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y105       FDCE                                         r  led1/cnt_reg[25]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.801ns (46.808%)  route 2.047ns (53.192%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.980 r  led1/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    led1/cnt_reg[16]_i_1__0_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.078 r  led1/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.078    led1/cnt_reg[20]_i_1__0_n_0
    SLICE_X111Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.259 r  led1/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.259    led1/cnt_reg[24]_i_1__0_n_7
    SLICE_X111Y105       FDCE                                         r  led1/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y105       FDCE                                         r  led1/cnt_reg[24]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.787ns (46.614%)  route 2.047ns (53.386%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.980 r  led1/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    led1/cnt_reg[16]_i_1__0_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.245 r  led1/cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.245    led1/cnt_reg[20]_i_1__0_n_6
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[21]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.782ns (46.544%)  route 2.047ns (53.456%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.980 r  led1/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    led1/cnt_reg[16]_i_1__0_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.240 r  led1/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.240    led1/cnt_reg[20]_i_1__0_n_4
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[23]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.722ns (45.693%)  route 2.047ns (54.307%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.980 r  led1/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    led1/cnt_reg[16]_i_1__0_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.180 r  led1/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.180    led1/cnt_reg[20]_i_1__0_n_5
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[22]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.703ns (45.418%)  route 2.047ns (54.582%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.980 r  led1/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    led1/cnt_reg[16]_i_1__0_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.161 r  led1/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.161    led1/cnt_reg[20]_i_1__0_n_7
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y104       FDCE                                         r  led1/cnt_reg[20]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.689ns (45.213%)  route 2.047ns (54.787%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.147 r  led1/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.147    led1/cnt_reg[16]_i_1__0_n_6
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[17]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.684ns (45.140%)  route 2.047ns (54.860%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.142 r  led1/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.142    led1/cnt_reg[16]_i_1__0_n_4
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[19]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.624ns (44.243%)  route 2.047ns (55.757%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.082 r  led1/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.082    led1/cnt_reg[16]_i_1__0_n_5
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[18]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 led1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz rise@5.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.605ns (43.953%)  route 2.047ns (56.047%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 3.785 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.746    -1.589    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.483    -0.726    led1/cnt_reg[4]
    SLICE_X109Y100       LUT3 (Prop_lut3_I0_O)        0.105    -0.621 f  led1/led_i_6__0/O
                         net (fo=1, routed)           0.705     0.084    led1/led_i_6__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I4_O)        0.105     0.189 f  led1/led_i_2__0/O
                         net (fo=26, routed)          0.465     0.654    led1/led_i_2__0_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.105     0.759 r  led1/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.392     1.151    led1/cnt[0]_i_2__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.587 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.686 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.784 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.784    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.882 r  led1/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.882    led1/cnt_reg[12]_i_1__0_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.063 r  led1/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.063    led1/cnt_reg[16]_i_1__0_n_7
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696     0.686 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.451     2.138    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.215 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          1.570     3.785    led1/clk_out2
    SLICE_X111Y103       FDCE                                         r  led1/cnt_reg[16]/C
                         clock pessimism             -0.401     3.383    
                         clock uncertainty           -0.071     3.312    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.059     3.371    led1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                  1.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.355ns (60.497%)  route 0.232ns (39.503%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.093 r  led1/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.093    led1/cnt_reg[4]_i_1__0_n_7
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[4]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.366ns (61.224%)  route 0.232ns (38.776%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.104 r  led1/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.104    led1/cnt_reg[4]_i_1__0_n_5
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[6]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.391ns (62.780%)  route 0.232ns (37.220%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.129 r  led1/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.129    led1/cnt_reg[4]_i_1__0_n_6
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[5]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.391ns (62.780%)  route 0.232ns (37.220%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.129 r  led1/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.129    led1/cnt_reg[4]_i_1__0_n_4
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y100       FDCE                                         r  led1/cnt_reg[7]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.394ns (62.959%)  route 0.232ns (37.041%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.078    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.132 r  led1/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.132    led1/cnt_reg[8]_i_1__0_n_7
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[8]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.405ns (63.598%)  route 0.232ns (36.402%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.078    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.143 r  led1/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.143    led1/cnt_reg[8]_i_1__0_n_5
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[10]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.430ns (64.974%)  route 0.232ns (35.026%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.078    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.168 r  led1/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.168    led1/cnt_reg[8]_i_1__0_n_4
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[11]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.430ns (64.974%)  route 0.232ns (35.026%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.078    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.168 r  led1/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.168    led1/cnt_reg[8]_i_1__0_n_6
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y101       FDCE                                         r  led1/cnt_reg[9]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.433ns (65.132%)  route 0.232ns (34.868%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.078    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.117 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.117    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.171 r  led1/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.171    led1/cnt_reg[12]_i_1__0_n_7
    SLICE_X111Y102       FDCE                                         r  led1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y102       FDCE                                         r  led1/cnt_reg[12]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y102       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 led1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.444ns (65.699%)  route 0.232ns (34.301%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.637    -0.494    led1/clk_out2
    SLICE_X111Y99        FDCE                                         r  led1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.122    led1/cnt_reg[2]
    SLICE_X111Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.077 r  led1/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.077    led1/cnt[0]_i_4__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.038 r  led1/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.039    led1/cnt_reg[0]_i_1__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.078 r  led1/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.078    led1/cnt_reg[4]_i_1__0_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.117 r  led1/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.117    led1/cnt_reg[8]_i_1__0_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.182 r  led1/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.182    led1/cnt_reg[12]_i_1__0_n_5
    SLICE_X111Y102       FDCE                                         r  led1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout2_buf/O
                         net (fo=27, routed)          0.995    -0.176    led1/clk_out2
    SLICE_X111Y102       FDCE                                         r  led1/cnt_reg[14]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X111Y102       FDCE (Hold_fdce_C_D)         0.105    -0.035    led1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_init/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  clk_init/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y99   led1/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y101  led1/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y101  led1/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y102  led1/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y102  led1/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y102  led1/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y102  led1/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y103  led1/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y99   led1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y99   led1/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y99   led1/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y99   led1/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X109Y103  led1/led_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X109Y103  led1/led_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y99   led1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y101  led1/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y101  led1/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y101  led1/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y101  led1/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y101  led1/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y101  led1/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y102  led1/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.885ns (43.880%)  route 2.411ns (56.120%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.341 r  led2/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.341    led2/cnt_reg[16]_i_1__1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.439 r  led2/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    led2/cnt_reg[20]_i_1__1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.704 r  led2/cnt_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.704    led2/cnt_reg[24]_i_1__1_n_6
    SLICE_X106Y105       FDCE                                         r  led2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y105       FDCE                                         r  led2/cnt_reg[25]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y105       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.801ns (42.761%)  route 2.411ns (57.239%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.341 r  led2/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.341    led2/cnt_reg[16]_i_1__1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.439 r  led2/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    led2/cnt_reg[20]_i_1__1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.620 r  led2/cnt_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.620    led2/cnt_reg[24]_i_1__1_n_7
    SLICE_X106Y105       FDCE                                         r  led2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y105       FDCE                                         r  led2/cnt_reg[24]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y105       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.787ns (42.570%)  route 2.411ns (57.430%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.341 r  led2/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.341    led2/cnt_reg[16]_i_1__1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.606 r  led2/cnt_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.606    led2/cnt_reg[20]_i_1__1_n_6
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[21]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.782ns (42.501%)  route 2.411ns (57.499%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.341 r  led2/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.341    led2/cnt_reg[16]_i_1__1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.601 r  led2/cnt_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.601    led2/cnt_reg[20]_i_1__1_n_4
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[23]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.722ns (41.666%)  route 2.411ns (58.334%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.341 r  led2/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.341    led2/cnt_reg[16]_i_1__1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.541 r  led2/cnt_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.541    led2/cnt_reg[20]_i_1__1_n_5
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[22]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.703ns (41.397%)  route 2.411ns (58.603%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.341 r  led2/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.341    led2/cnt_reg[16]_i_1__1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.522 r  led2/cnt_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.522    led2/cnt_reg[20]_i_1__1_n_7
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y104       FDCE                                         r  led2/cnt_reg[20]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.689ns (41.197%)  route 2.411ns (58.803%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.508 r  led2/cnt_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.508    led2/cnt_reg[16]_i_1__1_n_6
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[17]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y103       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.684ns (41.125%)  route 2.411ns (58.875%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.503 r  led2/cnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.503    led2/cnt_reg[16]_i_1__1_n_4
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[19]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y103       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.624ns (40.250%)  route 2.411ns (59.750%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.443 r  led2/cnt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.443    led2/cnt_reg[16]_i_1__1_n_5
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[18]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y103       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.443    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 led2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz rise@10.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.605ns (39.967%)  route 2.411ns (60.033%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.743    -1.592    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.379    -1.213 f  led2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.648    -0.565    led2/cnt_reg[4]
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.105    -0.460 f  led2/led_i_6__1/O
                         net (fo=1, routed)           0.731     0.271    led2/led_i_6__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I4_O)        0.105     0.376 f  led2/led_i_2__1/O
                         net (fo=26, routed)          0.883     1.259    led2/led_i_2__1_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I2_O)        0.105     1.364 r  led2/cnt[0]_i_2__1/O
                         net (fo=1, routed)           0.148     1.513    led2/cnt[0]_i_2__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.949 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.949    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.047    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.145    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.243 r  led2/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.243    led2/cnt_reg[12]_i_1__1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.424 r  led2/cnt_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.424    led2/cnt_reg[16]_i_1__1_n_7
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.696     5.686 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.451     7.138    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.215 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          1.568     8.783    led2/clk_out3
    SLICE_X106Y103       FDCE                                         r  led2/cnt_reg[16]/C
                         clock pessimism             -0.402     8.380    
                         clock uncertainty           -0.078     8.302    
    SLICE_X106Y103       FDCE (Setup_fdce_C_D)        0.059     8.361    led2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  5.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.451%)  route 0.171ns (32.549%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.032 r  led2/cnt_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.032    led2/cnt_reg[4]_i_1__1_n_7
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[4]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.117%)  route 0.171ns (31.883%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.043 r  led2/cnt_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.043    led2/cnt_reg[4]_i_1__1_n_5
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[6]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.535%)  route 0.171ns (30.465%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.068 r  led2/cnt_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.068    led2/cnt_reg[4]_i_1__1_n_6
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[5]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.535%)  route 0.171ns (30.465%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.068 r  led2/cnt_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.068    led2/cnt_reg[4]_i_1__1_n_4
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y100       FDCE                                         r  led2/cnt_reg[7]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.696%)  route 0.171ns (30.304%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.017 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.017    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.071 r  led2/cnt_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.071    led2/cnt_reg[8]_i_1__1_n_7
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[8]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.275%)  route 0.171ns (29.725%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.017 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.017    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.082 r  led2/cnt_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.082    led2/cnt_reg[8]_i_1__1_n_5
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[10]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.430ns (71.511%)  route 0.171ns (28.489%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.017 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.017    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.107 r  led2/cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.107    led2/cnt_reg[8]_i_1__1_n_4
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[11]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.430ns (71.511%)  route 0.171ns (28.489%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.017 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.017    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.107 r  led2/cnt_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.107    led2/cnt_reg[8]_i_1__1_n_6
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y101       FDCE                                         r  led2/cnt_reg[9]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.433ns (71.652%)  route 0.171ns (28.348%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.017 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.017    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.056 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.110 r  led2/cnt_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.110    led2/cnt_reg[12]_i_1__1_n_7
    SLICE_X106Y102       FDCE                                         r  led2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y102       FDCE                                         r  led2/cnt_reg[12]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y102       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.444ns (72.159%)  route 0.171ns (27.841%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.495    led2/clk_out3
    SLICE_X106Y99        FDCE                                         r  led2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  led2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.183    led2/cnt_reg[3]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  led2/cnt[0]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.138    led2/cnt[0]_i_3__1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.023 r  led2/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.022    led2/cnt_reg[0]_i_1__1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.017 r  led2/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.017    led2/cnt_reg[4]_i_1__1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.056 r  led2/cnt_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    led2/cnt_reg[8]_i_1__1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.121 r  led2/cnt_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.121    led2/cnt_reg[12]_i_1__1_n_5
    SLICE_X106Y102       FDCE                                         r  led2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout3_buf/O
                         net (fo=27, routed)          0.992    -0.179    led2/clk_out3
    SLICE_X106Y102       FDCE                                         r  led2/cnt_reg[14]/C
                         clock pessimism              0.035    -0.143    
    SLICE_X106Y102       FDCE (Hold_fdce_C_D)         0.105    -0.038    led2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_init/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  clk_init/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y101  led2/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y102  led2/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y102  led2/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y102  led2/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y102  led2/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y103  led2/cnt_reg[16]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y103  led2/cnt_reg[17]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X106Y103  led2/cnt_reg[18]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y101  led2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y100  led2/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y100  led2/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y100  led2/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y101  led2/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X107Y101  led2/led_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y99   led2/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y99   led2/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y99   led2/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y99   led2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y101  led2/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y101  led2/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X106Y102  led2/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz
  To Clock:  clk_out4_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.987ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.889ns (47.354%)  route 2.100ns (52.646%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.868 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.868    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.966 r  led3/cnt_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.966    led3/cnt_reg[20]_i_1__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.231 r  led3/cnt_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.231    led3/cnt_reg[24]_i_1__2_n_6
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[25]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y102       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                 15.987    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.805ns (46.221%)  route 2.100ns (53.779%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.868 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.868    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.966 r  led3/cnt_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.966    led3/cnt_reg[20]_i_1__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.147 r  led3/cnt_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.147    led3/cnt_reg[24]_i_1__2_n_7
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[24]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y102       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.085ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.791ns (46.028%)  route 2.100ns (53.972%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.868 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.868    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.133 r  led3/cnt_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.133    led3/cnt_reg[20]_i_1__2_n_6
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[21]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y101       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 16.085    

Slack (MET) :             16.090ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.786ns (45.958%)  route 2.100ns (54.042%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.868 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.868    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.128 r  led3/cnt_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.128    led3/cnt_reg[20]_i_1__2_n_4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[23]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y101       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                 16.090    

Slack (MET) :             16.150ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.726ns (45.111%)  route 2.100ns (54.889%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.868 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.868    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.068 r  led3/cnt_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.068    led3/cnt_reg[20]_i_1__2_n_5
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[22]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y101       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 16.150    

Slack (MET) :             16.168ns  (required time - arrival time)
  Source:                 led3/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.486ns (42.666%)  route 1.997ns (57.334%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.746    -1.589    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led3/cnt_reg[23]/Q
                         net (fo=2, routed)           0.688    -0.522    led3/cnt_reg[23]
    SLICE_X109Y101       LUT5 (Prop_lut5_I2_O)        0.105    -0.417 r  led3/led_i_3__2/O
                         net (fo=27, routed)          1.161     0.744    led3/led_i_3__2_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.105     0.849 r  led3/cnt[0]_i_2__2/O
                         net (fo=1, routed)           0.148     0.997    led3/cnt[0]_i_2__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.433 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.433    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.531 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.531    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.629 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.629    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.894 r  led3/cnt_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.894    led3/cnt_reg[12]_i_1__2_n_6
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.415    18.630    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[13]/C
                         clock pessimism             -0.537    18.092    
                         clock uncertainty           -0.089    18.003    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.059    18.062    led3/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.062    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                 16.168    

Slack (MET) :             16.169ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.707ns (44.837%)  route 2.100ns (55.163%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.868 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.868    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.049 r  led3/cnt_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.049    led3/cnt_reg[20]_i_1__2_n_7
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[20]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y101       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 16.169    

Slack (MET) :             16.173ns  (required time - arrival time)
  Source:                 led3/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.481ns (42.584%)  route 1.997ns (57.416%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.589ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.746    -1.589    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.379    -1.210 f  led3/cnt_reg[23]/Q
                         net (fo=2, routed)           0.688    -0.522    led3/cnt_reg[23]
    SLICE_X109Y101       LUT5 (Prop_lut5_I2_O)        0.105    -0.417 r  led3/led_i_3__2/O
                         net (fo=27, routed)          1.161     0.744    led3/led_i_3__2_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.105     0.849 r  led3/cnt[0]_i_2__2/O
                         net (fo=1, routed)           0.148     0.997    led3/cnt[0]_i_2__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.433 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.433    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.531 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.531    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.629 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.629    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.889 r  led3/cnt_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.889    led3/cnt_reg[12]_i_1__2_n_4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.415    18.630    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
                         clock pessimism             -0.537    18.092    
                         clock uncertainty           -0.089    18.003    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.059    18.062    led3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.062    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 16.173    

Slack (MET) :             16.183ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.693ns (44.633%)  route 2.100ns (55.367%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.035 r  led3/cnt_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.035    led3/cnt_reg[16]_i_1__2_n_6
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[17]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 16.183    

Slack (MET) :             16.188ns  (required time - arrival time)
  Source:                 led3/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz rise@20.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.688ns (44.560%)  route 2.100ns (55.440%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.569    -5.014 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -3.420    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.576    -1.759    led3/clk_out4
    SLICE_X110Y97        FDCE                                         r  led3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.379    -1.380 f  led3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.664    -0.716    led3/cnt_reg[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105    -0.611 f  led3/led_i_5__2/O
                         net (fo=1, routed)           0.719     0.109    led3/led_i_5__2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.105     0.214 f  led3/led_i_2__2/O
                         net (fo=26, routed)          0.716     0.930    led3/led_i_2__2_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.105     1.035 r  led3/cnt[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.035    led3/cnt[0]_i_6__2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.475 r  led3/cnt_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.475    led3/cnt_reg[0]_i_1__2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.573 r  led3/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.573    led3/cnt_reg[4]_i_1__2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.671 r  led3/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.671    led3/cnt_reg[8]_i_1__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.769 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.770    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.030 r  led3/cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.030    led3/cnt_reg[16]_i_1__2_n_4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.382    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.696    15.686 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.451    17.138    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.215 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          1.570    18.785    led3/clk_out4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[19]/C
                         clock pessimism             -0.537    18.247    
                         clock uncertainty           -0.089    18.158    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.059    18.217    led3/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                 16.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.034 r  led3/cnt_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.034    led3/cnt_reg[16]_i_1__2_n_7
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[16]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (67.974%)  route 0.172ns (32.026%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.045 r  led3/cnt_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.045    led3/cnt_reg[16]_i_1__2_n_5
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[18]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.070 r  led3/cnt_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.070    led3/cnt_reg[16]_i_1__2_n_6
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[17]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.070 r  led3/cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.070    led3/cnt_reg[16]_i_1__2_n_4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y100       FDCE                                         r  led3/cnt_reg[19]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.394ns (69.557%)  route 0.172ns (30.443%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.019    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.073 r  led3/cnt_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.073    led3/cnt_reg[20]_i_1__2_n_7
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[20]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.405ns (70.137%)  route 0.172ns (29.863%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.019    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.084 r  led3/cnt_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.084    led3/cnt_reg[20]_i_1__2_n_5
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[22]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.430ns (71.376%)  route 0.172ns (28.624%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.019    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.109 r  led3/cnt_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.109    led3/cnt_reg[20]_i_1__2_n_6
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[21]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.430ns (71.376%)  route 0.172ns (28.624%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.019    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.109 r  led3/cnt_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.109    led3/cnt_reg[20]_i_1__2_n_4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y101       FDCE                                         r  led3/cnt_reg[23]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.433ns (71.518%)  route 0.172ns (28.482%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.019    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  led3/cnt_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.058    led3/cnt_reg[20]_i_1__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.112 r  led3/cnt_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.112    led3/cnt_reg[24]_i_1__2_n_7
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[24]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y102       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 led3/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.469ns (73.116%)  route 0.172ns (26.884%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.407    -1.700 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.156    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.637    -0.494    led3/clk_out4
    SLICE_X110Y99        FDCE                                         r  led3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  led3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.172    -0.181    led3/cnt_reg[15]
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  led3/cnt[12]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.136    led3/cnt[12]_i_2__2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.021 r  led3/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.020    led3/cnt_reg[12]_i_1__2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  led3/cnt_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.019    led3/cnt_reg[16]_i_1__2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  led3/cnt_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.058    led3/cnt_reg[20]_i_1__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.148 r  led3/cnt_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.148    led3/cnt_reg[24]_i_1__2_n_6
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_init/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    clk_init/inst/clk_in1_clk_wiz
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.727    -1.792 r  clk_init/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.592    -1.200    clk_init/inst/clk_out4_clk_wiz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clk_init/inst/clkout4_buf/O
                         net (fo=27, routed)          0.995    -0.176    led3/clk_out4
    SLICE_X110Y102       FDCE                                         r  led3/cnt_reg[25]/C
                         clock pessimism              0.035    -0.140    
    SLICE_X110Y102       FDCE (Hold_fdce_C_D)         0.105    -0.035    led3/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_init/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19  clk_init/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y96   led3/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y98   led3/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y98   led3/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y99   led3/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y99   led3/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y99   led3/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y99   led3/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y100  led3/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y96   led3/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y98   led3/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y98   led3/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y100  led3/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y100  led3/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y100  led3/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y96   led3/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y96   led3/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y98   led3/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y98   led3/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y98   led3/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y98   led3/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y99   led3/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_init/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y20  clk_init/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk_init/inst/plle2_adv_inst/CLKFBOUT



