#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  3 15:05:56 2019
# Process ID: 8572
# Current directory: K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper.vdi
# Journal file: K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/sola/ip_repo/ISA_Controller_AXILite_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Xilinx_201802/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_ISA_Controller_AXILi_0_0/design_1_ISA_Controller_AXILi_0_0.dcp' for cell 'design_1_i/ISA_Controller_AXILi_0'
INFO: [Project 1-454] Reading design checkpoint 'k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf but preserved for implementation. [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf:302]
Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.316 ; gain = 530.059
Finished Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [k:/sola/isa_test_20190730/isa_test_20190730.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [K:/sola/isa_test_20190730/isa_test_20190730.srcs/constrs_1/new/isa.xdc]
Finished Parsing XDC File [K:/sola/isa_test_20190730/isa_test_20190730.srcs/constrs_1/new/isa.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.629 ; gain = 868.813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1215.629 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1365aafc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1228.613 ; gain = 12.984

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "c655ec2e2ae702eb".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "6b7db65b69d28f1b".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "79bd7b0e39b16056".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1402.262 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2241537bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.262 ; gain = 173.648

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 147034603

Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1402.262 ; gain = 173.648
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 13918f65f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1402.262 ; gain = 173.648
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 42 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 78f603f0

Time (s): cpu = 00:00:19 ; elapsed = 00:01:01 . Memory (MB): peak = 1402.262 ; gain = 173.648
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 438 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 78f603f0

Time (s): cpu = 00:00:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1402.262 ; gain = 173.648
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 170e8528d

Time (s): cpu = 00:00:21 ; elapsed = 00:01:02 . Memory (MB): peak = 1402.262 ; gain = 173.648
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 170e8528d

Time (s): cpu = 00:00:21 ; elapsed = 00:01:02 . Memory (MB): peak = 1402.262 ; gain = 173.648
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1402.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 170e8528d

Time (s): cpu = 00:00:21 ; elapsed = 00:01:02 . Memory (MB): peak = 1402.262 ; gain = 173.648

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.438 | TNS=-98.731 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 13 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: d19b3699

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1672.734 ; gain = 0.000
Ending Power Optimization Task | Checksum: d19b3699

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1672.734 ; gain = 270.473

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d19b3699

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:12 . Memory (MB): peak = 1672.734 ; gain = 457.105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5b2c209

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d0360c22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1792d318e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1792d318e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1792d318e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: db7a997b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1672.734 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e41f3747

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 2 Global Placement | Checksum: 180916de1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180916de1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177a65cd4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b35d62a3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 227eaa083

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 227eaa083

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e5addc62

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10583e016

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d073307b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d073307b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: d073307b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d073307b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 76180d02

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 76180d02

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.629. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10a608147

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10a608147

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10a608147

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10a608147

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10b377656

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10b377656

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1672.734 ; gain = 0.000
Ending Placer Task | Checksum: 91abda18

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1672.734 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 577935f7 ConstDB: 0 ShapeSum: 3a32a421 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13ac802a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.734 ; gain = 0.000
Post Restoration Checksum: NetGraph: a46212d7 NumContArr: 9665efc9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13ac802a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13ac802a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13ac802a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1672.734 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20f673ad5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.477 | TNS=-104.339| WHS=-0.860 | THS=-455.527|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 17e44a6d0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1672.734 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.477 | TNS=-104.215| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17df5a22d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1672.734 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1be0cb3d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1edb63b64

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1672.734 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1405
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.713 | TNS=-125.290| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12f33ca5f

Time (s): cpu = 00:03:29 ; elapsed = 00:02:48 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.737 | TNS=-125.371| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15782f92f

Time (s): cpu = 00:04:08 ; elapsed = 00:03:19 . Memory (MB): peak = 1674.637 ; gain = 1.902
Phase 4 Rip-up And Reroute | Checksum: 15782f92f

Time (s): cpu = 00:04:08 ; elapsed = 00:03:20 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d37e1570

Time (s): cpu = 00:04:09 ; elapsed = 00:03:20 . Memory (MB): peak = 1674.637 ; gain = 1.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.713 | TNS=-125.290| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b4cbf221

Time (s): cpu = 00:04:10 ; elapsed = 00:03:20 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b4cbf221

Time (s): cpu = 00:04:10 ; elapsed = 00:03:21 . Memory (MB): peak = 1674.637 ; gain = 1.902
Phase 5 Delay and Skew Optimization | Checksum: 1b4cbf221

Time (s): cpu = 00:04:10 ; elapsed = 00:03:21 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1157abe18

Time (s): cpu = 00:04:11 ; elapsed = 00:03:21 . Memory (MB): peak = 1674.637 ; gain = 1.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.713 | TNS=-125.290| WHS=-0.031 | THS=-0.033 |

Phase 6.1 Hold Fix Iter | Checksum: 1945420a2

Time (s): cpu = 00:04:11 ; elapsed = 00:03:22 . Memory (MB): peak = 1674.637 ; gain = 1.902
WARNING: [Route 35-468] The router encountered 14 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_inst/axi_rdata[4]_i_3/I3
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_inst/axi_rdata[4]_i_3/I2
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/axi_rdata[14]_i_2/I0
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/I0
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/I0
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/I0
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/I2
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_inst/axi_rdata[4]_i_3/I5
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_inst/current_state[1]_i_1/I1
	design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_inst/current_state[0]_i_1/I3
	.. and 4 more pins.

Phase 6 Post Hold Fix | Checksum: e7070438

Time (s): cpu = 00:04:11 ; elapsed = 00:03:22 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.30377 %
  Global Horizontal Routing Utilization  = 10.2507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16ddb152b

Time (s): cpu = 00:04:12 ; elapsed = 00:03:22 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ddb152b

Time (s): cpu = 00:04:12 ; elapsed = 00:03:22 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ae8bfdfb

Time (s): cpu = 00:04:13 ; elapsed = 00:03:23 . Memory (MB): peak = 1674.637 ; gain = 1.902

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f5d86525

Time (s): cpu = 00:04:15 ; elapsed = 00:03:24 . Memory (MB): peak = 1674.637 ; gain = 1.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.713 | TNS=-125.290| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f5d86525

Time (s): cpu = 00:04:15 ; elapsed = 00:03:24 . Memory (MB): peak = 1674.637 ; gain = 1.902
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:15 ; elapsed = 00:03:24 . Memory (MB): peak = 1674.637 ; gain = 1.902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:20 ; elapsed = 00:03:27 . Memory (MB): peak = 1674.637 ; gain = 1.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file K:/sola/isa_test_20190730/isa_test_20190730.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1674.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.391 ; gain = 53.754
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[0] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[10] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[11] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[12] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[13] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[14] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[15] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[1] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[2] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[3] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[4] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[5] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[6] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[7] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[8] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO isa_sd[9] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], and u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC RTSTAT-10] No routable loads: 23 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_1/inst/sync_reg3, u_ila_0/inst/sync_reg3... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2136.078 ; gain = 404.680
INFO: [Common 17-206] Exiting Vivado at Sat Aug  3 15:13:37 2019...
