Total cycle: 19850


# Dispatch Queue parameters
dataQueueDepth = 4
computeQueueDepth = 4
scalarQueueDepth = 4

# VDMEM LS parameters
vdmNumBanks = 16
vlsPipelineDepth = 11

# Compute Pipeline parameters
numLanes = 4
pipelineDepthMul = 12
pipelineDepthAdd = 2
pipelineDepthDiv = 8


CVM latency: 3
LS SR1 (1) latency: 3
LS SR2 (2) latency: 3
LS SR3 (3) latency: 3
LS SR4 (4) latency: 3
LS SR5 (5) latency: 3
LS SR6 (6) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (7) latency: 3
LS SR4 (4) latency: 3
ADD SR6 SR2 SR1 latency: 3
LS SR7 (8) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (9) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (10) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (11) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (12) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (13) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (9) latency: 3
LS SR7 (14) latency: 3
ADD SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (15) latency: 3
SUB SR3 SR3 SR5 latency: 3
ADD SR3 SR3 SR1 latency: 3
ADD SR4 SR4 SR1 latency: 3
LS SR7 (16) latency: 3
ADD SR3 SR3 SR5 latency: 3
MFCL SR7 latency: 3
SUB SR7 SR7 SR1 latency: 4
MTCL SR7 [63] latency: 4
ADD SR7 SR7 SR1 latency: 3
MTCL SR7 [64] latency: 4
ADD SR4 SR4 SR1 latency: 3
ADD SR3 SR3 SR5 latency: 3
SUB SR6 SR6 SR1 latency: 3
SUB SR3 SR3 SR2 latency: 3
B (48) latency: 3
LS SR6 (6) latency: 3
MFCL SR7 latency: 3
ADD SR6 SR6 SR7 latency: 4
ADD SR6 SR6 SR7 latency: 3
SS SR6 (6) latency: 4
LS SR3 (3) latency: 3
ADD SR7 SR5 SR5 latency: 3
ADD SR7 SR7 SR7 latency: 4
ADD SR3 SR3 SR7 latency: 4
SS SR3 (3) latency: 4
LS SR7 (7) latency: 3
SUB SR7 SR7 SR1 latency: 4
SS SR7 (7) latency: 4
B (68) latency: 3
HALT latency: 1
