<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<azone>
    <rzone name="R7KA8P1KFLCAC.rzone"/>
    <partition>
        <memory parent="RAM" name="RAM_CPU0_S" size="0xEA000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="RAM" name="RAM_CPU0_C" size="0x0" offset="0xEA000" security="c" Pname="CPU0"/>
        <memory parent="RAM" name="RAM_CPU1_S" size="0xEA000" offset="0xEA000" security="s" Pname="CPU1"/>
        <memory parent="RAM" name="RAM_CPU1_C" size="0x0" offset="0x1D4000" security="c" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU0_S" size="0x80000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU0_C" size="0x0" offset="0x80000" security="c" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU1_S" size="0x80000" offset="0x80000" security="s" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU1_C" size="0x0" offset="0x100000" security="c" Pname="CPU1"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU1_S" size="0x0" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="SDRAM" name="SDRAM_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="SDRAM" name="SDRAM_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="ITCM" name="ITCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DTCM" name="DTCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="CTCM" name="CTCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="STCM" name="STCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <peripheral name="PORT0.CPU0" group="PORT">
            <slot name="P000.CPU0" secure="true"/>
            <slot name="P006.CPU0" secure="true"/>
            <slot name="P008.CPU0" secure="true"/>
            <slot name="P009.CPU0" secure="true"/>
            <slot name="P012.CPU0" secure="true"/>
            <slot name="P013.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT1.CPU0" group="PORT">
            <slot name="P100.CPU0" secure="true"/>
            <slot name="P101.CPU0" secure="true"/>
            <slot name="P102.CPU0" secure="true"/>
            <slot name="P103.CPU0" secure="true"/>
            <slot name="P104.CPU0" secure="true"/>
            <slot name="P105.CPU0" secure="true"/>
            <slot name="P106.CPU0" secure="true"/>
            <slot name="P107.CPU0" secure="true"/>
            <slot name="P109.CPU0" secure="true"/>
            <slot name="P111.CPU0" secure="true"/>
            <slot name="P112.CPU0" secure="true"/>
            <slot name="P113.CPU0" secure="true"/>
            <slot name="P114.CPU0" secure="true"/>
            <slot name="P115.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT2.CPU0" group="PORT">
            <slot name="P200.CPU0" secure="true"/>
            <slot name="P206.CPU0" secure="true"/>
            <slot name="P207.CPU0" secure="true"/>
            <slot name="P208.CPU0" secure="true"/>
            <slot name="P209.CPU0" secure="true"/>
            <slot name="P210.CPU0" secure="true"/>
            <slot name="P211.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT3.CPU0" group="PORT">
            <slot name="P300.CPU0" secure="true"/>
            <slot name="P301.CPU0" secure="true"/>
            <slot name="P302.CPU0" secure="true"/>
            <slot name="P303.CPU0" secure="true"/>
            <slot name="P304.CPU0" secure="true"/>
            <slot name="P305.CPU0" secure="true"/>
            <slot name="P306.CPU0" secure="true"/>
            <slot name="P307.CPU0" secure="true"/>
            <slot name="P309.CPU0" secure="true"/>
            <slot name="P310.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT4.CPU0" group="PORT">
            <slot name="P400.CPU0" secure="true"/>
            <slot name="P401.CPU0" secure="true"/>
            <slot name="P402.CPU0" secure="true"/>
            <slot name="P403.CPU0" secure="true"/>
            <slot name="P404.CPU0" secure="true"/>
            <slot name="P405.CPU0" secure="true"/>
            <slot name="P406.CPU0" secure="true"/>
            <slot name="P407.CPU0" secure="true"/>
            <slot name="P408.CPU0" secure="true"/>
            <slot name="P411.CPU0" secure="true"/>
            <slot name="P414.CPU0" secure="true"/>
            <slot name="P415.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT5.CPU0" group="PORT">
            <slot name="P500.CPU0" secure="true"/>
            <slot name="P501.CPU0" secure="true"/>
            <slot name="P502.CPU0" secure="true"/>
            <slot name="P503.CPU0" secure="true"/>
            <slot name="P504.CPU0" secure="true"/>
            <slot name="P505.CPU0" secure="true"/>
            <slot name="P506.CPU0" secure="true"/>
            <slot name="P507.CPU0" secure="true"/>
            <slot name="P508.CPU0" secure="true"/>
            <slot name="P509.CPU0" secure="true"/>
            <slot name="P510.CPU0" secure="true"/>
            <slot name="P511.CPU0" secure="true"/>
            <slot name="P512.CPU0" secure="true"/>
            <slot name="P513.CPU0" secure="true"/>
            <slot name="P514.CPU0" secure="true"/>
            <slot name="P515.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT6.CPU0" group="PORT">
            <slot name="P600.CPU0" secure="true"/>
            <slot name="P606.CPU0" secure="true"/>
            <slot name="P607.CPU0" secure="true"/>
            <slot name="P608.CPU0" secure="true"/>
            <slot name="P609.CPU0" secure="true"/>
            <slot name="P610.CPU0" secure="true"/>
            <slot name="P611.CPU0" secure="true"/>
            <slot name="P612.CPU0" secure="true"/>
            <slot name="P613.CPU0" secure="true"/>
            <slot name="P614.CPU0" secure="true"/>
            <slot name="P615.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT7.CPU0" group="PORT">
            <slot name="P707.CPU0" secure="true"/>
            <slot name="P708.CPU0" secure="true"/>
            <slot name="P709.CPU0" secure="true"/>
            <slot name="P710.CPU0" secure="true"/>
            <slot name="P711.CPU0" secure="true"/>
            <slot name="P712.CPU0" secure="true"/>
            <slot name="P713.CPU0" secure="true"/>
            <slot name="P714.CPU0" secure="true"/>
            <slot name="P715.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT8.CPU0" group="PORT">
            <slot name="P800.CPU0" secure="true"/>
            <slot name="P801.CPU0" secure="true"/>
            <slot name="P802.CPU0" secure="true"/>
            <slot name="P803.CPU0" secure="true"/>
            <slot name="P804.CPU0" secure="true"/>
            <slot name="P805.CPU0" secure="true"/>
            <slot name="P806.CPU0" secure="true"/>
            <slot name="P807.CPU0" secure="true"/>
            <slot name="P808.CPU0" secure="true"/>
            <slot name="P812.CPU0" secure="true"/>
            <slot name="P813.CPU0" secure="true"/>
            <slot name="P814.CPU0" secure="true"/>
            <slot name="P815.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT9.CPU0" group="PORT">
            <slot name="P902.CPU0" secure="true"/>
            <slot name="P903.CPU0" secure="true"/>
            <slot name="P904.CPU0" secure="true"/>
            <slot name="P905.CPU0" secure="true"/>
            <slot name="P906.CPU0" secure="true"/>
            <slot name="P907.CPU0" secure="true"/>
            <slot name="P908.CPU0" secure="true"/>
            <slot name="P909.CPU0" secure="true"/>
            <slot name="P910.CPU0" secure="true"/>
            <slot name="P911.CPU0" secure="true"/>
            <slot name="P912.CPU0" secure="true"/>
            <slot name="P913.CPU0" secure="true"/>
            <slot name="P914.CPU0" secure="true"/>
            <slot name="P915.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTA.CPU0" group="PORT">
            <slot name="PA00.CPU0" secure="true"/>
            <slot name="PA01.CPU0" secure="true"/>
            <slot name="PA02.CPU0" secure="true"/>
            <slot name="PA03.CPU0" secure="true"/>
            <slot name="PA04.CPU0" secure="true"/>
            <slot name="PA05.CPU0" secure="true"/>
            <slot name="PA06.CPU0" secure="true"/>
            <slot name="PA07.CPU0" secure="true"/>
            <slot name="PA08.CPU0" secure="true"/>
            <slot name="PA09.CPU0" secure="true"/>
            <slot name="PA10.CPU0" secure="true"/>
            <slot name="PA11.CPU0" secure="true"/>
            <slot name="PA12.CPU0" secure="true"/>
            <slot name="PA13.CPU0" secure="true"/>
            <slot name="PA14.CPU0" secure="true"/>
            <slot name="PA15.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTB.CPU0" group="PORT">
            <slot name="PB00.CPU0" secure="true"/>
            <slot name="PB01.CPU0" secure="true"/>
            <slot name="PB02.CPU0" secure="true"/>
            <slot name="PB03.CPU0" secure="true"/>
            <slot name="PB04.CPU0" secure="true"/>
            <slot name="PB05.CPU0" secure="true"/>
            <slot name="PB06.CPU0" secure="true"/>
            <slot name="PB07.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTC.CPU0" group="PORT">
            <slot name="PC00.CPU0" secure="true"/>
            <slot name="PC01.CPU0" secure="true"/>
            <slot name="PC02.CPU0" secure="true"/>
            <slot name="PC03.CPU0" secure="true"/>
            <slot name="PC04.CPU0" secure="true"/>
            <slot name="PC05.CPU0" secure="true"/>
            <slot name="PC06.CPU0" secure="true"/>
            <slot name="PC07.CPU0" secure="true"/>
            <slot name="PC08.CPU0" secure="true"/>
            <slot name="PC09.CPU0" secure="true"/>
            <slot name="PC10.CPU0" secure="true"/>
            <slot name="PC11.CPU0" secure="true"/>
            <slot name="PC12.CPU0" secure="true"/>
            <slot name="PC13.CPU0" secure="true"/>
            <slot name="PC14.CPU0" secure="true"/>
            <slot name="PC15.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTD.CPU0" group="PORT">
            <slot name="PD00.CPU0" secure="true"/>
            <slot name="PD02.CPU0" secure="true"/>
            <slot name="PD03.CPU0" secure="true"/>
            <slot name="PD07.CPU0" secure="true"/>
        </peripheral>
    </partition>
</azone>
