/* verilator lint_off PINMISSING */
/* verilator lint_off CASEINCOMPLETE */
/* verilator lint_off COMBDLY */
/* verilator lint_off CASEX */
/* verilator lint_off CASEOVERLAP */
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="GEMM_PERMUTE_GEMM_PERMUTE,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu5ev-fbvb900-1L-i,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.825000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=28707,HLS_SYN_LUT=32241,HLS_VERSION=2022_1}" *)

module GEMM_PERMUTE (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        l_begin,
        l_close,
        i_stream_TDATA,
        i_stream_TVALID,
        i_stream_TREADY,
        s_stream_TDATA,
        s_stream_TVALID,
        s_stream_TREADY,
        w_stream_TDATA,
        w_stream_TVALID,
        w_stream_TREADY,
        s1_stream_TDATA,
        s1_stream_TVALID,
        s1_stream_TREADY,
        s2_stream_TDATA,
        s2_stream_TVALID,
        s2_stream_TREADY,
        o_stream_TDATA,
        o_stream_TVALID,
        o_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] l_begin;
input  [31:0] l_close;
input  [511:0] i_stream_TDATA;
input   i_stream_TVALID;
output   i_stream_TREADY;
input  [31:0] s_stream_TDATA;
input   s_stream_TVALID;
output   s_stream_TREADY;
input  [319:0] w_stream_TDATA;
input   w_stream_TVALID;
output   w_stream_TREADY;
input  [23:0] s1_stream_TDATA;
input   s1_stream_TVALID;
output   s1_stream_TREADY;
input  [23:0] s2_stream_TDATA;
input   s2_stream_TVALID;
output   s2_stream_TREADY;
output  [231:0] o_stream_TDATA;
output   o_stream_TVALID;
input   o_stream_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] run_cls_fu_96_p2;
reg   [0:0] run_cls_reg_128;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln139_fu_91_p2;
wire   [231:0] grp_GEMM_PERMUTE_helper_fu_66_o_stream_TDATA;
wire    grp_GEMM_PERMUTE_helper_fu_66_i_stream_TREADY;
wire    grp_GEMM_PERMUTE_helper_fu_66_w_stream_TREADY;
wire    grp_GEMM_PERMUTE_helper_fu_66_ap_start;
wire    grp_GEMM_PERMUTE_helper_fu_66_s_stream_TREADY;
wire    grp_GEMM_PERMUTE_helper_fu_66_s1_stream_TREADY;
wire    grp_GEMM_PERMUTE_helper_fu_66_s2_stream_TREADY;
wire    grp_GEMM_PERMUTE_helper_fu_66_o_stream_TVALID;
wire    grp_GEMM_PERMUTE_helper_fu_66_o_stream_TREADY;
wire    grp_GEMM_PERMUTE_helper_fu_66_ap_done;
wire    grp_GEMM_PERMUTE_helper_fu_66_ap_ready;
wire    grp_GEMM_PERMUTE_helper_fu_66_ap_idle;
reg    grp_GEMM_PERMUTE_helper_fu_66_ap_continue;
reg    grp_GEMM_PERMUTE_helper_fu_66_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_ready;
wire    ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_done;
reg    ap_block_state4_on_subcall_done;
reg    ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_ready;
reg    ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_done;
reg   [31:0] l_fu_50;
wire   [31:0] l_3_fu_102_p2;
reg    ap_block_state1;
wire    ap_CS_fsm_state5;
wire    regslice_both_o_stream_U_apdone_blk;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    regslice_both_i_stream_U_apdone_blk;
wire   [511:0] i_stream_TDATA_int_regslice;
wire    i_stream_TVALID_int_regslice;
reg    i_stream_TREADY_int_regslice;
wire    regslice_both_i_stream_U_ack_in;
wire    regslice_both_s_stream_U_apdone_blk;
wire   [31:0] s_stream_TDATA_int_regslice;
wire    s_stream_TVALID_int_regslice;
reg    s_stream_TREADY_int_regslice;
wire    regslice_both_s_stream_U_ack_in;
wire    regslice_both_w_stream_U_apdone_blk;
wire   [319:0] w_stream_TDATA_int_regslice;
wire    w_stream_TVALID_int_regslice;
reg    w_stream_TREADY_int_regslice;
wire    regslice_both_w_stream_U_ack_in;
wire    regslice_both_s1_stream_U_apdone_blk;
wire   [23:0] s1_stream_TDATA_int_regslice;
wire    s1_stream_TVALID_int_regslice;
reg    s1_stream_TREADY_int_regslice;
wire    regslice_both_s1_stream_U_ack_in;
wire    regslice_both_s2_stream_U_apdone_blk;
wire   [23:0] s2_stream_TDATA_int_regslice;
wire    s2_stream_TVALID_int_regslice;
reg    s2_stream_TREADY_int_regslice;
wire    regslice_both_s2_stream_U_ack_in;
wire    o_stream_TREADY_int_regslice;
wire    regslice_both_o_stream_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 5'd1;
//#0 grp_GEMM_PERMUTE_helper_fu_66_ap_start_reg = 1'b0;
//#0 ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_ready = 1'b0;
//#0 ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_done = 1'b0;
end

GEMM_PERMUTE_GEMM_PERMUTE_helper grp_GEMM_PERMUTE_helper_fu_66(
    .run_cls(run_cls_reg_128),
    .i_stream_TDATA(i_stream_TDATA_int_regslice),
    .s_stream_TDATA(s_stream_TDATA_int_regslice),
    .w_stream_TDATA(w_stream_TDATA_int_regslice),
    .s1_stream_TDATA(s1_stream_TDATA_int_regslice),
    .s2_stream_TDATA(s2_stream_TDATA_int_regslice),
    .o_stream_TDATA(grp_GEMM_PERMUTE_helper_fu_66_o_stream_TDATA),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .run_cls_ap_vld(1'b1),
    .i_stream_TVALID(i_stream_TVALID_int_regslice),
    .i_stream_TREADY(grp_GEMM_PERMUTE_helper_fu_66_i_stream_TREADY),
    .w_stream_TVALID(w_stream_TVALID_int_regslice),
    .w_stream_TREADY(grp_GEMM_PERMUTE_helper_fu_66_w_stream_TREADY),
    .ap_start(grp_GEMM_PERMUTE_helper_fu_66_ap_start),
    .s_stream_TVALID(s_stream_TVALID_int_regslice),
    .s_stream_TREADY(grp_GEMM_PERMUTE_helper_fu_66_s_stream_TREADY),
    .s1_stream_TVALID(s1_stream_TVALID_int_regslice),
    .s1_stream_TREADY(grp_GEMM_PERMUTE_helper_fu_66_s1_stream_TREADY),
    .s2_stream_TVALID(s2_stream_TVALID_int_regslice),
    .s2_stream_TREADY(grp_GEMM_PERMUTE_helper_fu_66_s2_stream_TREADY),
    .o_stream_TVALID(grp_GEMM_PERMUTE_helper_fu_66_o_stream_TVALID),
    .o_stream_TREADY(grp_GEMM_PERMUTE_helper_fu_66_o_stream_TREADY),
    .ap_done(grp_GEMM_PERMUTE_helper_fu_66_ap_done),
    .ap_ready(grp_GEMM_PERMUTE_helper_fu_66_ap_ready),
    .ap_idle(grp_GEMM_PERMUTE_helper_fu_66_ap_idle),
    .ap_continue(grp_GEMM_PERMUTE_helper_fu_66_ap_continue)
);

GEMM_PERMUTE_regslice_both #(
    .DataWidth( 512 ))
regslice_both_i_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_stream_TDATA),
    .vld_in(i_stream_TVALID),
    .ack_in(regslice_both_i_stream_U_ack_in),
    .data_out(i_stream_TDATA_int_regslice),
    .vld_out(i_stream_TVALID_int_regslice),
    .ack_out(i_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_i_stream_U_apdone_blk)
);

GEMM_PERMUTE_regslice_both #(
    .DataWidth( 32 ))
regslice_both_s_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(s_stream_TDATA),
    .vld_in(s_stream_TVALID),
    .ack_in(regslice_both_s_stream_U_ack_in),
    .data_out(s_stream_TDATA_int_regslice),
    .vld_out(s_stream_TVALID_int_regslice),
    .ack_out(s_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_stream_U_apdone_blk)
);

GEMM_PERMUTE_regslice_both #(
    .DataWidth( 320 ))
regslice_both_w_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(w_stream_TDATA),
    .vld_in(w_stream_TVALID),
    .ack_in(regslice_both_w_stream_U_ack_in),
    .data_out(w_stream_TDATA_int_regslice),
    .vld_out(w_stream_TVALID_int_regslice),
    .ack_out(w_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_w_stream_U_apdone_blk)
);

GEMM_PERMUTE_regslice_both #(
    .DataWidth( 24 ))
regslice_both_s1_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(s1_stream_TDATA),
    .vld_in(s1_stream_TVALID),
    .ack_in(regslice_both_s1_stream_U_ack_in),
    .data_out(s1_stream_TDATA_int_regslice),
    .vld_out(s1_stream_TVALID_int_regslice),
    .ack_out(s1_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_s1_stream_U_apdone_blk)
);

GEMM_PERMUTE_regslice_both #(
    .DataWidth( 24 ))
regslice_both_s2_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(s2_stream_TDATA),
    .vld_in(s2_stream_TVALID),
    .ack_in(regslice_both_s2_stream_U_ack_in),
    .data_out(s2_stream_TDATA_int_regslice),
    .vld_out(s2_stream_TVALID_int_regslice),
    .ack_out(s2_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_s2_stream_U_apdone_blk)
);

GEMM_PERMUTE_regslice_both #(
    .DataWidth( 232 ))
regslice_both_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_GEMM_PERMUTE_helper_fu_66_o_stream_TDATA),
    .vld_in(grp_GEMM_PERMUTE_helper_fu_66_o_stream_TVALID),
    .ack_in(o_stream_TREADY_int_regslice),
    .data_out(o_stream_TDATA),
    .vld_out(regslice_both_o_stream_U_vld_out),
    .ack_out(o_stream_TREADY),
    .apdone_blk(regslice_both_o_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (regslice_both_o_stream_U_apdone_blk == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
            ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_done <= 1'b0;
        end else if ((grp_GEMM_PERMUTE_helper_fu_66_ap_done == 1'b1)) begin
            ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
            ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_ready <= 1'b0;
        end else if ((grp_GEMM_PERMUTE_helper_fu_66_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_GEMM_PERMUTE_helper_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state4) & (ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_ready == 1'b0)))) begin
            grp_GEMM_PERMUTE_helper_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_GEMM_PERMUTE_helper_fu_66_ap_ready == 1'b1)) begin
            grp_GEMM_PERMUTE_helper_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_fu_50 <= l_begin;
    end else if (((icmp_ln139_fu_91_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        l_fu_50 <= l_3_fu_102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln139_fu_91_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        run_cls_reg_128 <= run_cls_fu_96_p2;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_o_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (regslice_both_o_stream_U_apdone_blk == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (regslice_both_o_stream_U_apdone_blk == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
        grp_GEMM_PERMUTE_helper_fu_66_ap_continue = 1'b1;
    end else begin
        grp_GEMM_PERMUTE_helper_fu_66_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_stream_TREADY_int_regslice = grp_GEMM_PERMUTE_helper_fu_66_i_stream_TREADY;
    end else begin
        i_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s1_stream_TREADY_int_regslice = grp_GEMM_PERMUTE_helper_fu_66_s1_stream_TREADY;
    end else begin
        s1_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s2_stream_TREADY_int_regslice = grp_GEMM_PERMUTE_helper_fu_66_s2_stream_TREADY;
    end else begin
        s2_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_stream_TREADY_int_regslice = grp_GEMM_PERMUTE_helper_fu_66_s_stream_TREADY;
    end else begin
        s_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        w_stream_TREADY_int_regslice = grp_GEMM_PERMUTE_helper_fu_66_w_stream_TREADY;
    end else begin
        w_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln139_fu_91_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (regslice_both_o_stream_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_ready & ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_done) == 1'b0);
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_done = (grp_GEMM_PERMUTE_helper_fu_66_ap_done | ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_done);

assign ap_sync_grp_GEMM_PERMUTE_helper_fu_66_ap_ready = (grp_GEMM_PERMUTE_helper_fu_66_ap_ready | ap_sync_reg_grp_GEMM_PERMUTE_helper_fu_66_ap_ready);

assign grp_GEMM_PERMUTE_helper_fu_66_ap_start = grp_GEMM_PERMUTE_helper_fu_66_ap_start_reg;

assign grp_GEMM_PERMUTE_helper_fu_66_o_stream_TREADY = (o_stream_TREADY_int_regslice & ap_CS_fsm_state4);

assign i_stream_TREADY = regslice_both_i_stream_U_ack_in;

assign icmp_ln139_fu_91_p2 = (($signed(l_fu_50) < $signed(l_close)) ? 1'b1 : 1'b0);

assign l_3_fu_102_p2 = (l_fu_50 + 32'd1);

assign o_stream_TVALID = regslice_both_o_stream_U_vld_out;

assign run_cls_fu_96_p2 = ((l_fu_50 == 32'd24) ? 1'b1 : 1'b0);

assign s1_stream_TREADY = regslice_both_s1_stream_U_ack_in;

assign s2_stream_TREADY = regslice_both_s2_stream_U_ack_in;

assign s_stream_TREADY = regslice_both_s_stream_U_ack_in;

assign w_stream_TREADY = regslice_both_w_stream_U_ack_in;

endmodule //GEMM_PERMUTE
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_do_accumulator (
        run_cls_dout,
        run_cls_empty_n,
        run_cls_read,
        gemm_stream_dout,
        gemm_stream_empty_n,
        gemm_stream_read,
        s_stream_TDATA,
        s1_stream_TDATA,
        s2_stream_TDATA,
        o_stream_TDATA,
        ap_clk,
        ap_rst,
        s_stream_TVALID,
        s_stream_TREADY,
        s1_stream_TVALID,
        s1_stream_TREADY,
        s2_stream_TVALID,
        s2_stream_TREADY,
        ap_start,
        o_stream_TVALID,
        o_stream_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [0:0] run_cls_dout;
input   run_cls_empty_n;
output   run_cls_read;
input  [1023:0] gemm_stream_dout;
input   gemm_stream_empty_n;
output   gemm_stream_read;
input  [31:0] s_stream_TDATA;
input  [23:0] s1_stream_TDATA;
input  [23:0] s2_stream_TDATA;
output  [231:0] o_stream_TDATA;
input   ap_clk;
input   ap_rst;
input   s_stream_TVALID;
output   s_stream_TREADY;
input   s1_stream_TVALID;
output   s1_stream_TREADY;
input   s2_stream_TVALID;
output   s2_stream_TREADY;
input   ap_start;
output   o_stream_TVALID;
input   o_stream_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    stage1_accumulation_U0_ap_start;
wire    stage1_accumulation_U0_ap_done;
wire    stage1_accumulation_U0_ap_continue;
wire    stage1_accumulation_U0_ap_idle;
wire    stage1_accumulation_U0_ap_ready;
wire    stage1_accumulation_U0_start_out;
wire    stage1_accumulation_U0_start_write;
wire    stage1_accumulation_U0_run_cls_read;
wire    stage1_accumulation_U0_gemm_stream_read;
wire    stage1_accumulation_U0_s_stream_TREADY;
wire    stage1_accumulation_U0_s1_stream_TREADY;
wire    stage1_accumulation_U0_s2_stream_TREADY;
wire   [927:0] stage1_accumulation_U0_o1_stream_din;
wire    stage1_accumulation_U0_o1_stream_write;
wire   [927:0] stage1_accumulation_U0_o2_stream_din;
wire    stage1_accumulation_U0_o2_stream_write;
wire   [0:0] stage1_accumulation_U0_run_cls_c_din;
wire    stage1_accumulation_U0_run_cls_c_write;
wire    stage2_unpack_U0_ap_start;
wire    stage2_unpack_U0_ap_done;
wire    stage2_unpack_U0_ap_continue;
wire    stage2_unpack_U0_ap_idle;
wire    stage2_unpack_U0_ap_ready;
wire    stage2_unpack_U0_run_cls_read;
wire    stage2_unpack_U0_o1_stream_read;
wire    stage2_unpack_U0_o2_stream_read;
wire   [231:0] stage2_unpack_U0_o_stream_TDATA;
wire    stage2_unpack_U0_o_stream_TVALID;
wire    o1_stream_full_n;
wire   [927:0] o1_stream_dout;
wire   [1:0] o1_stream_num_data_valid;
wire   [1:0] o1_stream_fifo_cap;
wire    o1_stream_empty_n;
wire    o2_stream_full_n;
wire   [927:0] o2_stream_dout;
wire   [1:0] o2_stream_num_data_valid;
wire   [1:0] o2_stream_fifo_cap;
wire    o2_stream_empty_n;
wire    run_cls_c_full_n;
wire   [0:0] run_cls_c_dout;
wire   [1:0] run_cls_c_num_data_valid;
wire   [1:0] run_cls_c_fifo_cap;
wire    run_cls_c_empty_n;
wire   [0:0] start_for_stage2_unpack_U0_din;
wire    start_for_stage2_unpack_U0_full_n;
wire   [0:0] start_for_stage2_unpack_U0_dout;
wire    start_for_stage2_unpack_U0_empty_n;

GEMM_PERMUTE_stage1_accumulation stage1_accumulation_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stage1_accumulation_U0_ap_start),
    .start_full_n(start_for_stage2_unpack_U0_full_n),
    .ap_done(stage1_accumulation_U0_ap_done),
    .ap_continue(stage1_accumulation_U0_ap_continue),
    .ap_idle(stage1_accumulation_U0_ap_idle),
    .ap_ready(stage1_accumulation_U0_ap_ready),
    .start_out(stage1_accumulation_U0_start_out),
    .start_write(stage1_accumulation_U0_start_write),
    .run_cls_dout(run_cls_dout),
    .run_cls_num_data_valid(2'd0),
    .run_cls_fifo_cap(2'd0),
    .run_cls_empty_n(run_cls_empty_n),
    .run_cls_read(stage1_accumulation_U0_run_cls_read),
    .gemm_stream_dout(gemm_stream_dout),
    .gemm_stream_num_data_valid(2'd0),
    .gemm_stream_fifo_cap(2'd0),
    .gemm_stream_empty_n(gemm_stream_empty_n),
    .gemm_stream_read(stage1_accumulation_U0_gemm_stream_read),
    .s_stream_TDATA(s_stream_TDATA),
    .s_stream_TVALID(s_stream_TVALID),
    .s_stream_TREADY(stage1_accumulation_U0_s_stream_TREADY),
    .s1_stream_TDATA(s1_stream_TDATA),
    .s1_stream_TVALID(s1_stream_TVALID),
    .s1_stream_TREADY(stage1_accumulation_U0_s1_stream_TREADY),
    .s2_stream_TDATA(s2_stream_TDATA),
    .s2_stream_TVALID(s2_stream_TVALID),
    .s2_stream_TREADY(stage1_accumulation_U0_s2_stream_TREADY),
    .o1_stream_din(stage1_accumulation_U0_o1_stream_din),
    .o1_stream_num_data_valid(o1_stream_num_data_valid),
    .o1_stream_fifo_cap(o1_stream_fifo_cap),
    .o1_stream_full_n(o1_stream_full_n),
    .o1_stream_write(stage1_accumulation_U0_o1_stream_write),
    .o2_stream_din(stage1_accumulation_U0_o2_stream_din),
    .o2_stream_num_data_valid(o2_stream_num_data_valid),
    .o2_stream_fifo_cap(o2_stream_fifo_cap),
    .o2_stream_full_n(o2_stream_full_n),
    .o2_stream_write(stage1_accumulation_U0_o2_stream_write),
    .run_cls_c_din(stage1_accumulation_U0_run_cls_c_din),
    .run_cls_c_num_data_valid(run_cls_c_num_data_valid),
    .run_cls_c_fifo_cap(run_cls_c_fifo_cap),
    .run_cls_c_full_n(run_cls_c_full_n),
    .run_cls_c_write(stage1_accumulation_U0_run_cls_c_write)
);

GEMM_PERMUTE_stage2_unpack stage2_unpack_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stage2_unpack_U0_ap_start),
    .ap_done(stage2_unpack_U0_ap_done),
    .ap_continue(stage2_unpack_U0_ap_continue),
    .ap_idle(stage2_unpack_U0_ap_idle),
    .ap_ready(stage2_unpack_U0_ap_ready),
    .run_cls_dout(run_cls_c_dout),
    .run_cls_num_data_valid(run_cls_c_num_data_valid),
    .run_cls_fifo_cap(run_cls_c_fifo_cap),
    .run_cls_empty_n(run_cls_c_empty_n),
    .run_cls_read(stage2_unpack_U0_run_cls_read),
    .o1_stream_dout(o1_stream_dout),
    .o1_stream_num_data_valid(o1_stream_num_data_valid),
    .o1_stream_fifo_cap(o1_stream_fifo_cap),
    .o1_stream_empty_n(o1_stream_empty_n),
    .o1_stream_read(stage2_unpack_U0_o1_stream_read),
    .o2_stream_dout(o2_stream_dout),
    .o2_stream_num_data_valid(o2_stream_num_data_valid),
    .o2_stream_fifo_cap(o2_stream_fifo_cap),
    .o2_stream_empty_n(o2_stream_empty_n),
    .o2_stream_read(stage2_unpack_U0_o2_stream_read),
    .o_stream_TDATA(stage2_unpack_U0_o_stream_TDATA),
    .o_stream_TVALID(stage2_unpack_U0_o_stream_TVALID),
    .o_stream_TREADY(o_stream_TREADY)
);

GEMM_PERMUTE_fifo_w928_d2_S o1_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stage1_accumulation_U0_o1_stream_din),
    .if_full_n(o1_stream_full_n),
    .if_write(stage1_accumulation_U0_o1_stream_write),
    .if_dout(o1_stream_dout),
    .if_num_data_valid(o1_stream_num_data_valid),
    .if_fifo_cap(o1_stream_fifo_cap),
    .if_empty_n(o1_stream_empty_n),
    .if_read(stage2_unpack_U0_o1_stream_read)
);

GEMM_PERMUTE_fifo_w928_d2_S o2_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stage1_accumulation_U0_o2_stream_din),
    .if_full_n(o2_stream_full_n),
    .if_write(stage1_accumulation_U0_o2_stream_write),
    .if_dout(o2_stream_dout),
    .if_num_data_valid(o2_stream_num_data_valid),
    .if_fifo_cap(o2_stream_fifo_cap),
    .if_empty_n(o2_stream_empty_n),
    .if_read(stage2_unpack_U0_o2_stream_read)
);

GEMM_PERMUTE_fifo_w1_d2_S run_cls_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stage1_accumulation_U0_run_cls_c_din),
    .if_full_n(run_cls_c_full_n),
    .if_write(stage1_accumulation_U0_run_cls_c_write),
    .if_dout(run_cls_c_dout),
    .if_num_data_valid(run_cls_c_num_data_valid),
    .if_fifo_cap(run_cls_c_fifo_cap),
    .if_empty_n(run_cls_c_empty_n),
    .if_read(stage2_unpack_U0_run_cls_read)
);

GEMM_PERMUTE_start_for_stage2_unpack_U0 start_for_stage2_unpack_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stage2_unpack_U0_din),
    .if_full_n(start_for_stage2_unpack_U0_full_n),
    .if_write(stage1_accumulation_U0_start_write),
    .if_dout(start_for_stage2_unpack_U0_dout),
    .if_empty_n(start_for_stage2_unpack_U0_empty_n),
    .if_read(stage2_unpack_U0_ap_ready)
);

assign ap_done = stage2_unpack_U0_ap_done;

assign ap_idle = (stage2_unpack_U0_ap_idle & stage1_accumulation_U0_ap_idle);

assign ap_ready = stage1_accumulation_U0_ap_ready;

assign gemm_stream_read = stage1_accumulation_U0_gemm_stream_read;

assign o_stream_TDATA = stage2_unpack_U0_o_stream_TDATA;

assign o_stream_TVALID = stage2_unpack_U0_o_stream_TVALID;

assign run_cls_read = stage1_accumulation_U0_run_cls_read;

assign s1_stream_TREADY = stage1_accumulation_U0_s1_stream_TREADY;

assign s2_stream_TREADY = stage1_accumulation_U0_s2_stream_TREADY;

assign s_stream_TREADY = stage1_accumulation_U0_s_stream_TREADY;

assign stage1_accumulation_U0_ap_continue = 1'b1;

assign stage1_accumulation_U0_ap_start = ap_start;

assign stage2_unpack_U0_ap_continue = ap_continue;

assign stage2_unpack_U0_ap_start = start_for_stage2_unpack_U0_empty_n;

assign start_for_stage2_unpack_U0_din = 1'b1;

endmodule //GEMM_PERMUTE_do_accumulator
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_do_tensor_core (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        run_cls,
        i_stream_TDATA,
        i_stream_TVALID,
        i_stream_TREADY,
        w_stream_TDATA,
        w_stream_TVALID,
        w_stream_TREADY,
        gemm_stream_din,
        gemm_stream_num_data_valid,
        gemm_stream_fifo_cap,
        gemm_stream_full_n,
        gemm_stream_write,
        run_cls_c_din,
        run_cls_c_num_data_valid,
        run_cls_c_fifo_cap,
        run_cls_c_full_n,
        run_cls_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] run_cls;
input  [511:0] i_stream_TDATA;
input   i_stream_TVALID;
output   i_stream_TREADY;
input  [319:0] w_stream_TDATA;
input   w_stream_TVALID;
output   w_stream_TREADY;
output  [1023:0] gemm_stream_din;
input  [1:0] gemm_stream_num_data_valid;
input  [1:0] gemm_stream_fifo_cap;
input   gemm_stream_full_n;
output   gemm_stream_write;
output  [0:0] run_cls_c_din;
input  [1:0] run_cls_c_num_data_valid;
input  [1:0] run_cls_c_fifo_cap;
input   run_cls_c_full_n;
output   run_cls_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg i_stream_TREADY;
reg w_stream_TREADY;
reg gemm_stream_write;
reg run_cls_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    run_cls_c_blk_n;
wire   [21:0] select_ln34_fu_71_p3;
reg   [21:0] select_ln34_reg_79;
wire    grp_do_tensor_core_Pipeline_1_fu_60_ap_start;
wire    grp_do_tensor_core_Pipeline_1_fu_60_ap_done;
wire    grp_do_tensor_core_Pipeline_1_fu_60_ap_idle;
wire    grp_do_tensor_core_Pipeline_1_fu_60_ap_ready;
wire   [1023:0] grp_do_tensor_core_Pipeline_1_fu_60_gemm_stream_din;
wire    grp_do_tensor_core_Pipeline_1_fu_60_gemm_stream_write;
wire    grp_do_tensor_core_Pipeline_1_fu_60_i_stream_TREADY;
wire    grp_do_tensor_core_Pipeline_1_fu_60_w_stream_TREADY;
reg    grp_do_tensor_core_Pipeline_1_fu_60_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 3'd1;
//#0 grp_do_tensor_core_Pipeline_1_fu_60_ap_start_reg = 1'b0;
end

GEMM_PERMUTE_do_tensor_core_Pipeline_1 grp_do_tensor_core_Pipeline_1_fu_60(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_do_tensor_core_Pipeline_1_fu_60_ap_start),
    .ap_done(grp_do_tensor_core_Pipeline_1_fu_60_ap_done),
    .ap_idle(grp_do_tensor_core_Pipeline_1_fu_60_ap_idle),
    .ap_ready(grp_do_tensor_core_Pipeline_1_fu_60_ap_ready),
    .i_stream_TVALID(i_stream_TVALID),
    .w_stream_TVALID(w_stream_TVALID),
    .gemm_stream_din(grp_do_tensor_core_Pipeline_1_fu_60_gemm_stream_din),
    .gemm_stream_num_data_valid(2'd0),
    .gemm_stream_fifo_cap(2'd0),
    .gemm_stream_full_n(gemm_stream_full_n),
    .gemm_stream_write(grp_do_tensor_core_Pipeline_1_fu_60_gemm_stream_write),
    .select_ln34(select_ln34_reg_79),
    .i_stream_TDATA(i_stream_TDATA),
    .i_stream_TREADY(grp_do_tensor_core_Pipeline_1_fu_60_i_stream_TREADY),
    .w_stream_TDATA(w_stream_TDATA),
    .w_stream_TREADY(grp_do_tensor_core_Pipeline_1_fu_60_w_stream_TREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_do_tensor_core_Pipeline_1_fu_60_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_do_tensor_core_Pipeline_1_fu_60_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_do_tensor_core_Pipeline_1_fu_60_ap_start_reg <= 1'b1;
        end else if ((grp_do_tensor_core_Pipeline_1_fu_60_ap_ready == 1'b1)) begin
            grp_do_tensor_core_Pipeline_1_fu_60_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        select_ln34_reg_79[10 : 8] <= select_ln34_fu_71_p3[10 : 8];
select_ln34_reg_79[12] <= select_ln34_fu_71_p3[12];
select_ln34_reg_79[17 : 15] <= select_ln34_fu_71_p3[17 : 15];
select_ln34_reg_79[21] <= select_ln34_fu_71_p3[21];
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_do_tensor_core_Pipeline_1_fu_60_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_do_tensor_core_Pipeline_1_fu_60_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gemm_stream_write = grp_do_tensor_core_Pipeline_1_fu_60_gemm_stream_write;
    end else begin
        gemm_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_stream_TREADY = grp_do_tensor_core_Pipeline_1_fu_60_i_stream_TREADY;
    end else begin
        i_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((grp_do_tensor_core_Pipeline_1_fu_60_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_c_blk_n = run_cls_c_full_n;
    end else begin
        run_cls_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_c_write = 1'b1;
    end else begin
        run_cls_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w_stream_TREADY = grp_do_tensor_core_Pipeline_1_fu_60_w_stream_TREADY;
    end else begin
        w_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_do_tensor_core_Pipeline_1_fu_60_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign gemm_stream_din = grp_do_tensor_core_Pipeline_1_fu_60_gemm_stream_din;

assign grp_do_tensor_core_Pipeline_1_fu_60_ap_start = grp_do_tensor_core_Pipeline_1_fu_60_ap_start_reg;

assign run_cls_c_din = run_cls;

assign select_ln34_fu_71_p3 = ((run_cls[0:0] == 1'b1) ? 22'd2127104 : 22'd254464);

assign start_out = real_start;

always @ (posedge ap_clk) begin
    select_ln34_reg_79[7:0] <= 8'b00000000;
    select_ln34_reg_79[11:11] <= 1'b0;
    select_ln34_reg_79[14:13] <= 2'b11;
    select_ln34_reg_79[20:18] <= 3'b000;
end

endmodule //GEMM_PERMUTE_do_tensor_core
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_do_tensor_core_Pipeline_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_stream_TVALID,
        w_stream_TVALID,
        gemm_stream_din,
        gemm_stream_num_data_valid,
        gemm_stream_fifo_cap,
        gemm_stream_full_n,
        gemm_stream_write,
        select_ln34,
        i_stream_TDATA,
        i_stream_TREADY,
        w_stream_TDATA,
        w_stream_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter7_fsm_state8 = 2'd2;
parameter    ap_ST_iter8_fsm_state9 = 2'd2;
parameter    ap_ST_iter9_fsm_state10 = 2'd2;
parameter    ap_ST_iter10_fsm_state11 = 2'd2;
parameter    ap_ST_iter11_fsm_state12 = 2'd2;
parameter    ap_ST_iter12_fsm_state13 = 2'd2;
parameter    ap_ST_iter13_fsm_state14 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;
parameter    ap_ST_iter7_fsm_state0 = 2'd1;
parameter    ap_ST_iter8_fsm_state0 = 2'd1;
parameter    ap_ST_iter9_fsm_state0 = 2'd1;
parameter    ap_ST_iter10_fsm_state0 = 2'd1;
parameter    ap_ST_iter11_fsm_state0 = 2'd1;
parameter    ap_ST_iter12_fsm_state0 = 2'd1;
parameter    ap_ST_iter13_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   i_stream_TVALID;
input   w_stream_TVALID;
output  [1023:0] gemm_stream_din;
input  [1:0] gemm_stream_num_data_valid;
input  [1:0] gemm_stream_fifo_cap;
input   gemm_stream_full_n;
output   gemm_stream_write;
input  [21:0] select_ln34;
input  [511:0] i_stream_TDATA;
output   i_stream_TREADY;
input  [319:0] w_stream_TDATA;
output   w_stream_TREADY;

reg ap_idle;
reg gemm_stream_write;
reg i_stream_TREADY;
reg w_stream_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
reg   [1:0] ap_CS_iter6_fsm;
wire    ap_CS_iter6_fsm_state0;
reg   [1:0] ap_CS_iter7_fsm;
wire    ap_CS_iter7_fsm_state0;
reg   [1:0] ap_CS_iter8_fsm;
wire    ap_CS_iter8_fsm_state0;
reg   [1:0] ap_CS_iter9_fsm;
wire    ap_CS_iter9_fsm_state0;
reg   [1:0] ap_CS_iter10_fsm;
wire    ap_CS_iter10_fsm_state0;
reg   [1:0] ap_CS_iter11_fsm;
wire    ap_CS_iter11_fsm_state0;
reg   [1:0] ap_CS_iter12_fsm;
wire    ap_CS_iter12_fsm_state0;
reg   [1:0] ap_CS_iter13_fsm;
wire    ap_CS_iter13_fsm_state0;
wire   [0:0] icmp_ln41_fu_1567_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_CS_iter9_fsm_state10;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_CS_iter8_fsm_state9;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_CS_iter7_fsm_state8;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_CS_iter6_fsm_state7;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_CS_iter12_fsm_state13;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_CS_iter11_fsm_state12;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_CS_iter10_fsm_state11;
reg   [0:0] icmp_ln41_reg_8240;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter12_reg;
reg    ap_block_state14_pp0_stage0_iter13;
wire    ap_CS_iter13_fsm_state14;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    i_stream_TDATA_blk_n;
reg    w_stream_TDATA_blk_n;
reg    gemm_stream_blk_n;
wire   [0:0] icmp_ln41_reg_8240_pp0_iter0_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter1_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter2_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter3_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter4_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter5_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter6_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter7_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter8_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter9_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter10_reg;
reg   [0:0] icmp_ln41_reg_8240_pp0_iter11_reg;
wire   [7:0] trunc_ln145_fu_1579_p1;
reg   [7:0] trunc_ln145_reg_8244;
reg   [7:0] trunc_ln145_62_reg_8249;
reg   [7:0] trunc_ln145_62_reg_8249_pp0_iter1_reg;
reg   [7:0] trunc_ln145_62_reg_8249_pp0_iter2_reg;
reg   [7:0] trunc_ln145_62_reg_8249_pp0_iter3_reg;
reg   [7:0] trunc_ln145_63_reg_8254;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter1_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter2_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter3_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter4_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter5_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter6_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter7_reg;
reg   [7:0] trunc_ln145_63_reg_8254_pp0_iter8_reg;
reg  signed [7:0] tmp_reg_8259;
reg   [7:0] tmp_1_reg_8264;
reg   [7:0] tmp_1_reg_8264_pp0_iter1_reg;
reg   [7:0] tmp_2_reg_8269;
reg   [7:0] tmp_2_reg_8269_pp0_iter1_reg;
reg   [7:0] tmp_2_reg_8269_pp0_iter2_reg;
reg   [7:0] tmp_2_reg_8269_pp0_iter3_reg;
reg   [7:0] tmp_2_reg_8269_pp0_iter4_reg;
reg   [7:0] tmp_2_reg_8269_pp0_iter5_reg;
reg   [7:0] tmp_3_reg_8274;
reg   [7:0] tmp_3_reg_8274_pp0_iter1_reg;
reg   [7:0] tmp_3_reg_8274_pp0_iter2_reg;
reg   [7:0] tmp_3_reg_8274_pp0_iter3_reg;
reg   [7:0] tmp_3_reg_8274_pp0_iter4_reg;
reg   [7:0] tmp_3_reg_8274_pp0_iter5_reg;
reg   [7:0] tmp_4_reg_8279;
reg   [7:0] tmp_4_reg_8279_pp0_iter1_reg;
reg   [7:0] tmp_4_reg_8279_pp0_iter2_reg;
reg   [7:0] tmp_5_reg_8284;
reg   [7:0] tmp_5_reg_8284_pp0_iter1_reg;
reg   [7:0] tmp_5_reg_8284_pp0_iter2_reg;
reg   [7:0] tmp_5_reg_8284_pp0_iter3_reg;
reg   [7:0] tmp_6_reg_8289;
reg   [7:0] tmp_6_reg_8289_pp0_iter1_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter2_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter3_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter4_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter5_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter6_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter7_reg;
reg   [7:0] tmp_6_reg_8289_pp0_iter8_reg;
reg   [7:0] tmp_7_reg_8294;
reg  signed [7:0] tmp_8_reg_8299;
reg   [7:0] tmp_9_reg_8304;
reg   [7:0] tmp_9_reg_8304_pp0_iter1_reg;
reg   [7:0] tmp_s_reg_8309;
reg   [7:0] tmp_s_reg_8309_pp0_iter1_reg;
reg   [7:0] tmp_s_reg_8309_pp0_iter2_reg;
reg   [7:0] tmp_s_reg_8309_pp0_iter3_reg;
reg   [7:0] tmp_s_reg_8309_pp0_iter4_reg;
reg   [7:0] tmp_s_reg_8309_pp0_iter5_reg;
reg   [7:0] tmp_10_reg_8314;
reg   [7:0] tmp_10_reg_8314_pp0_iter1_reg;
reg   [7:0] tmp_10_reg_8314_pp0_iter2_reg;
reg   [7:0] tmp_10_reg_8314_pp0_iter3_reg;
reg   [7:0] tmp_10_reg_8314_pp0_iter4_reg;
reg   [7:0] tmp_10_reg_8314_pp0_iter5_reg;
reg   [7:0] tmp_11_reg_8319;
reg   [7:0] tmp_11_reg_8319_pp0_iter1_reg;
reg   [7:0] tmp_11_reg_8319_pp0_iter2_reg;
reg   [7:0] tmp_12_reg_8324;
reg   [7:0] tmp_12_reg_8324_pp0_iter1_reg;
reg   [7:0] tmp_12_reg_8324_pp0_iter2_reg;
reg   [7:0] tmp_12_reg_8324_pp0_iter3_reg;
reg   [7:0] tmp_13_reg_8329;
reg   [7:0] tmp_13_reg_8329_pp0_iter1_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter2_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter3_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter4_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter5_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter6_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter7_reg;
reg   [7:0] tmp_13_reg_8329_pp0_iter8_reg;
reg   [7:0] tmp_14_reg_8334;
reg  signed [7:0] tmp_15_reg_8339;
reg   [7:0] tmp_16_reg_8344;
reg   [7:0] tmp_16_reg_8344_pp0_iter1_reg;
reg   [7:0] tmp_17_reg_8349;
reg   [7:0] tmp_17_reg_8349_pp0_iter1_reg;
reg   [7:0] tmp_17_reg_8349_pp0_iter2_reg;
reg   [7:0] tmp_17_reg_8349_pp0_iter3_reg;
reg   [7:0] tmp_17_reg_8349_pp0_iter4_reg;
reg   [7:0] tmp_17_reg_8349_pp0_iter5_reg;
reg   [7:0] tmp_18_reg_8354;
reg   [7:0] tmp_18_reg_8354_pp0_iter1_reg;
reg   [7:0] tmp_18_reg_8354_pp0_iter2_reg;
reg   [7:0] tmp_18_reg_8354_pp0_iter3_reg;
reg   [7:0] tmp_18_reg_8354_pp0_iter4_reg;
reg   [7:0] tmp_18_reg_8354_pp0_iter5_reg;
reg   [7:0] tmp_19_reg_8359;
reg   [7:0] tmp_19_reg_8359_pp0_iter1_reg;
reg   [7:0] tmp_19_reg_8359_pp0_iter2_reg;
reg   [7:0] tmp_20_reg_8364;
reg   [7:0] tmp_20_reg_8364_pp0_iter1_reg;
reg   [7:0] tmp_20_reg_8364_pp0_iter2_reg;
reg   [7:0] tmp_20_reg_8364_pp0_iter3_reg;
reg   [7:0] tmp_21_reg_8369;
reg   [7:0] tmp_21_reg_8369_pp0_iter1_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter2_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter3_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter4_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter5_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter6_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter7_reg;
reg   [7:0] tmp_21_reg_8369_pp0_iter8_reg;
reg   [7:0] tmp_22_reg_8374;
reg  signed [7:0] tmp_23_reg_8379;
reg   [7:0] tmp_24_reg_8384;
reg   [7:0] tmp_24_reg_8384_pp0_iter1_reg;
reg   [7:0] tmp_25_reg_8389;
reg   [7:0] tmp_25_reg_8389_pp0_iter1_reg;
reg   [7:0] tmp_25_reg_8389_pp0_iter2_reg;
reg   [7:0] tmp_25_reg_8389_pp0_iter3_reg;
reg   [7:0] tmp_25_reg_8389_pp0_iter4_reg;
reg   [7:0] tmp_25_reg_8389_pp0_iter5_reg;
reg   [7:0] tmp_26_reg_8394;
reg   [7:0] tmp_26_reg_8394_pp0_iter1_reg;
reg   [7:0] tmp_26_reg_8394_pp0_iter2_reg;
reg   [7:0] tmp_26_reg_8394_pp0_iter3_reg;
reg   [7:0] tmp_26_reg_8394_pp0_iter4_reg;
reg   [7:0] tmp_26_reg_8394_pp0_iter5_reg;
reg   [7:0] tmp_27_reg_8399;
reg   [7:0] tmp_27_reg_8399_pp0_iter1_reg;
reg   [7:0] tmp_27_reg_8399_pp0_iter2_reg;
reg   [7:0] tmp_28_reg_8404;
reg   [7:0] tmp_28_reg_8404_pp0_iter1_reg;
reg   [7:0] tmp_28_reg_8404_pp0_iter2_reg;
reg   [7:0] tmp_28_reg_8404_pp0_iter3_reg;
reg   [7:0] tmp_29_reg_8409;
reg   [7:0] tmp_29_reg_8409_pp0_iter1_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter2_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter3_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter4_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter5_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter6_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter7_reg;
reg   [7:0] tmp_29_reg_8409_pp0_iter8_reg;
reg   [7:0] tmp_30_reg_8414;
reg  signed [7:0] tmp_31_reg_8419;
reg   [7:0] tmp_32_reg_8424;
reg   [7:0] tmp_32_reg_8424_pp0_iter1_reg;
reg   [7:0] tmp_33_reg_8429;
reg   [7:0] tmp_33_reg_8429_pp0_iter1_reg;
reg   [7:0] tmp_33_reg_8429_pp0_iter2_reg;
reg   [7:0] tmp_33_reg_8429_pp0_iter3_reg;
reg   [7:0] tmp_33_reg_8429_pp0_iter4_reg;
reg   [7:0] tmp_33_reg_8429_pp0_iter5_reg;
reg   [7:0] tmp_34_reg_8434;
reg   [7:0] tmp_34_reg_8434_pp0_iter1_reg;
reg   [7:0] tmp_34_reg_8434_pp0_iter2_reg;
reg   [7:0] tmp_34_reg_8434_pp0_iter3_reg;
reg   [7:0] tmp_34_reg_8434_pp0_iter4_reg;
reg   [7:0] tmp_34_reg_8434_pp0_iter5_reg;
reg   [7:0] tmp_35_reg_8439;
reg   [7:0] tmp_35_reg_8439_pp0_iter1_reg;
reg   [7:0] tmp_35_reg_8439_pp0_iter2_reg;
reg   [7:0] tmp_36_reg_8444;
reg   [7:0] tmp_36_reg_8444_pp0_iter1_reg;
reg   [7:0] tmp_36_reg_8444_pp0_iter2_reg;
reg   [7:0] tmp_36_reg_8444_pp0_iter3_reg;
reg   [7:0] tmp_37_reg_8449;
reg   [7:0] tmp_37_reg_8449_pp0_iter1_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter2_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter3_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter4_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter5_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter6_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter7_reg;
reg   [7:0] tmp_37_reg_8449_pp0_iter8_reg;
reg   [7:0] tmp_38_reg_8454;
reg  signed [7:0] tmp_39_reg_8459;
reg   [7:0] tmp_40_reg_8464;
reg   [7:0] tmp_40_reg_8464_pp0_iter1_reg;
reg   [7:0] tmp_41_reg_8469;
reg   [7:0] tmp_41_reg_8469_pp0_iter1_reg;
reg   [7:0] tmp_41_reg_8469_pp0_iter2_reg;
reg   [7:0] tmp_41_reg_8469_pp0_iter3_reg;
reg   [7:0] tmp_41_reg_8469_pp0_iter4_reg;
reg   [7:0] tmp_41_reg_8469_pp0_iter5_reg;
reg   [7:0] tmp_42_reg_8474;
reg   [7:0] tmp_42_reg_8474_pp0_iter1_reg;
reg   [7:0] tmp_42_reg_8474_pp0_iter2_reg;
reg   [7:0] tmp_42_reg_8474_pp0_iter3_reg;
reg   [7:0] tmp_42_reg_8474_pp0_iter4_reg;
reg   [7:0] tmp_42_reg_8474_pp0_iter5_reg;
reg   [7:0] tmp_43_reg_8479;
reg   [7:0] tmp_43_reg_8479_pp0_iter1_reg;
reg   [7:0] tmp_43_reg_8479_pp0_iter2_reg;
reg   [7:0] tmp_44_reg_8484;
reg   [7:0] tmp_44_reg_8484_pp0_iter1_reg;
reg   [7:0] tmp_44_reg_8484_pp0_iter2_reg;
reg   [7:0] tmp_44_reg_8484_pp0_iter3_reg;
reg   [7:0] tmp_45_reg_8489;
reg   [7:0] tmp_45_reg_8489_pp0_iter1_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter2_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter3_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter4_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter5_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter6_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter7_reg;
reg   [7:0] tmp_45_reg_8489_pp0_iter8_reg;
reg   [7:0] tmp_46_reg_8494;
reg  signed [7:0] tmp_47_reg_8499;
reg   [7:0] tmp_48_reg_8504;
reg   [7:0] tmp_48_reg_8504_pp0_iter1_reg;
reg   [7:0] tmp_49_reg_8509;
reg   [7:0] tmp_49_reg_8509_pp0_iter1_reg;
reg   [7:0] tmp_49_reg_8509_pp0_iter2_reg;
reg   [7:0] tmp_49_reg_8509_pp0_iter3_reg;
reg   [7:0] tmp_49_reg_8509_pp0_iter4_reg;
reg   [7:0] tmp_49_reg_8509_pp0_iter5_reg;
reg   [7:0] tmp_50_reg_8514;
reg   [7:0] tmp_50_reg_8514_pp0_iter1_reg;
reg   [7:0] tmp_50_reg_8514_pp0_iter2_reg;
reg   [7:0] tmp_50_reg_8514_pp0_iter3_reg;
reg   [7:0] tmp_50_reg_8514_pp0_iter4_reg;
reg   [7:0] tmp_50_reg_8514_pp0_iter5_reg;
reg   [7:0] tmp_51_reg_8519;
reg   [7:0] tmp_51_reg_8519_pp0_iter1_reg;
reg   [7:0] tmp_51_reg_8519_pp0_iter2_reg;
reg   [7:0] tmp_52_reg_8524;
reg   [7:0] tmp_52_reg_8524_pp0_iter1_reg;
reg   [7:0] tmp_52_reg_8524_pp0_iter2_reg;
reg   [7:0] tmp_52_reg_8524_pp0_iter3_reg;
reg   [7:0] tmp_53_reg_8529;
reg   [7:0] tmp_53_reg_8529_pp0_iter1_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter2_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter3_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter4_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter5_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter6_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter7_reg;
reg   [7:0] tmp_53_reg_8529_pp0_iter8_reg;
reg   [7:0] tmp_54_reg_8534;
reg  signed [7:0] tmp_55_reg_8539;
reg   [7:0] tmp_56_reg_8544;
reg   [7:0] tmp_56_reg_8544_pp0_iter1_reg;
reg   [7:0] tmp_57_reg_8549;
reg   [7:0] tmp_57_reg_8549_pp0_iter1_reg;
reg   [7:0] tmp_57_reg_8549_pp0_iter2_reg;
reg   [7:0] tmp_57_reg_8549_pp0_iter3_reg;
reg   [7:0] tmp_57_reg_8549_pp0_iter4_reg;
reg   [7:0] tmp_57_reg_8549_pp0_iter5_reg;
reg   [7:0] tmp_58_reg_8554;
reg   [7:0] tmp_58_reg_8554_pp0_iter1_reg;
reg   [7:0] tmp_58_reg_8554_pp0_iter2_reg;
reg   [7:0] tmp_58_reg_8554_pp0_iter3_reg;
reg   [7:0] tmp_58_reg_8554_pp0_iter4_reg;
reg   [7:0] tmp_58_reg_8554_pp0_iter5_reg;
reg   [7:0] tmp_59_reg_8559;
reg   [7:0] tmp_59_reg_8559_pp0_iter1_reg;
reg   [7:0] tmp_59_reg_8559_pp0_iter2_reg;
wire   [4:0] trunc_ln145_35_fu_2213_p1;
reg   [4:0] trunc_ln145_35_reg_8564;
reg   [4:0] trunc_ln145_35_reg_8564_pp0_iter1_reg;
reg   [4:0] trunc_ln145_35_reg_8564_pp0_iter2_reg;
reg   [4:0] trunc_ln145_35_reg_8564_pp0_iter3_reg;
reg   [4:0] trunc_ln145_s_reg_8569;
reg   [4:0] trunc_ln145_s_reg_8569_pp0_iter1_reg;
reg   [4:0] trunc_ln145_s_reg_8569_pp0_iter2_reg;
reg   [4:0] trunc_ln145_s_reg_8569_pp0_iter3_reg;
reg   [4:0] trunc_ln145_71_reg_8574;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter1_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter2_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter3_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter4_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter5_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter6_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter7_reg;
reg   [4:0] trunc_ln145_71_reg_8574_pp0_iter8_reg;
reg   [4:0] trunc_ln145_72_reg_8579;
reg   [4:0] trunc_ln145_73_reg_8584;
reg   [4:0] trunc_ln145_73_reg_8584_pp0_iter1_reg;
reg   [4:0] trunc_ln145_74_reg_8589;
reg   [4:0] trunc_ln145_74_reg_8589_pp0_iter1_reg;
reg   [4:0] trunc_ln145_74_reg_8589_pp0_iter2_reg;
reg   [4:0] trunc_ln145_74_reg_8589_pp0_iter3_reg;
reg   [4:0] trunc_ln145_74_reg_8589_pp0_iter4_reg;
reg   [4:0] trunc_ln145_74_reg_8589_pp0_iter5_reg;
reg   [4:0] trunc_ln145_75_reg_8594;
reg   [4:0] trunc_ln145_75_reg_8594_pp0_iter1_reg;
reg   [4:0] trunc_ln145_75_reg_8594_pp0_iter2_reg;
reg   [4:0] trunc_ln145_75_reg_8594_pp0_iter3_reg;
reg   [4:0] trunc_ln145_75_reg_8594_pp0_iter4_reg;
reg   [4:0] trunc_ln145_75_reg_8594_pp0_iter5_reg;
reg   [4:0] trunc_ln145_76_reg_8599;
reg   [4:0] trunc_ln145_76_reg_8599_pp0_iter1_reg;
reg   [4:0] trunc_ln145_76_reg_8599_pp0_iter2_reg;
reg   [4:0] trunc_ln145_77_reg_8604;
reg   [4:0] trunc_ln145_77_reg_8604_pp0_iter1_reg;
reg   [4:0] trunc_ln145_77_reg_8604_pp0_iter2_reg;
reg   [4:0] trunc_ln145_77_reg_8604_pp0_iter3_reg;
reg   [4:0] trunc_ln145_78_reg_8609;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter1_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter2_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter3_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter4_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter5_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter6_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter7_reg;
reg   [4:0] trunc_ln145_78_reg_8609_pp0_iter8_reg;
reg   [4:0] trunc_ln145_79_reg_8614;
reg   [4:0] trunc_ln145_80_reg_8619;
reg   [4:0] trunc_ln145_80_reg_8619_pp0_iter1_reg;
reg   [4:0] trunc_ln145_80_reg_8619_pp0_iter2_reg;
reg   [4:0] trunc_ln145_80_reg_8619_pp0_iter3_reg;
reg   [4:0] trunc_ln145_81_reg_8624;
reg   [4:0] trunc_ln145_81_reg_8624_pp0_iter1_reg;
reg   [4:0] trunc_ln145_82_reg_8629;
reg   [4:0] trunc_ln145_82_reg_8629_pp0_iter1_reg;
reg   [4:0] trunc_ln145_82_reg_8629_pp0_iter2_reg;
reg   [4:0] trunc_ln145_82_reg_8629_pp0_iter3_reg;
reg   [4:0] trunc_ln145_82_reg_8629_pp0_iter4_reg;
reg   [4:0] trunc_ln145_82_reg_8629_pp0_iter5_reg;
reg   [4:0] trunc_ln145_83_reg_8634;
reg   [4:0] trunc_ln145_83_reg_8634_pp0_iter1_reg;
reg   [4:0] trunc_ln145_83_reg_8634_pp0_iter2_reg;
reg   [4:0] trunc_ln145_83_reg_8634_pp0_iter3_reg;
reg   [4:0] trunc_ln145_83_reg_8634_pp0_iter4_reg;
reg   [4:0] trunc_ln145_83_reg_8634_pp0_iter5_reg;
reg   [4:0] trunc_ln145_84_reg_8639;
reg   [4:0] trunc_ln145_84_reg_8639_pp0_iter1_reg;
reg   [4:0] trunc_ln145_84_reg_8639_pp0_iter2_reg;
reg   [4:0] trunc_ln145_85_reg_8644;
reg   [4:0] trunc_ln145_85_reg_8644_pp0_iter1_reg;
reg   [4:0] trunc_ln145_85_reg_8644_pp0_iter2_reg;
reg   [4:0] trunc_ln145_85_reg_8644_pp0_iter3_reg;
reg   [4:0] trunc_ln145_86_reg_8649;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter1_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter2_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter3_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter4_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter5_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter6_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter7_reg;
reg   [4:0] trunc_ln145_86_reg_8649_pp0_iter8_reg;
reg   [4:0] trunc_ln145_87_reg_8654;
reg   [4:0] trunc_ln145_88_reg_8659;
reg   [4:0] trunc_ln145_88_reg_8659_pp0_iter1_reg;
reg   [4:0] trunc_ln145_88_reg_8659_pp0_iter2_reg;
reg   [4:0] trunc_ln145_88_reg_8659_pp0_iter3_reg;
reg   [4:0] trunc_ln145_89_reg_8664;
reg   [4:0] trunc_ln145_89_reg_8664_pp0_iter1_reg;
reg   [4:0] trunc_ln145_90_reg_8669;
reg   [4:0] trunc_ln145_90_reg_8669_pp0_iter1_reg;
reg   [4:0] trunc_ln145_90_reg_8669_pp0_iter2_reg;
reg   [4:0] trunc_ln145_90_reg_8669_pp0_iter3_reg;
reg   [4:0] trunc_ln145_90_reg_8669_pp0_iter4_reg;
reg   [4:0] trunc_ln145_90_reg_8669_pp0_iter5_reg;
reg   [4:0] trunc_ln145_91_reg_8674;
reg   [4:0] trunc_ln145_91_reg_8674_pp0_iter1_reg;
reg   [4:0] trunc_ln145_91_reg_8674_pp0_iter2_reg;
reg   [4:0] trunc_ln145_91_reg_8674_pp0_iter3_reg;
reg   [4:0] trunc_ln145_91_reg_8674_pp0_iter4_reg;
reg   [4:0] trunc_ln145_91_reg_8674_pp0_iter5_reg;
reg   [4:0] trunc_ln145_92_reg_8679;
reg   [4:0] trunc_ln145_92_reg_8679_pp0_iter1_reg;
reg   [4:0] trunc_ln145_92_reg_8679_pp0_iter2_reg;
reg   [4:0] trunc_ln145_93_reg_8684;
reg   [4:0] trunc_ln145_93_reg_8684_pp0_iter1_reg;
reg   [4:0] trunc_ln145_93_reg_8684_pp0_iter2_reg;
reg   [4:0] trunc_ln145_93_reg_8684_pp0_iter3_reg;
reg   [4:0] trunc_ln145_94_reg_8689;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter1_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter2_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter3_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter4_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter5_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter6_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter7_reg;
reg   [4:0] trunc_ln145_94_reg_8689_pp0_iter8_reg;
reg   [4:0] trunc_ln145_95_reg_8694;
reg   [4:0] trunc_ln145_96_reg_8699;
reg   [4:0] trunc_ln145_96_reg_8699_pp0_iter1_reg;
reg   [4:0] trunc_ln145_96_reg_8699_pp0_iter2_reg;
reg   [4:0] trunc_ln145_96_reg_8699_pp0_iter3_reg;
reg   [4:0] trunc_ln145_97_reg_8704;
reg   [4:0] trunc_ln145_97_reg_8704_pp0_iter1_reg;
reg   [4:0] trunc_ln145_98_reg_8709;
reg   [4:0] trunc_ln145_98_reg_8709_pp0_iter1_reg;
reg   [4:0] trunc_ln145_98_reg_8709_pp0_iter2_reg;
reg   [4:0] trunc_ln145_98_reg_8709_pp0_iter3_reg;
reg   [4:0] trunc_ln145_98_reg_8709_pp0_iter4_reg;
reg   [4:0] trunc_ln145_98_reg_8709_pp0_iter5_reg;
reg   [4:0] trunc_ln145_99_reg_8714;
reg   [4:0] trunc_ln145_99_reg_8714_pp0_iter1_reg;
reg   [4:0] trunc_ln145_99_reg_8714_pp0_iter2_reg;
reg   [4:0] trunc_ln145_99_reg_8714_pp0_iter3_reg;
reg   [4:0] trunc_ln145_99_reg_8714_pp0_iter4_reg;
reg   [4:0] trunc_ln145_99_reg_8714_pp0_iter5_reg;
reg   [4:0] trunc_ln145_100_reg_8719;
reg   [4:0] trunc_ln145_100_reg_8719_pp0_iter1_reg;
reg   [4:0] trunc_ln145_100_reg_8719_pp0_iter2_reg;
reg   [4:0] trunc_ln145_101_reg_8724;
reg   [4:0] trunc_ln145_101_reg_8724_pp0_iter1_reg;
reg   [4:0] trunc_ln145_101_reg_8724_pp0_iter2_reg;
reg   [4:0] trunc_ln145_101_reg_8724_pp0_iter3_reg;
reg   [4:0] trunc_ln145_102_reg_8729;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter1_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter2_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter3_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter4_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter5_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter6_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter7_reg;
reg   [4:0] trunc_ln145_102_reg_8729_pp0_iter8_reg;
reg   [4:0] trunc_ln145_103_reg_8734;
reg   [4:0] trunc_ln145_104_reg_8739;
reg   [4:0] trunc_ln145_104_reg_8739_pp0_iter1_reg;
reg   [4:0] trunc_ln145_104_reg_8739_pp0_iter2_reg;
reg   [4:0] trunc_ln145_104_reg_8739_pp0_iter3_reg;
reg   [4:0] trunc_ln145_105_reg_8744;
reg   [4:0] trunc_ln145_105_reg_8744_pp0_iter1_reg;
reg   [4:0] trunc_ln145_106_reg_8749;
reg   [4:0] trunc_ln145_106_reg_8749_pp0_iter1_reg;
reg   [4:0] trunc_ln145_106_reg_8749_pp0_iter2_reg;
reg   [4:0] trunc_ln145_106_reg_8749_pp0_iter3_reg;
reg   [4:0] trunc_ln145_106_reg_8749_pp0_iter4_reg;
reg   [4:0] trunc_ln145_106_reg_8749_pp0_iter5_reg;
reg   [4:0] trunc_ln145_107_reg_8754;
reg   [4:0] trunc_ln145_107_reg_8754_pp0_iter1_reg;
reg   [4:0] trunc_ln145_107_reg_8754_pp0_iter2_reg;
reg   [4:0] trunc_ln145_107_reg_8754_pp0_iter3_reg;
reg   [4:0] trunc_ln145_107_reg_8754_pp0_iter4_reg;
reg   [4:0] trunc_ln145_107_reg_8754_pp0_iter5_reg;
reg   [4:0] trunc_ln145_108_reg_8759;
reg   [4:0] trunc_ln145_108_reg_8759_pp0_iter1_reg;
reg   [4:0] trunc_ln145_108_reg_8759_pp0_iter2_reg;
reg   [4:0] trunc_ln145_109_reg_8764;
reg   [4:0] trunc_ln145_109_reg_8764_pp0_iter1_reg;
reg   [4:0] trunc_ln145_109_reg_8764_pp0_iter2_reg;
reg   [4:0] trunc_ln145_109_reg_8764_pp0_iter3_reg;
reg   [4:0] trunc_ln145_110_reg_8769;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter1_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter2_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter3_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter4_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter5_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter6_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter7_reg;
reg   [4:0] trunc_ln145_110_reg_8769_pp0_iter8_reg;
reg   [4:0] trunc_ln145_111_reg_8774;
reg   [4:0] trunc_ln145_112_reg_8779;
reg   [4:0] trunc_ln145_112_reg_8779_pp0_iter1_reg;
reg   [4:0] trunc_ln145_112_reg_8779_pp0_iter2_reg;
reg   [4:0] trunc_ln145_112_reg_8779_pp0_iter3_reg;
reg   [4:0] trunc_ln145_113_reg_8784;
reg   [4:0] trunc_ln145_113_reg_8784_pp0_iter1_reg;
reg   [4:0] trunc_ln145_114_reg_8789;
reg   [4:0] trunc_ln145_114_reg_8789_pp0_iter1_reg;
reg   [4:0] trunc_ln145_114_reg_8789_pp0_iter2_reg;
reg   [4:0] trunc_ln145_114_reg_8789_pp0_iter3_reg;
reg   [4:0] trunc_ln145_114_reg_8789_pp0_iter4_reg;
reg   [4:0] trunc_ln145_114_reg_8789_pp0_iter5_reg;
reg   [4:0] trunc_ln145_115_reg_8794;
reg   [4:0] trunc_ln145_115_reg_8794_pp0_iter1_reg;
reg   [4:0] trunc_ln145_115_reg_8794_pp0_iter2_reg;
reg   [4:0] trunc_ln145_115_reg_8794_pp0_iter3_reg;
reg   [4:0] trunc_ln145_115_reg_8794_pp0_iter4_reg;
reg   [4:0] trunc_ln145_115_reg_8794_pp0_iter5_reg;
reg   [4:0] trunc_ln145_116_reg_8799;
reg   [4:0] trunc_ln145_116_reg_8799_pp0_iter1_reg;
reg   [4:0] trunc_ln145_116_reg_8799_pp0_iter2_reg;
reg   [4:0] trunc_ln145_117_reg_8804;
reg   [4:0] trunc_ln145_117_reg_8804_pp0_iter1_reg;
reg   [4:0] trunc_ln145_117_reg_8804_pp0_iter2_reg;
reg   [4:0] trunc_ln145_117_reg_8804_pp0_iter3_reg;
reg   [4:0] trunc_ln145_118_reg_8809;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter1_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter2_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter3_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter4_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter5_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter6_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter7_reg;
reg   [4:0] trunc_ln145_118_reg_8809_pp0_iter8_reg;
reg   [4:0] trunc_ln145_119_reg_8814;
reg   [4:0] trunc_ln145_120_reg_8819;
reg   [4:0] trunc_ln145_120_reg_8819_pp0_iter1_reg;
reg   [4:0] trunc_ln145_120_reg_8819_pp0_iter2_reg;
reg   [4:0] trunc_ln145_120_reg_8819_pp0_iter3_reg;
reg   [4:0] trunc_ln145_121_reg_8824;
reg   [4:0] trunc_ln145_121_reg_8824_pp0_iter1_reg;
reg   [4:0] trunc_ln145_122_reg_8829;
reg   [4:0] trunc_ln145_122_reg_8829_pp0_iter1_reg;
reg   [4:0] trunc_ln145_122_reg_8829_pp0_iter2_reg;
reg   [4:0] trunc_ln145_122_reg_8829_pp0_iter3_reg;
reg   [4:0] trunc_ln145_122_reg_8829_pp0_iter4_reg;
reg   [4:0] trunc_ln145_122_reg_8829_pp0_iter5_reg;
reg   [4:0] trunc_ln145_123_reg_8834;
reg   [4:0] trunc_ln145_123_reg_8834_pp0_iter1_reg;
reg   [4:0] trunc_ln145_123_reg_8834_pp0_iter2_reg;
reg   [4:0] trunc_ln145_123_reg_8834_pp0_iter3_reg;
reg   [4:0] trunc_ln145_123_reg_8834_pp0_iter4_reg;
reg   [4:0] trunc_ln145_123_reg_8834_pp0_iter5_reg;
reg   [4:0] trunc_ln145_124_reg_8839;
reg   [4:0] trunc_ln145_124_reg_8839_pp0_iter1_reg;
reg   [4:0] trunc_ln145_124_reg_8839_pp0_iter2_reg;
reg   [4:0] trunc_ln145_125_reg_8844;
reg   [4:0] trunc_ln145_125_reg_8844_pp0_iter1_reg;
reg   [4:0] trunc_ln145_125_reg_8844_pp0_iter2_reg;
reg   [4:0] trunc_ln145_125_reg_8844_pp0_iter3_reg;
reg   [4:0] trunc_ln145_126_reg_8849;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter1_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter2_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter3_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter4_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter5_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter6_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter7_reg;
reg   [4:0] trunc_ln145_126_reg_8849_pp0_iter8_reg;
reg   [4:0] trunc_ln145_127_reg_8854;
reg   [4:0] trunc_ln145_128_reg_8859;
reg   [4:0] trunc_ln145_128_reg_8859_pp0_iter1_reg;
reg   [4:0] trunc_ln145_128_reg_8859_pp0_iter2_reg;
reg   [4:0] trunc_ln145_128_reg_8859_pp0_iter3_reg;
reg   [4:0] trunc_ln145_129_reg_8864;
reg   [4:0] trunc_ln145_129_reg_8864_pp0_iter1_reg;
reg   [4:0] trunc_ln145_130_reg_8869;
reg   [4:0] trunc_ln145_130_reg_8869_pp0_iter1_reg;
reg   [4:0] trunc_ln145_130_reg_8869_pp0_iter2_reg;
reg   [4:0] trunc_ln145_130_reg_8869_pp0_iter3_reg;
reg   [4:0] trunc_ln145_130_reg_8869_pp0_iter4_reg;
reg   [4:0] trunc_ln145_130_reg_8869_pp0_iter5_reg;
reg   [4:0] trunc_ln145_131_reg_8874;
reg   [4:0] trunc_ln145_131_reg_8874_pp0_iter1_reg;
reg   [4:0] trunc_ln145_131_reg_8874_pp0_iter2_reg;
reg   [4:0] trunc_ln145_131_reg_8874_pp0_iter3_reg;
reg   [4:0] trunc_ln145_131_reg_8874_pp0_iter4_reg;
reg   [4:0] trunc_ln145_131_reg_8874_pp0_iter5_reg;
reg   [4:0] trunc_ln145_132_reg_8879;
reg   [4:0] trunc_ln145_132_reg_8879_pp0_iter1_reg;
reg   [4:0] trunc_ln145_132_reg_8879_pp0_iter2_reg;
wire  signed [12:0] sext_ln1540_fu_2852_p1;
reg  signed [12:0] sext_ln1540_reg_8884;
reg  signed [12:0] sext_ln1540_reg_8884_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_reg_8884_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_2_fu_2855_p1;
reg  signed [12:0] sext_ln1540_2_reg_8896;
reg  signed [12:0] sext_ln1540_2_reg_8896_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_2_reg_8896_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_3_fu_2858_p1;
wire  signed [12:0] sext_ln1540_16_fu_2867_p1;
wire  signed [12:0] sext_ln1540_24_fu_2876_p1;
wire  signed [12:0] sext_ln1540_32_fu_2885_p1;
wire  signed [12:0] sext_ln1540_40_fu_2894_p1;
wire  signed [12:0] sext_ln1540_48_fu_2903_p1;
wire  signed [12:0] sext_ln1540_56_fu_2912_p1;
wire  signed [12:0] sext_ln1540_64_fu_2921_p1;
wire  signed [12:0] sext_ln1540_72_fu_2930_p1;
reg  signed [12:0] sext_ln1540_72_reg_9004;
reg  signed [12:0] sext_ln1540_72_reg_9004_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_72_reg_9004_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_73_fu_2933_p1;
reg  signed [12:0] sext_ln1540_73_reg_9016;
reg  signed [12:0] sext_ln1540_73_reg_9016_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_73_reg_9016_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_80_fu_2984_p1;
reg  signed [12:0] sext_ln1540_80_reg_9028;
reg  signed [12:0] sext_ln1540_80_reg_9028_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_80_reg_9028_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_81_fu_2987_p1;
reg  signed [12:0] sext_ln1540_81_reg_9040;
reg  signed [12:0] sext_ln1540_81_reg_9040_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_81_reg_9040_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_88_fu_3038_p1;
reg  signed [12:0] sext_ln1540_88_reg_9052;
reg  signed [12:0] sext_ln1540_88_reg_9052_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_88_reg_9052_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_89_fu_3041_p1;
reg  signed [12:0] sext_ln1540_89_reg_9064;
reg  signed [12:0] sext_ln1540_89_reg_9064_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_89_reg_9064_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_96_fu_3092_p1;
reg  signed [12:0] sext_ln1540_96_reg_9076;
reg  signed [12:0] sext_ln1540_96_reg_9076_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_96_reg_9076_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_97_fu_3095_p1;
reg  signed [12:0] sext_ln1540_97_reg_9088;
reg  signed [12:0] sext_ln1540_97_reg_9088_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_97_reg_9088_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_104_fu_3146_p1;
reg  signed [12:0] sext_ln1540_104_reg_9100;
reg  signed [12:0] sext_ln1540_104_reg_9100_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_104_reg_9100_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_105_fu_3149_p1;
reg  signed [12:0] sext_ln1540_105_reg_9112;
reg  signed [12:0] sext_ln1540_105_reg_9112_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_105_reg_9112_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_112_fu_3200_p1;
reg  signed [12:0] sext_ln1540_112_reg_9124;
reg  signed [12:0] sext_ln1540_112_reg_9124_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_112_reg_9124_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_113_fu_3203_p1;
reg  signed [12:0] sext_ln1540_113_reg_9136;
reg  signed [12:0] sext_ln1540_113_reg_9136_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_113_reg_9136_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_120_fu_3254_p1;
reg  signed [12:0] sext_ln1540_120_reg_9148;
reg  signed [12:0] sext_ln1540_120_reg_9148_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_120_reg_9148_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_121_fu_3257_p1;
reg  signed [12:0] sext_ln1540_121_reg_9160;
reg  signed [12:0] sext_ln1540_121_reg_9160_pp0_iter2_reg;
reg  signed [12:0] sext_ln1540_121_reg_9160_pp0_iter3_reg;
wire  signed [12:0] sext_ln1540_4_fu_3308_p1;
wire  signed [12:0] sext_ln1540_5_fu_3311_p1;
wire  signed [12:0] sext_ln1540_18_fu_3314_p1;
wire  signed [12:0] sext_ln1540_26_fu_3317_p1;
wire  signed [12:0] sext_ln1540_34_fu_3320_p1;
wire  signed [12:0] sext_ln1540_42_fu_3323_p1;
wire  signed [12:0] sext_ln1540_50_fu_3326_p1;
wire  signed [12:0] sext_ln1540_58_fu_3329_p1;
wire  signed [12:0] sext_ln1540_66_fu_3332_p1;
wire  signed [12:0] sext_ln1540_74_fu_3335_p1;
wire  signed [12:0] sext_ln1540_82_fu_3338_p1;
wire  signed [12:0] sext_ln1540_90_fu_3341_p1;
wire  signed [12:0] sext_ln1540_98_fu_3344_p1;
wire  signed [12:0] sext_ln1540_106_fu_3347_p1;
wire  signed [12:0] sext_ln1540_114_fu_3350_p1;
wire  signed [12:0] sext_ln1540_122_fu_3353_p1;
wire  signed [12:0] grp_fu_2861_p2;
reg  signed [12:0] ret_V_1_reg_9364;
wire  signed [12:0] sext_ln1540_10_fu_3356_p1;
wire  signed [12:0] sext_ln1540_11_fu_3359_p1;
wire  signed [12:0] grp_fu_2870_p2;
reg  signed [12:0] ret_V_8_reg_9393;
wire  signed [12:0] sext_ln1540_21_fu_3368_p1;
wire  signed [12:0] grp_fu_2879_p2;
reg  signed [12:0] ret_V_16_reg_9410;
wire  signed [12:0] sext_ln1540_29_fu_3377_p1;
wire  signed [12:0] grp_fu_2888_p2;
reg  signed [12:0] ret_V_24_reg_9427;
wire  signed [12:0] sext_ln1540_37_fu_3386_p1;
wire  signed [12:0] grp_fu_2897_p2;
reg  signed [12:0] ret_V_32_reg_9444;
wire  signed [12:0] sext_ln1540_45_fu_3395_p1;
wire  signed [12:0] grp_fu_2906_p2;
reg  signed [12:0] ret_V_40_reg_9461;
wire  signed [12:0] sext_ln1540_53_fu_3404_p1;
wire  signed [12:0] grp_fu_2915_p2;
reg  signed [12:0] ret_V_48_reg_9478;
wire  signed [12:0] sext_ln1540_61_fu_3413_p1;
wire  signed [12:0] grp_fu_2924_p2;
reg  signed [12:0] ret_V_56_reg_9495;
wire  signed [12:0] sext_ln1540_69_fu_3422_p1;
wire  signed [12:0] grp_fu_2936_p2;
reg  signed [12:0] ret_V_65_reg_9512;
wire  signed [12:0] sext_ln1540_77_fu_3431_p1;
wire  signed [12:0] grp_fu_2942_p2;
reg  signed [12:0] ret_V_72_reg_9529;
wire  signed [12:0] grp_fu_2948_p2;
reg  signed [12:0] ret_V_80_reg_9534;
wire  signed [12:0] grp_fu_2954_p2;
reg  signed [12:0] ret_V_88_reg_9539;
wire  signed [12:0] grp_fu_2960_p2;
reg  signed [12:0] ret_V_96_reg_9544;
wire  signed [12:0] grp_fu_2966_p2;
reg  signed [12:0] ret_V_104_reg_9549;
wire  signed [12:0] grp_fu_2972_p2;
reg  signed [12:0] ret_V_112_reg_9554;
wire  signed [12:0] grp_fu_2978_p2;
reg  signed [12:0] ret_V_120_reg_9559;
wire  signed [12:0] grp_fu_2990_p2;
reg  signed [12:0] ret_V_129_reg_9564;
wire  signed [12:0] sext_ln1540_85_fu_3482_p1;
wire  signed [12:0] grp_fu_2996_p2;
reg  signed [12:0] ret_V_136_reg_9581;
wire  signed [12:0] grp_fu_3002_p2;
reg  signed [12:0] ret_V_144_reg_9586;
wire  signed [12:0] grp_fu_3008_p2;
reg  signed [12:0] ret_V_152_reg_9591;
wire  signed [12:0] grp_fu_3014_p2;
reg  signed [12:0] ret_V_160_reg_9596;
wire  signed [12:0] grp_fu_3020_p2;
reg  signed [12:0] ret_V_168_reg_9601;
wire  signed [12:0] grp_fu_3026_p2;
reg  signed [12:0] ret_V_176_reg_9606;
wire  signed [12:0] grp_fu_3032_p2;
reg  signed [12:0] ret_V_184_reg_9611;
wire  signed [12:0] grp_fu_3044_p2;
reg  signed [12:0] ret_V_193_reg_9616;
wire  signed [12:0] sext_ln1540_93_fu_3533_p1;
wire  signed [12:0] grp_fu_3050_p2;
reg  signed [12:0] ret_V_200_reg_9633;
wire  signed [12:0] grp_fu_3056_p2;
reg  signed [12:0] ret_V_208_reg_9638;
wire  signed [12:0] grp_fu_3062_p2;
reg  signed [12:0] ret_V_216_reg_9643;
wire  signed [12:0] grp_fu_3068_p2;
reg  signed [12:0] ret_V_224_reg_9648;
wire  signed [12:0] grp_fu_3074_p2;
reg  signed [12:0] ret_V_232_reg_9653;
wire  signed [12:0] grp_fu_3080_p2;
reg  signed [12:0] ret_V_240_reg_9658;
wire  signed [12:0] grp_fu_3086_p2;
reg  signed [12:0] ret_V_248_reg_9663;
wire  signed [12:0] grp_fu_3098_p2;
reg  signed [12:0] ret_V_257_reg_9668;
wire  signed [12:0] sext_ln1540_101_fu_3584_p1;
wire  signed [12:0] grp_fu_3104_p2;
reg  signed [12:0] ret_V_264_reg_9685;
wire  signed [12:0] grp_fu_3110_p2;
reg  signed [12:0] ret_V_272_reg_9690;
wire  signed [12:0] grp_fu_3116_p2;
reg  signed [12:0] ret_V_280_reg_9695;
wire  signed [12:0] grp_fu_3122_p2;
reg  signed [12:0] ret_V_288_reg_9700;
wire  signed [12:0] grp_fu_3128_p2;
reg  signed [12:0] ret_V_296_reg_9705;
wire  signed [12:0] grp_fu_3134_p2;
reg  signed [12:0] ret_V_304_reg_9710;
wire  signed [12:0] grp_fu_3140_p2;
reg  signed [12:0] ret_V_312_reg_9715;
wire  signed [12:0] grp_fu_3152_p2;
reg  signed [12:0] ret_V_321_reg_9720;
wire  signed [12:0] sext_ln1540_109_fu_3635_p1;
wire  signed [12:0] grp_fu_3158_p2;
reg  signed [12:0] ret_V_328_reg_9737;
wire  signed [12:0] grp_fu_3164_p2;
reg  signed [12:0] ret_V_336_reg_9742;
wire  signed [12:0] grp_fu_3170_p2;
reg  signed [12:0] ret_V_344_reg_9747;
wire  signed [12:0] grp_fu_3176_p2;
reg  signed [12:0] ret_V_352_reg_9752;
wire  signed [12:0] grp_fu_3182_p2;
reg  signed [12:0] ret_V_360_reg_9757;
wire  signed [12:0] grp_fu_3188_p2;
reg  signed [12:0] ret_V_368_reg_9762;
wire  signed [12:0] grp_fu_3194_p2;
reg  signed [12:0] ret_V_376_reg_9767;
wire  signed [12:0] grp_fu_3206_p2;
reg  signed [12:0] ret_V_385_reg_9772;
wire  signed [12:0] sext_ln1540_117_fu_3686_p1;
wire  signed [12:0] grp_fu_3212_p2;
reg  signed [12:0] ret_V_392_reg_9789;
wire  signed [12:0] grp_fu_3218_p2;
reg  signed [12:0] ret_V_400_reg_9794;
wire  signed [12:0] grp_fu_3224_p2;
reg  signed [12:0] ret_V_408_reg_9799;
wire  signed [12:0] grp_fu_3230_p2;
reg  signed [12:0] ret_V_416_reg_9804;
wire  signed [12:0] grp_fu_3236_p2;
reg  signed [12:0] ret_V_424_reg_9809;
wire  signed [12:0] grp_fu_3242_p2;
reg  signed [12:0] ret_V_432_reg_9814;
wire  signed [12:0] grp_fu_3248_p2;
reg  signed [12:0] ret_V_440_reg_9819;
wire  signed [12:0] grp_fu_3260_p2;
reg  signed [12:0] ret_V_449_reg_9824;
wire  signed [12:0] sext_ln1540_125_fu_3737_p1;
wire  signed [12:0] grp_fu_3266_p2;
reg  signed [12:0] ret_V_456_reg_9841;
wire  signed [12:0] grp_fu_3272_p2;
reg  signed [12:0] ret_V_464_reg_9846;
wire  signed [12:0] grp_fu_3278_p2;
reg  signed [12:0] ret_V_472_reg_9851;
wire  signed [12:0] grp_fu_3284_p2;
reg  signed [12:0] ret_V_480_reg_9856;
wire  signed [12:0] grp_fu_3290_p2;
reg  signed [12:0] ret_V_488_reg_9861;
wire  signed [12:0] grp_fu_3296_p2;
reg  signed [12:0] ret_V_496_reg_9866;
wire  signed [12:0] grp_fu_3302_p2;
reg  signed [12:0] ret_V_504_reg_9871;
wire  signed [12:0] sext_ln1540_1_fu_3788_p1;
wire  signed [12:0] sext_ln1540_12_fu_3794_p1;
wire  signed [12:0] sext_ln1540_13_fu_3797_p1;
wire  signed [12:0] sext_ln1540_17_fu_3803_p1;
wire  signed [12:0] sext_ln1540_22_fu_3806_p1;
wire  signed [12:0] sext_ln1540_25_fu_3812_p1;
wire  signed [12:0] sext_ln1540_30_fu_3815_p1;
wire  signed [12:0] sext_ln1540_33_fu_3821_p1;
wire  signed [12:0] sext_ln1540_38_fu_3824_p1;
wire  signed [12:0] sext_ln1540_41_fu_3830_p1;
wire  signed [12:0] sext_ln1540_46_fu_3833_p1;
wire  signed [12:0] sext_ln1540_49_fu_3839_p1;
wire  signed [12:0] sext_ln1540_54_fu_3842_p1;
wire  signed [12:0] sext_ln1540_57_fu_3848_p1;
wire  signed [12:0] sext_ln1540_62_fu_3851_p1;
wire  signed [12:0] sext_ln1540_65_fu_3857_p1;
wire  signed [12:0] sext_ln1540_70_fu_3860_p1;
wire  signed [12:0] sext_ln1540_78_fu_3866_p1;
wire  signed [12:0] sext_ln1540_86_fu_3893_p1;
wire  signed [12:0] sext_ln1540_94_fu_3920_p1;
wire  signed [12:0] sext_ln1540_102_fu_3947_p1;
wire  signed [12:0] sext_ln1540_110_fu_3974_p1;
wire  signed [12:0] sext_ln1540_118_fu_4001_p1;
wire  signed [12:0] sext_ln1540_126_fu_4028_p1;
wire  signed [12:0] grp_fu_3362_p2;
reg  signed [12:0] ret_V_5_reg_10484;
wire  signed [13:0] grp_fu_5353_p3;
reg  signed [13:0] add_ln886_reg_10489;
wire  signed [12:0] grp_fu_3371_p2;
reg  signed [12:0] ret_V_13_reg_10494;
wire  signed [13:0] grp_fu_5361_p3;
reg  signed [13:0] add_ln886_7_reg_10499;
wire  signed [12:0] grp_fu_3380_p2;
reg  signed [12:0] ret_V_21_reg_10504;
wire  signed [13:0] grp_fu_5369_p3;
reg  signed [13:0] add_ln886_14_reg_10509;
wire  signed [12:0] grp_fu_3389_p2;
reg  signed [12:0] ret_V_29_reg_10514;
wire  signed [13:0] grp_fu_5377_p3;
reg  signed [13:0] add_ln886_21_reg_10519;
wire  signed [12:0] grp_fu_3398_p2;
reg  signed [12:0] ret_V_37_reg_10524;
wire  signed [13:0] grp_fu_5385_p3;
reg  signed [13:0] add_ln886_28_reg_10529;
wire  signed [12:0] grp_fu_3407_p2;
reg  signed [12:0] ret_V_45_reg_10534;
wire  signed [13:0] grp_fu_5393_p3;
reg  signed [13:0] add_ln886_35_reg_10539;
wire  signed [12:0] grp_fu_3416_p2;
reg  signed [12:0] ret_V_53_reg_10544;
wire  signed [13:0] grp_fu_5401_p3;
reg  signed [13:0] add_ln886_42_reg_10549;
wire  signed [12:0] grp_fu_3425_p2;
reg  signed [12:0] ret_V_61_reg_10554;
wire  signed [13:0] grp_fu_5409_p3;
reg  signed [13:0] add_ln886_49_reg_10559;
wire  signed [12:0] grp_fu_3434_p2;
reg  signed [12:0] ret_V_69_reg_10564;
wire  signed [13:0] grp_fu_5417_p3;
reg  signed [13:0] add_ln886_56_reg_10569;
wire  signed [12:0] grp_fu_3440_p2;
reg  signed [12:0] ret_V_77_reg_10574;
wire  signed [13:0] grp_fu_5425_p3;
reg  signed [13:0] add_ln886_63_reg_10579;
wire  signed [12:0] grp_fu_3446_p2;
reg  signed [12:0] ret_V_85_reg_10584;
wire  signed [13:0] grp_fu_5433_p3;
reg  signed [13:0] add_ln886_70_reg_10589;
wire  signed [12:0] grp_fu_3452_p2;
reg  signed [12:0] ret_V_93_reg_10594;
wire  signed [13:0] grp_fu_5441_p3;
reg  signed [13:0] add_ln886_77_reg_10599;
wire  signed [12:0] grp_fu_3458_p2;
reg  signed [12:0] ret_V_101_reg_10604;
wire  signed [13:0] grp_fu_5449_p3;
reg  signed [13:0] add_ln886_84_reg_10609;
wire  signed [12:0] grp_fu_3464_p2;
reg  signed [12:0] ret_V_109_reg_10614;
wire  signed [13:0] grp_fu_5457_p3;
reg  signed [13:0] add_ln886_91_reg_10619;
wire  signed [12:0] grp_fu_3470_p2;
reg  signed [12:0] ret_V_117_reg_10624;
wire  signed [13:0] grp_fu_5465_p3;
reg  signed [13:0] add_ln886_98_reg_10629;
wire  signed [12:0] grp_fu_3476_p2;
reg  signed [12:0] ret_V_125_reg_10634;
wire  signed [13:0] grp_fu_5473_p3;
reg  signed [13:0] add_ln886_105_reg_10639;
wire  signed [12:0] grp_fu_3485_p2;
reg  signed [12:0] ret_V_133_reg_10644;
wire  signed [13:0] grp_fu_5481_p3;
reg  signed [13:0] add_ln886_112_reg_10649;
wire  signed [12:0] grp_fu_3491_p2;
reg  signed [12:0] ret_V_141_reg_10654;
wire  signed [13:0] grp_fu_5489_p3;
reg  signed [13:0] add_ln886_119_reg_10659;
wire  signed [12:0] grp_fu_3497_p2;
reg  signed [12:0] ret_V_149_reg_10664;
wire  signed [13:0] grp_fu_5497_p3;
reg  signed [13:0] add_ln886_126_reg_10669;
wire  signed [12:0] grp_fu_3503_p2;
reg  signed [12:0] ret_V_157_reg_10674;
wire  signed [13:0] grp_fu_5505_p3;
reg  signed [13:0] add_ln886_133_reg_10679;
wire  signed [12:0] grp_fu_3509_p2;
reg  signed [12:0] ret_V_165_reg_10684;
wire  signed [13:0] grp_fu_5513_p3;
reg  signed [13:0] add_ln886_140_reg_10689;
wire  signed [12:0] grp_fu_3515_p2;
reg  signed [12:0] ret_V_173_reg_10694;
wire  signed [13:0] grp_fu_5521_p3;
reg  signed [13:0] add_ln886_147_reg_10699;
wire  signed [12:0] grp_fu_3521_p2;
reg  signed [12:0] ret_V_181_reg_10704;
wire  signed [13:0] grp_fu_5529_p3;
reg  signed [13:0] add_ln886_154_reg_10709;
wire  signed [12:0] grp_fu_3527_p2;
reg  signed [12:0] ret_V_189_reg_10714;
wire  signed [13:0] grp_fu_5537_p3;
reg  signed [13:0] add_ln886_161_reg_10719;
wire  signed [12:0] grp_fu_3536_p2;
reg  signed [12:0] ret_V_197_reg_10724;
wire  signed [13:0] grp_fu_5545_p3;
reg  signed [13:0] add_ln886_168_reg_10729;
wire  signed [12:0] grp_fu_3542_p2;
reg  signed [12:0] ret_V_205_reg_10734;
wire  signed [13:0] grp_fu_5553_p3;
reg  signed [13:0] add_ln886_175_reg_10739;
wire  signed [12:0] grp_fu_3548_p2;
reg  signed [12:0] ret_V_213_reg_10744;
wire  signed [13:0] grp_fu_5561_p3;
reg  signed [13:0] add_ln886_182_reg_10749;
wire  signed [12:0] grp_fu_3554_p2;
reg  signed [12:0] ret_V_221_reg_10754;
wire  signed [13:0] grp_fu_5569_p3;
reg  signed [13:0] add_ln886_189_reg_10759;
wire  signed [12:0] grp_fu_3560_p2;
reg  signed [12:0] ret_V_229_reg_10764;
wire  signed [13:0] grp_fu_5577_p3;
reg  signed [13:0] add_ln886_196_reg_10769;
wire  signed [12:0] grp_fu_3566_p2;
reg  signed [12:0] ret_V_237_reg_10774;
wire  signed [13:0] grp_fu_5585_p3;
reg  signed [13:0] add_ln886_203_reg_10779;
wire  signed [12:0] grp_fu_3572_p2;
reg  signed [12:0] ret_V_245_reg_10784;
wire  signed [13:0] grp_fu_5593_p3;
reg  signed [13:0] add_ln886_210_reg_10789;
wire  signed [12:0] grp_fu_3578_p2;
reg  signed [12:0] ret_V_253_reg_10794;
wire  signed [13:0] grp_fu_5601_p3;
reg  signed [13:0] add_ln886_217_reg_10799;
wire  signed [12:0] grp_fu_3587_p2;
reg  signed [12:0] ret_V_261_reg_10804;
wire  signed [13:0] grp_fu_5609_p3;
reg  signed [13:0] add_ln886_224_reg_10809;
wire  signed [12:0] grp_fu_3593_p2;
reg  signed [12:0] ret_V_269_reg_10814;
wire  signed [13:0] grp_fu_5617_p3;
reg  signed [13:0] add_ln886_231_reg_10819;
wire  signed [12:0] grp_fu_3599_p2;
reg  signed [12:0] ret_V_277_reg_10824;
wire  signed [13:0] grp_fu_5625_p3;
reg  signed [13:0] add_ln886_238_reg_10829;
wire  signed [12:0] grp_fu_3605_p2;
reg  signed [12:0] ret_V_285_reg_10834;
wire  signed [13:0] grp_fu_5633_p3;
reg  signed [13:0] add_ln886_245_reg_10839;
wire  signed [12:0] grp_fu_3611_p2;
reg  signed [12:0] ret_V_293_reg_10844;
wire  signed [13:0] grp_fu_5641_p3;
reg  signed [13:0] add_ln886_252_reg_10849;
wire  signed [12:0] grp_fu_3617_p2;
reg  signed [12:0] ret_V_301_reg_10854;
wire  signed [13:0] grp_fu_5649_p3;
reg  signed [13:0] add_ln886_259_reg_10859;
wire  signed [12:0] grp_fu_3623_p2;
reg  signed [12:0] ret_V_309_reg_10864;
wire  signed [13:0] grp_fu_5657_p3;
reg  signed [13:0] add_ln886_266_reg_10869;
wire  signed [12:0] grp_fu_3629_p2;
reg  signed [12:0] ret_V_317_reg_10874;
wire  signed [13:0] grp_fu_5665_p3;
reg  signed [13:0] add_ln886_273_reg_10879;
wire  signed [12:0] grp_fu_3638_p2;
reg  signed [12:0] ret_V_325_reg_10884;
wire  signed [13:0] grp_fu_5673_p3;
reg  signed [13:0] add_ln886_280_reg_10889;
wire  signed [12:0] grp_fu_3644_p2;
reg  signed [12:0] ret_V_333_reg_10894;
wire  signed [13:0] grp_fu_5681_p3;
reg  signed [13:0] add_ln886_287_reg_10899;
wire  signed [12:0] grp_fu_3650_p2;
reg  signed [12:0] ret_V_341_reg_10904;
wire  signed [13:0] grp_fu_5689_p3;
reg  signed [13:0] add_ln886_294_reg_10909;
wire  signed [12:0] grp_fu_3656_p2;
reg  signed [12:0] ret_V_349_reg_10914;
wire  signed [13:0] grp_fu_5697_p3;
reg  signed [13:0] add_ln886_301_reg_10919;
wire  signed [12:0] grp_fu_3662_p2;
reg  signed [12:0] ret_V_357_reg_10924;
wire  signed [13:0] grp_fu_5705_p3;
reg  signed [13:0] add_ln886_308_reg_10929;
wire  signed [12:0] grp_fu_3668_p2;
reg  signed [12:0] ret_V_365_reg_10934;
wire  signed [13:0] grp_fu_5713_p3;
reg  signed [13:0] add_ln886_315_reg_10939;
wire  signed [12:0] grp_fu_3674_p2;
reg  signed [12:0] ret_V_373_reg_10944;
wire  signed [13:0] grp_fu_5721_p3;
reg  signed [13:0] add_ln886_322_reg_10949;
wire  signed [12:0] grp_fu_3680_p2;
reg  signed [12:0] ret_V_381_reg_10954;
wire  signed [13:0] grp_fu_5729_p3;
reg  signed [13:0] add_ln886_329_reg_10959;
wire  signed [12:0] grp_fu_3689_p2;
reg  signed [12:0] ret_V_389_reg_10964;
wire  signed [13:0] grp_fu_5737_p3;
reg  signed [13:0] add_ln886_336_reg_10969;
wire  signed [12:0] grp_fu_3695_p2;
reg  signed [12:0] ret_V_397_reg_10974;
wire  signed [13:0] grp_fu_5745_p3;
reg  signed [13:0] add_ln886_343_reg_10979;
wire  signed [12:0] grp_fu_3701_p2;
reg  signed [12:0] ret_V_405_reg_10984;
wire  signed [13:0] grp_fu_5753_p3;
reg  signed [13:0] add_ln886_350_reg_10989;
wire  signed [12:0] grp_fu_3707_p2;
reg  signed [12:0] ret_V_413_reg_10994;
wire  signed [13:0] grp_fu_5761_p3;
reg  signed [13:0] add_ln886_357_reg_10999;
wire  signed [12:0] grp_fu_3713_p2;
reg  signed [12:0] ret_V_421_reg_11004;
wire  signed [13:0] grp_fu_5769_p3;
reg  signed [13:0] add_ln886_364_reg_11009;
wire  signed [12:0] grp_fu_3719_p2;
reg  signed [12:0] ret_V_429_reg_11014;
wire  signed [13:0] grp_fu_5777_p3;
reg  signed [13:0] add_ln886_371_reg_11019;
wire  signed [12:0] grp_fu_3725_p2;
reg  signed [12:0] ret_V_437_reg_11024;
wire  signed [13:0] grp_fu_5785_p3;
reg  signed [13:0] add_ln886_378_reg_11029;
wire  signed [12:0] grp_fu_3731_p2;
reg  signed [12:0] ret_V_445_reg_11034;
wire  signed [13:0] grp_fu_5793_p3;
reg  signed [13:0] add_ln886_385_reg_11039;
wire  signed [12:0] grp_fu_3740_p2;
reg  signed [12:0] ret_V_453_reg_11044;
wire  signed [13:0] grp_fu_5801_p3;
reg  signed [13:0] add_ln886_392_reg_11049;
wire  signed [12:0] grp_fu_3746_p2;
reg  signed [12:0] ret_V_461_reg_11054;
wire  signed [13:0] grp_fu_5809_p3;
reg  signed [13:0] add_ln886_399_reg_11059;
wire  signed [12:0] grp_fu_3752_p2;
reg  signed [12:0] ret_V_469_reg_11064;
wire  signed [13:0] grp_fu_5817_p3;
reg  signed [13:0] add_ln886_406_reg_11069;
wire  signed [12:0] grp_fu_3758_p2;
reg  signed [12:0] ret_V_477_reg_11074;
wire  signed [13:0] grp_fu_5825_p3;
reg  signed [13:0] add_ln886_413_reg_11079;
wire  signed [12:0] grp_fu_3764_p2;
reg  signed [12:0] ret_V_485_reg_11084;
wire  signed [13:0] grp_fu_5833_p3;
reg  signed [13:0] add_ln886_420_reg_11089;
wire  signed [12:0] grp_fu_3770_p2;
reg  signed [12:0] ret_V_493_reg_11094;
wire  signed [13:0] grp_fu_5841_p3;
reg  signed [13:0] add_ln886_427_reg_11099;
wire  signed [12:0] grp_fu_3776_p2;
reg  signed [12:0] ret_V_501_reg_11104;
wire  signed [13:0] grp_fu_5849_p3;
reg  signed [13:0] add_ln886_434_reg_11109;
wire  signed [12:0] grp_fu_3782_p2;
reg  signed [12:0] ret_V_509_reg_11114;
wire  signed [13:0] grp_fu_5857_p3;
reg  signed [13:0] add_ln886_441_reg_11119;
wire  signed [12:0] sext_ln1540_6_fu_4052_p1;
wire  signed [12:0] sext_ln1540_7_fu_4055_p1;
wire  signed [12:0] sext_ln1540_8_fu_4058_p1;
wire  signed [12:0] sext_ln1540_9_fu_4061_p1;
wire  signed [12:0] sext_ln1540_19_fu_4067_p1;
wire  signed [12:0] sext_ln1540_20_fu_4070_p1;
wire  signed [12:0] sext_ln1540_27_fu_4076_p1;
wire  signed [12:0] sext_ln1540_28_fu_4079_p1;
wire  signed [12:0] sext_ln1540_35_fu_4085_p1;
wire  signed [12:0] sext_ln1540_36_fu_4088_p1;
wire  signed [12:0] sext_ln1540_43_fu_4094_p1;
wire  signed [12:0] sext_ln1540_44_fu_4097_p1;
wire  signed [12:0] sext_ln1540_51_fu_4103_p1;
wire  signed [12:0] sext_ln1540_52_fu_4106_p1;
wire  signed [12:0] sext_ln1540_59_fu_4112_p1;
wire  signed [12:0] sext_ln1540_60_fu_4115_p1;
wire  signed [12:0] sext_ln1540_67_fu_4121_p1;
wire  signed [12:0] sext_ln1540_68_fu_4124_p1;
wire  signed [12:0] sext_ln1540_75_fu_4130_p1;
wire  signed [12:0] sext_ln1540_76_fu_4133_p1;
wire  signed [12:0] sext_ln1540_83_fu_4160_p1;
wire  signed [12:0] sext_ln1540_84_fu_4163_p1;
wire  signed [12:0] sext_ln1540_91_fu_4190_p1;
wire  signed [12:0] sext_ln1540_92_fu_4193_p1;
wire  signed [12:0] sext_ln1540_99_fu_4220_p1;
wire  signed [12:0] sext_ln1540_100_fu_4223_p1;
wire  signed [12:0] sext_ln1540_107_fu_4250_p1;
wire  signed [12:0] sext_ln1540_108_fu_4253_p1;
wire  signed [12:0] sext_ln1540_115_fu_4280_p1;
wire  signed [12:0] sext_ln1540_116_fu_4283_p1;
wire  signed [12:0] sext_ln1540_123_fu_4310_p1;
wire  signed [12:0] sext_ln1540_124_fu_4313_p1;
wire  signed [13:0] grp_fu_5865_p3;
reg  signed [13:0] add_ln886_1_reg_11828;
wire  signed [13:0] grp_fu_5871_p3;
reg  signed [13:0] add_ln886_3_reg_11833;
wire  signed [13:0] grp_fu_5879_p3;
reg  signed [13:0] add_ln886_8_reg_11838;
wire  signed [13:0] grp_fu_5885_p3;
reg  signed [13:0] add_ln886_10_reg_11843;
wire  signed [13:0] grp_fu_5893_p3;
reg  signed [13:0] add_ln886_15_reg_11848;
wire  signed [13:0] grp_fu_5899_p3;
reg  signed [13:0] add_ln886_17_reg_11853;
wire  signed [13:0] grp_fu_5907_p3;
reg  signed [13:0] add_ln886_22_reg_11858;
wire  signed [13:0] grp_fu_5913_p3;
reg  signed [13:0] add_ln886_24_reg_11863;
wire  signed [13:0] grp_fu_5921_p3;
reg  signed [13:0] add_ln886_29_reg_11868;
wire  signed [13:0] grp_fu_5927_p3;
reg  signed [13:0] add_ln886_31_reg_11873;
wire  signed [13:0] grp_fu_5935_p3;
reg  signed [13:0] add_ln886_36_reg_11878;
wire  signed [13:0] grp_fu_5941_p3;
reg  signed [13:0] add_ln886_38_reg_11883;
wire  signed [13:0] grp_fu_5949_p3;
reg  signed [13:0] add_ln886_43_reg_11888;
wire  signed [13:0] grp_fu_5955_p3;
reg  signed [13:0] add_ln886_45_reg_11893;
wire  signed [13:0] grp_fu_5963_p3;
reg  signed [13:0] add_ln886_50_reg_11898;
wire  signed [13:0] grp_fu_5969_p3;
reg  signed [13:0] add_ln886_52_reg_11903;
wire  signed [13:0] grp_fu_5977_p3;
reg  signed [13:0] add_ln886_57_reg_11908;
wire  signed [13:0] grp_fu_5983_p3;
reg  signed [13:0] add_ln886_59_reg_11913;
wire  signed [13:0] grp_fu_5991_p3;
reg  signed [13:0] add_ln886_64_reg_11918;
wire  signed [13:0] grp_fu_5997_p3;
reg  signed [13:0] add_ln886_66_reg_11923;
wire  signed [13:0] grp_fu_6005_p3;
reg  signed [13:0] add_ln886_71_reg_11928;
wire  signed [13:0] grp_fu_6011_p3;
reg  signed [13:0] add_ln886_73_reg_11933;
wire  signed [13:0] grp_fu_6019_p3;
reg  signed [13:0] add_ln886_78_reg_11938;
wire  signed [13:0] grp_fu_6025_p3;
reg  signed [13:0] add_ln886_80_reg_11943;
wire  signed [13:0] grp_fu_6033_p3;
reg  signed [13:0] add_ln886_85_reg_11948;
wire  signed [13:0] grp_fu_6039_p3;
reg  signed [13:0] add_ln886_87_reg_11953;
wire  signed [13:0] grp_fu_6047_p3;
reg  signed [13:0] add_ln886_92_reg_11958;
wire  signed [13:0] grp_fu_6053_p3;
reg  signed [13:0] add_ln886_94_reg_11963;
wire  signed [13:0] grp_fu_6061_p3;
reg  signed [13:0] add_ln886_99_reg_11968;
wire  signed [13:0] grp_fu_6067_p3;
reg  signed [13:0] add_ln886_101_reg_11973;
wire  signed [13:0] grp_fu_6075_p3;
reg  signed [13:0] add_ln886_106_reg_11978;
wire  signed [13:0] grp_fu_6081_p3;
reg  signed [13:0] add_ln886_108_reg_11983;
wire  signed [13:0] grp_fu_6089_p3;
reg  signed [13:0] add_ln886_113_reg_11988;
wire  signed [13:0] grp_fu_6095_p3;
reg  signed [13:0] add_ln886_115_reg_11993;
wire  signed [13:0] grp_fu_6103_p3;
reg  signed [13:0] add_ln886_120_reg_11998;
wire  signed [13:0] grp_fu_6109_p3;
reg  signed [13:0] add_ln886_122_reg_12003;
wire  signed [13:0] grp_fu_6117_p3;
reg  signed [13:0] add_ln886_127_reg_12008;
wire  signed [13:0] grp_fu_6123_p3;
reg  signed [13:0] add_ln886_129_reg_12013;
wire  signed [13:0] grp_fu_6131_p3;
reg  signed [13:0] add_ln886_134_reg_12018;
wire  signed [13:0] grp_fu_6137_p3;
reg  signed [13:0] add_ln886_136_reg_12023;
wire  signed [13:0] grp_fu_6145_p3;
reg  signed [13:0] add_ln886_141_reg_12028;
wire  signed [13:0] grp_fu_6151_p3;
reg  signed [13:0] add_ln886_143_reg_12033;
wire  signed [13:0] grp_fu_6159_p3;
reg  signed [13:0] add_ln886_148_reg_12038;
wire  signed [13:0] grp_fu_6165_p3;
reg  signed [13:0] add_ln886_150_reg_12043;
wire  signed [13:0] grp_fu_6173_p3;
reg  signed [13:0] add_ln886_155_reg_12048;
wire  signed [13:0] grp_fu_6179_p3;
reg  signed [13:0] add_ln886_157_reg_12053;
wire  signed [13:0] grp_fu_6187_p3;
reg  signed [13:0] add_ln886_162_reg_12058;
wire  signed [13:0] grp_fu_6193_p3;
reg  signed [13:0] add_ln886_164_reg_12063;
wire  signed [13:0] grp_fu_6201_p3;
reg  signed [13:0] add_ln886_169_reg_12068;
wire  signed [13:0] grp_fu_6207_p3;
reg  signed [13:0] add_ln886_171_reg_12073;
wire  signed [13:0] grp_fu_6215_p3;
reg  signed [13:0] add_ln886_176_reg_12078;
wire  signed [13:0] grp_fu_6221_p3;
reg  signed [13:0] add_ln886_178_reg_12083;
wire  signed [13:0] grp_fu_6229_p3;
reg  signed [13:0] add_ln886_183_reg_12088;
wire  signed [13:0] grp_fu_6235_p3;
reg  signed [13:0] add_ln886_185_reg_12093;
wire  signed [13:0] grp_fu_6243_p3;
reg  signed [13:0] add_ln886_190_reg_12098;
wire  signed [13:0] grp_fu_6249_p3;
reg  signed [13:0] add_ln886_192_reg_12103;
wire  signed [13:0] grp_fu_6257_p3;
reg  signed [13:0] add_ln886_197_reg_12108;
wire  signed [13:0] grp_fu_6263_p3;
reg  signed [13:0] add_ln886_199_reg_12113;
wire  signed [13:0] grp_fu_6271_p3;
reg  signed [13:0] add_ln886_204_reg_12118;
wire  signed [13:0] grp_fu_6277_p3;
reg  signed [13:0] add_ln886_206_reg_12123;
wire  signed [13:0] grp_fu_6285_p3;
reg  signed [13:0] add_ln886_211_reg_12128;
wire  signed [13:0] grp_fu_6291_p3;
reg  signed [13:0] add_ln886_213_reg_12133;
wire  signed [13:0] grp_fu_6299_p3;
reg  signed [13:0] add_ln886_218_reg_12138;
wire  signed [13:0] grp_fu_6305_p3;
reg  signed [13:0] add_ln886_220_reg_12143;
wire  signed [13:0] grp_fu_6313_p3;
reg  signed [13:0] add_ln886_225_reg_12148;
wire  signed [13:0] grp_fu_6319_p3;
reg  signed [13:0] add_ln886_227_reg_12153;
wire  signed [13:0] grp_fu_6327_p3;
reg  signed [13:0] add_ln886_232_reg_12158;
wire  signed [13:0] grp_fu_6333_p3;
reg  signed [13:0] add_ln886_234_reg_12163;
wire  signed [13:0] grp_fu_6341_p3;
reg  signed [13:0] add_ln886_239_reg_12168;
wire  signed [13:0] grp_fu_6347_p3;
reg  signed [13:0] add_ln886_241_reg_12173;
wire  signed [13:0] grp_fu_6355_p3;
reg  signed [13:0] add_ln886_246_reg_12178;
wire  signed [13:0] grp_fu_6361_p3;
reg  signed [13:0] add_ln886_248_reg_12183;
wire  signed [13:0] grp_fu_6369_p3;
reg  signed [13:0] add_ln886_253_reg_12188;
wire  signed [13:0] grp_fu_6375_p3;
reg  signed [13:0] add_ln886_255_reg_12193;
wire  signed [13:0] grp_fu_6383_p3;
reg  signed [13:0] add_ln886_260_reg_12198;
wire  signed [13:0] grp_fu_6389_p3;
reg  signed [13:0] add_ln886_262_reg_12203;
wire  signed [13:0] grp_fu_6397_p3;
reg  signed [13:0] add_ln886_267_reg_12208;
wire  signed [13:0] grp_fu_6403_p3;
reg  signed [13:0] add_ln886_269_reg_12213;
wire  signed [13:0] grp_fu_6411_p3;
reg  signed [13:0] add_ln886_274_reg_12218;
wire  signed [13:0] grp_fu_6417_p3;
reg  signed [13:0] add_ln886_276_reg_12223;
wire  signed [13:0] grp_fu_6425_p3;
reg  signed [13:0] add_ln886_281_reg_12228;
wire  signed [13:0] grp_fu_6431_p3;
reg  signed [13:0] add_ln886_283_reg_12233;
wire  signed [13:0] grp_fu_6439_p3;
reg  signed [13:0] add_ln886_288_reg_12238;
wire  signed [13:0] grp_fu_6445_p3;
reg  signed [13:0] add_ln886_290_reg_12243;
wire  signed [13:0] grp_fu_6453_p3;
reg  signed [13:0] add_ln886_295_reg_12248;
wire  signed [13:0] grp_fu_6459_p3;
reg  signed [13:0] add_ln886_297_reg_12253;
wire  signed [13:0] grp_fu_6467_p3;
reg  signed [13:0] add_ln886_302_reg_12258;
wire  signed [13:0] grp_fu_6473_p3;
reg  signed [13:0] add_ln886_304_reg_12263;
wire  signed [13:0] grp_fu_6481_p3;
reg  signed [13:0] add_ln886_309_reg_12268;
wire  signed [13:0] grp_fu_6487_p3;
reg  signed [13:0] add_ln886_311_reg_12273;
wire  signed [13:0] grp_fu_6495_p3;
reg  signed [13:0] add_ln886_316_reg_12278;
wire  signed [13:0] grp_fu_6501_p3;
reg  signed [13:0] add_ln886_318_reg_12283;
wire  signed [13:0] grp_fu_6509_p3;
reg  signed [13:0] add_ln886_323_reg_12288;
wire  signed [13:0] grp_fu_6515_p3;
reg  signed [13:0] add_ln886_325_reg_12293;
wire  signed [13:0] grp_fu_6523_p3;
reg  signed [13:0] add_ln886_330_reg_12298;
wire  signed [13:0] grp_fu_6529_p3;
reg  signed [13:0] add_ln886_332_reg_12303;
wire  signed [13:0] grp_fu_6537_p3;
reg  signed [13:0] add_ln886_337_reg_12308;
wire  signed [13:0] grp_fu_6543_p3;
reg  signed [13:0] add_ln886_339_reg_12313;
wire  signed [13:0] grp_fu_6551_p3;
reg  signed [13:0] add_ln886_344_reg_12318;
wire  signed [13:0] grp_fu_6557_p3;
reg  signed [13:0] add_ln886_346_reg_12323;
wire  signed [13:0] grp_fu_6565_p3;
reg  signed [13:0] add_ln886_351_reg_12328;
wire  signed [13:0] grp_fu_6571_p3;
reg  signed [13:0] add_ln886_353_reg_12333;
wire  signed [13:0] grp_fu_6579_p3;
reg  signed [13:0] add_ln886_358_reg_12338;
wire  signed [13:0] grp_fu_6585_p3;
reg  signed [13:0] add_ln886_360_reg_12343;
wire  signed [13:0] grp_fu_6593_p3;
reg  signed [13:0] add_ln886_365_reg_12348;
wire  signed [13:0] grp_fu_6599_p3;
reg  signed [13:0] add_ln886_367_reg_12353;
wire  signed [13:0] grp_fu_6607_p3;
reg  signed [13:0] add_ln886_372_reg_12358;
wire  signed [13:0] grp_fu_6613_p3;
reg  signed [13:0] add_ln886_374_reg_12363;
wire  signed [13:0] grp_fu_6621_p3;
reg  signed [13:0] add_ln886_379_reg_12368;
wire  signed [13:0] grp_fu_6627_p3;
reg  signed [13:0] add_ln886_381_reg_12373;
wire  signed [13:0] grp_fu_6635_p3;
reg  signed [13:0] add_ln886_386_reg_12378;
wire  signed [13:0] grp_fu_6641_p3;
reg  signed [13:0] add_ln886_388_reg_12383;
wire  signed [13:0] grp_fu_6649_p3;
reg  signed [13:0] add_ln886_393_reg_12388;
wire  signed [13:0] grp_fu_6655_p3;
reg  signed [13:0] add_ln886_395_reg_12393;
wire  signed [13:0] grp_fu_6663_p3;
reg  signed [13:0] add_ln886_400_reg_12398;
wire  signed [13:0] grp_fu_6669_p3;
reg  signed [13:0] add_ln886_402_reg_12403;
wire  signed [13:0] grp_fu_6677_p3;
reg  signed [13:0] add_ln886_407_reg_12408;
wire  signed [13:0] grp_fu_6683_p3;
reg  signed [13:0] add_ln886_409_reg_12413;
wire  signed [13:0] grp_fu_6691_p3;
reg  signed [13:0] add_ln886_414_reg_12418;
wire  signed [13:0] grp_fu_6697_p3;
reg  signed [13:0] add_ln886_416_reg_12423;
wire  signed [13:0] grp_fu_6705_p3;
reg  signed [13:0] add_ln886_421_reg_12428;
wire  signed [13:0] grp_fu_6711_p3;
reg  signed [13:0] add_ln886_423_reg_12433;
wire  signed [13:0] grp_fu_6719_p3;
reg  signed [13:0] add_ln886_428_reg_12438;
wire  signed [13:0] grp_fu_6725_p3;
reg  signed [13:0] add_ln886_430_reg_12443;
wire  signed [13:0] grp_fu_6733_p3;
reg  signed [13:0] add_ln886_435_reg_12448;
wire  signed [13:0] grp_fu_6739_p3;
reg  signed [13:0] add_ln886_437_reg_12453;
wire  signed [13:0] grp_fu_6747_p3;
reg  signed [13:0] add_ln886_442_reg_12458;
wire  signed [13:0] grp_fu_6753_p3;
reg  signed [13:0] add_ln886_444_reg_12463;
wire  signed [12:0] sext_ln1540_14_fu_4532_p1;
wire  signed [12:0] sext_ln1540_15_fu_4535_p1;
wire  signed [14:0] grp_fu_6761_p3;
reg  signed [14:0] add_ln886_2_reg_12812;
wire  signed [13:0] grp_fu_6769_p3;
reg  signed [13:0] add_ln886_4_reg_12817;
wire  signed [12:0] sext_ln1540_23_fu_4538_p1;
wire  signed [14:0] grp_fu_6776_p3;
reg  signed [14:0] add_ln886_9_reg_12834;
wire  signed [13:0] grp_fu_6784_p3;
reg  signed [13:0] add_ln886_11_reg_12839;
wire  signed [12:0] sext_ln1540_31_fu_4541_p1;
wire  signed [14:0] grp_fu_6791_p3;
reg  signed [14:0] add_ln886_16_reg_12856;
wire  signed [13:0] grp_fu_6799_p3;
reg  signed [13:0] add_ln886_18_reg_12861;
wire  signed [12:0] sext_ln1540_39_fu_4544_p1;
wire  signed [14:0] grp_fu_6806_p3;
reg  signed [14:0] add_ln886_23_reg_12878;
wire  signed [13:0] grp_fu_6814_p3;
reg  signed [13:0] add_ln886_25_reg_12883;
wire  signed [12:0] sext_ln1540_47_fu_4547_p1;
wire  signed [14:0] grp_fu_6821_p3;
reg  signed [14:0] add_ln886_30_reg_12900;
wire  signed [13:0] grp_fu_6829_p3;
reg  signed [13:0] add_ln886_32_reg_12905;
wire  signed [12:0] sext_ln1540_55_fu_4550_p1;
wire  signed [14:0] grp_fu_6836_p3;
reg  signed [14:0] add_ln886_37_reg_12922;
wire  signed [13:0] grp_fu_6844_p3;
reg  signed [13:0] add_ln886_39_reg_12927;
wire  signed [12:0] sext_ln1540_63_fu_4553_p1;
wire  signed [14:0] grp_fu_6851_p3;
reg  signed [14:0] add_ln886_44_reg_12944;
wire  signed [13:0] grp_fu_6859_p3;
reg  signed [13:0] add_ln886_46_reg_12949;
wire  signed [12:0] sext_ln1540_71_fu_4556_p1;
wire  signed [14:0] grp_fu_6866_p3;
reg  signed [14:0] add_ln886_51_reg_12966;
wire  signed [13:0] grp_fu_6874_p3;
reg  signed [13:0] add_ln886_53_reg_12971;
wire  signed [12:0] sext_ln1540_79_fu_4559_p1;
wire  signed [14:0] grp_fu_6881_p3;
reg  signed [14:0] add_ln886_58_reg_12988;
wire  signed [13:0] grp_fu_6889_p3;
reg  signed [13:0] add_ln886_60_reg_12993;
wire  signed [14:0] grp_fu_6896_p3;
reg  signed [14:0] add_ln886_65_reg_12998;
wire  signed [13:0] grp_fu_6904_p3;
reg  signed [13:0] add_ln886_67_reg_13003;
wire  signed [14:0] grp_fu_6911_p3;
reg  signed [14:0] add_ln886_72_reg_13008;
wire  signed [13:0] grp_fu_6919_p3;
reg  signed [13:0] add_ln886_74_reg_13013;
wire  signed [14:0] grp_fu_6926_p3;
reg  signed [14:0] add_ln886_79_reg_13018;
wire  signed [13:0] grp_fu_6934_p3;
reg  signed [13:0] add_ln886_81_reg_13023;
wire  signed [14:0] grp_fu_6941_p3;
reg  signed [14:0] add_ln886_86_reg_13028;
wire  signed [13:0] grp_fu_6949_p3;
reg  signed [13:0] add_ln886_88_reg_13033;
wire  signed [14:0] grp_fu_6956_p3;
reg  signed [14:0] add_ln886_93_reg_13038;
wire  signed [13:0] grp_fu_6964_p3;
reg  signed [13:0] add_ln886_95_reg_13043;
wire  signed [14:0] grp_fu_6971_p3;
reg  signed [14:0] add_ln886_100_reg_13048;
wire  signed [13:0] grp_fu_6979_p3;
reg  signed [13:0] add_ln886_102_reg_13053;
wire  signed [14:0] grp_fu_6986_p3;
reg  signed [14:0] add_ln886_107_reg_13058;
wire  signed [13:0] grp_fu_6994_p3;
reg  signed [13:0] add_ln886_109_reg_13063;
wire  signed [12:0] sext_ln1540_87_fu_4562_p1;
wire  signed [14:0] grp_fu_7001_p3;
reg  signed [14:0] add_ln886_114_reg_13080;
wire  signed [13:0] grp_fu_7009_p3;
reg  signed [13:0] add_ln886_116_reg_13085;
wire  signed [14:0] grp_fu_7016_p3;
reg  signed [14:0] add_ln886_121_reg_13090;
wire  signed [13:0] grp_fu_7024_p3;
reg  signed [13:0] add_ln886_123_reg_13095;
wire  signed [14:0] grp_fu_7031_p3;
reg  signed [14:0] add_ln886_128_reg_13100;
wire  signed [13:0] grp_fu_7039_p3;
reg  signed [13:0] add_ln886_130_reg_13105;
wire  signed [14:0] grp_fu_7046_p3;
reg  signed [14:0] add_ln886_135_reg_13110;
wire  signed [13:0] grp_fu_7054_p3;
reg  signed [13:0] add_ln886_137_reg_13115;
wire  signed [14:0] grp_fu_7061_p3;
reg  signed [14:0] add_ln886_142_reg_13120;
wire  signed [13:0] grp_fu_7069_p3;
reg  signed [13:0] add_ln886_144_reg_13125;
wire  signed [14:0] grp_fu_7076_p3;
reg  signed [14:0] add_ln886_149_reg_13130;
wire  signed [13:0] grp_fu_7084_p3;
reg  signed [13:0] add_ln886_151_reg_13135;
wire  signed [14:0] grp_fu_7091_p3;
reg  signed [14:0] add_ln886_156_reg_13140;
wire  signed [13:0] grp_fu_7099_p3;
reg  signed [13:0] add_ln886_158_reg_13145;
wire  signed [14:0] grp_fu_7106_p3;
reg  signed [14:0] add_ln886_163_reg_13150;
wire  signed [13:0] grp_fu_7114_p3;
reg  signed [13:0] add_ln886_165_reg_13155;
wire  signed [12:0] sext_ln1540_95_fu_4565_p1;
wire  signed [14:0] grp_fu_7121_p3;
reg  signed [14:0] add_ln886_170_reg_13172;
wire  signed [13:0] grp_fu_7129_p3;
reg  signed [13:0] add_ln886_172_reg_13177;
wire  signed [14:0] grp_fu_7136_p3;
reg  signed [14:0] add_ln886_177_reg_13182;
wire  signed [13:0] grp_fu_7144_p3;
reg  signed [13:0] add_ln886_179_reg_13187;
wire  signed [14:0] grp_fu_7151_p3;
reg  signed [14:0] add_ln886_184_reg_13192;
wire  signed [13:0] grp_fu_7159_p3;
reg  signed [13:0] add_ln886_186_reg_13197;
wire  signed [14:0] grp_fu_7166_p3;
reg  signed [14:0] add_ln886_191_reg_13202;
wire  signed [13:0] grp_fu_7174_p3;
reg  signed [13:0] add_ln886_193_reg_13207;
wire  signed [14:0] grp_fu_7181_p3;
reg  signed [14:0] add_ln886_198_reg_13212;
wire  signed [13:0] grp_fu_7189_p3;
reg  signed [13:0] add_ln886_200_reg_13217;
wire  signed [14:0] grp_fu_7196_p3;
reg  signed [14:0] add_ln886_205_reg_13222;
wire  signed [13:0] grp_fu_7204_p3;
reg  signed [13:0] add_ln886_207_reg_13227;
wire  signed [14:0] grp_fu_7211_p3;
reg  signed [14:0] add_ln886_212_reg_13232;
wire  signed [13:0] grp_fu_7219_p3;
reg  signed [13:0] add_ln886_214_reg_13237;
wire  signed [14:0] grp_fu_7226_p3;
reg  signed [14:0] add_ln886_219_reg_13242;
wire  signed [13:0] grp_fu_7234_p3;
reg  signed [13:0] add_ln886_221_reg_13247;
wire  signed [12:0] sext_ln1540_103_fu_4568_p1;
wire  signed [14:0] grp_fu_7241_p3;
reg  signed [14:0] add_ln886_226_reg_13264;
wire  signed [13:0] grp_fu_7249_p3;
reg  signed [13:0] add_ln886_228_reg_13269;
wire  signed [14:0] grp_fu_7256_p3;
reg  signed [14:0] add_ln886_233_reg_13274;
wire  signed [13:0] grp_fu_7264_p3;
reg  signed [13:0] add_ln886_235_reg_13279;
wire  signed [14:0] grp_fu_7271_p3;
reg  signed [14:0] add_ln886_240_reg_13284;
wire  signed [13:0] grp_fu_7279_p3;
reg  signed [13:0] add_ln886_242_reg_13289;
wire  signed [14:0] grp_fu_7286_p3;
reg  signed [14:0] add_ln886_247_reg_13294;
wire  signed [13:0] grp_fu_7294_p3;
reg  signed [13:0] add_ln886_249_reg_13299;
wire  signed [14:0] grp_fu_7301_p3;
reg  signed [14:0] add_ln886_254_reg_13304;
wire  signed [13:0] grp_fu_7309_p3;
reg  signed [13:0] add_ln886_256_reg_13309;
wire  signed [14:0] grp_fu_7316_p3;
reg  signed [14:0] add_ln886_261_reg_13314;
wire  signed [13:0] grp_fu_7324_p3;
reg  signed [13:0] add_ln886_263_reg_13319;
wire  signed [14:0] grp_fu_7331_p3;
reg  signed [14:0] add_ln886_268_reg_13324;
wire  signed [13:0] grp_fu_7339_p3;
reg  signed [13:0] add_ln886_270_reg_13329;
wire  signed [14:0] grp_fu_7346_p3;
reg  signed [14:0] add_ln886_275_reg_13334;
wire  signed [13:0] grp_fu_7354_p3;
reg  signed [13:0] add_ln886_277_reg_13339;
wire  signed [12:0] sext_ln1540_111_fu_4571_p1;
wire  signed [14:0] grp_fu_7361_p3;
reg  signed [14:0] add_ln886_282_reg_13356;
wire  signed [13:0] grp_fu_7369_p3;
reg  signed [13:0] add_ln886_284_reg_13361;
wire  signed [14:0] grp_fu_7376_p3;
reg  signed [14:0] add_ln886_289_reg_13366;
wire  signed [13:0] grp_fu_7384_p3;
reg  signed [13:0] add_ln886_291_reg_13371;
wire  signed [14:0] grp_fu_7391_p3;
reg  signed [14:0] add_ln886_296_reg_13376;
wire  signed [13:0] grp_fu_7399_p3;
reg  signed [13:0] add_ln886_298_reg_13381;
wire  signed [14:0] grp_fu_7406_p3;
reg  signed [14:0] add_ln886_303_reg_13386;
wire  signed [13:0] grp_fu_7414_p3;
reg  signed [13:0] add_ln886_305_reg_13391;
wire  signed [14:0] grp_fu_7421_p3;
reg  signed [14:0] add_ln886_310_reg_13396;
wire  signed [13:0] grp_fu_7429_p3;
reg  signed [13:0] add_ln886_312_reg_13401;
wire  signed [14:0] grp_fu_7436_p3;
reg  signed [14:0] add_ln886_317_reg_13406;
wire  signed [13:0] grp_fu_7444_p3;
reg  signed [13:0] add_ln886_319_reg_13411;
wire  signed [14:0] grp_fu_7451_p3;
reg  signed [14:0] add_ln886_324_reg_13416;
wire  signed [13:0] grp_fu_7459_p3;
reg  signed [13:0] add_ln886_326_reg_13421;
wire  signed [14:0] grp_fu_7466_p3;
reg  signed [14:0] add_ln886_331_reg_13426;
wire  signed [13:0] grp_fu_7474_p3;
reg  signed [13:0] add_ln886_333_reg_13431;
wire  signed [12:0] sext_ln1540_119_fu_4574_p1;
wire  signed [14:0] grp_fu_7481_p3;
reg  signed [14:0] add_ln886_338_reg_13448;
wire  signed [13:0] grp_fu_7489_p3;
reg  signed [13:0] add_ln886_340_reg_13453;
wire  signed [14:0] grp_fu_7496_p3;
reg  signed [14:0] add_ln886_345_reg_13458;
wire  signed [13:0] grp_fu_7504_p3;
reg  signed [13:0] add_ln886_347_reg_13463;
wire  signed [14:0] grp_fu_7511_p3;
reg  signed [14:0] add_ln886_352_reg_13468;
wire  signed [13:0] grp_fu_7519_p3;
reg  signed [13:0] add_ln886_354_reg_13473;
wire  signed [14:0] grp_fu_7526_p3;
reg  signed [14:0] add_ln886_359_reg_13478;
wire  signed [13:0] grp_fu_7534_p3;
reg  signed [13:0] add_ln886_361_reg_13483;
wire  signed [14:0] grp_fu_7541_p3;
reg  signed [14:0] add_ln886_366_reg_13488;
wire  signed [13:0] grp_fu_7549_p3;
reg  signed [13:0] add_ln886_368_reg_13493;
wire  signed [14:0] grp_fu_7556_p3;
reg  signed [14:0] add_ln886_373_reg_13498;
wire  signed [13:0] grp_fu_7564_p3;
reg  signed [13:0] add_ln886_375_reg_13503;
wire  signed [14:0] grp_fu_7571_p3;
reg  signed [14:0] add_ln886_380_reg_13508;
wire  signed [13:0] grp_fu_7579_p3;
reg  signed [13:0] add_ln886_382_reg_13513;
wire  signed [14:0] grp_fu_7586_p3;
reg  signed [14:0] add_ln886_387_reg_13518;
wire  signed [13:0] grp_fu_7594_p3;
reg  signed [13:0] add_ln886_389_reg_13523;
wire  signed [12:0] sext_ln1540_127_fu_4577_p1;
wire  signed [14:0] grp_fu_7601_p3;
reg  signed [14:0] add_ln886_394_reg_13540;
wire  signed [13:0] grp_fu_7609_p3;
reg  signed [13:0] add_ln886_396_reg_13545;
wire  signed [14:0] grp_fu_7616_p3;
reg  signed [14:0] add_ln886_401_reg_13550;
wire  signed [13:0] grp_fu_7624_p3;
reg  signed [13:0] add_ln886_403_reg_13555;
wire  signed [14:0] grp_fu_7631_p3;
reg  signed [14:0] add_ln886_408_reg_13560;
wire  signed [13:0] grp_fu_7639_p3;
reg  signed [13:0] add_ln886_410_reg_13565;
wire  signed [14:0] grp_fu_7646_p3;
reg  signed [14:0] add_ln886_415_reg_13570;
wire  signed [13:0] grp_fu_7654_p3;
reg  signed [13:0] add_ln886_417_reg_13575;
wire  signed [14:0] grp_fu_7661_p3;
reg  signed [14:0] add_ln886_422_reg_13580;
wire  signed [13:0] grp_fu_7669_p3;
reg  signed [13:0] add_ln886_424_reg_13585;
wire  signed [14:0] grp_fu_7676_p3;
reg  signed [14:0] add_ln886_429_reg_13590;
wire  signed [13:0] grp_fu_7684_p3;
reg  signed [13:0] add_ln886_431_reg_13595;
wire  signed [14:0] grp_fu_7691_p3;
reg  signed [14:0] add_ln886_436_reg_13600;
wire  signed [13:0] grp_fu_7699_p3;
reg  signed [13:0] add_ln886_438_reg_13605;
wire  signed [14:0] grp_fu_7706_p3;
reg  signed [14:0] add_ln886_443_reg_13610;
wire  signed [13:0] grp_fu_7714_p3;
reg  signed [13:0] add_ln886_445_reg_13615;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_5_fu_4583_p2;
reg  signed [14:0] add_ln886_5_reg_13620;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_12_fu_4591_p2;
reg  signed [14:0] add_ln886_12_reg_13625;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_19_fu_4599_p2;
reg  signed [14:0] add_ln886_19_reg_13630;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_26_fu_4607_p2;
reg  signed [14:0] add_ln886_26_reg_13635;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_33_fu_4615_p2;
reg  signed [14:0] add_ln886_33_reg_13640;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_40_fu_4623_p2;
reg  signed [14:0] add_ln886_40_reg_13645;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_47_fu_4631_p2;
reg  signed [14:0] add_ln886_47_reg_13650;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_54_fu_4639_p2;
reg  signed [14:0] add_ln886_54_reg_13655;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_61_fu_4647_p2;
reg  signed [14:0] add_ln886_61_reg_13660;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_68_fu_4655_p2;
reg  signed [14:0] add_ln886_68_reg_13665;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_75_fu_4663_p2;
reg  signed [14:0] add_ln886_75_reg_13670;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_82_fu_4671_p2;
reg  signed [14:0] add_ln886_82_reg_13675;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_89_fu_4679_p2;
reg  signed [14:0] add_ln886_89_reg_13680;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_96_fu_4687_p2;
reg  signed [14:0] add_ln886_96_reg_13685;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_103_fu_4695_p2;
reg  signed [14:0] add_ln886_103_reg_13690;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_110_fu_4703_p2;
reg  signed [14:0] add_ln886_110_reg_13695;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_117_fu_4711_p2;
reg  signed [14:0] add_ln886_117_reg_13700;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_124_fu_4719_p2;
reg  signed [14:0] add_ln886_124_reg_13705;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_131_fu_4727_p2;
reg  signed [14:0] add_ln886_131_reg_13710;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_138_fu_4735_p2;
reg  signed [14:0] add_ln886_138_reg_13715;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_145_fu_4743_p2;
reg  signed [14:0] add_ln886_145_reg_13720;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_152_fu_4751_p2;
reg  signed [14:0] add_ln886_152_reg_13725;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_159_fu_4759_p2;
reg  signed [14:0] add_ln886_159_reg_13730;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_166_fu_4767_p2;
reg  signed [14:0] add_ln886_166_reg_13735;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_173_fu_4775_p2;
reg  signed [14:0] add_ln886_173_reg_13740;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_180_fu_4783_p2;
reg  signed [14:0] add_ln886_180_reg_13745;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_187_fu_4791_p2;
reg  signed [14:0] add_ln886_187_reg_13750;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_194_fu_4799_p2;
reg  signed [14:0] add_ln886_194_reg_13755;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_201_fu_4807_p2;
reg  signed [14:0] add_ln886_201_reg_13760;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_208_fu_4815_p2;
reg  signed [14:0] add_ln886_208_reg_13765;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_215_fu_4823_p2;
reg  signed [14:0] add_ln886_215_reg_13770;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_222_fu_4831_p2;
reg  signed [14:0] add_ln886_222_reg_13775;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_229_fu_4839_p2;
reg  signed [14:0] add_ln886_229_reg_13780;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_236_fu_4847_p2;
reg  signed [14:0] add_ln886_236_reg_13785;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_243_fu_4855_p2;
reg  signed [14:0] add_ln886_243_reg_13790;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_250_fu_4863_p2;
reg  signed [14:0] add_ln886_250_reg_13795;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_257_fu_4871_p2;
reg  signed [14:0] add_ln886_257_reg_13800;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_264_fu_4879_p2;
reg  signed [14:0] add_ln886_264_reg_13805;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_271_fu_4887_p2;
reg  signed [14:0] add_ln886_271_reg_13810;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_278_fu_4895_p2;
reg  signed [14:0] add_ln886_278_reg_13815;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_285_fu_4903_p2;
reg  signed [14:0] add_ln886_285_reg_13820;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_292_fu_4911_p2;
reg  signed [14:0] add_ln886_292_reg_13825;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_299_fu_4919_p2;
reg  signed [14:0] add_ln886_299_reg_13830;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_306_fu_4927_p2;
reg  signed [14:0] add_ln886_306_reg_13835;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_313_fu_4935_p2;
reg  signed [14:0] add_ln886_313_reg_13840;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_320_fu_4943_p2;
reg  signed [14:0] add_ln886_320_reg_13845;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_327_fu_4951_p2;
reg  signed [14:0] add_ln886_327_reg_13850;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_334_fu_4959_p2;
reg  signed [14:0] add_ln886_334_reg_13855;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_341_fu_4967_p2;
reg  signed [14:0] add_ln886_341_reg_13860;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_348_fu_4975_p2;
reg  signed [14:0] add_ln886_348_reg_13865;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_355_fu_4983_p2;
reg  signed [14:0] add_ln886_355_reg_13870;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_362_fu_4991_p2;
reg  signed [14:0] add_ln886_362_reg_13875;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_369_fu_4999_p2;
reg  signed [14:0] add_ln886_369_reg_13880;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_376_fu_5007_p2;
reg  signed [14:0] add_ln886_376_reg_13885;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_383_fu_5015_p2;
reg  signed [14:0] add_ln886_383_reg_13890;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_390_fu_5023_p2;
reg  signed [14:0] add_ln886_390_reg_13895;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_397_fu_5031_p2;
reg  signed [14:0] add_ln886_397_reg_13900;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_404_fu_5039_p2;
reg  signed [14:0] add_ln886_404_reg_13905;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_411_fu_5047_p2;
reg  signed [14:0] add_ln886_411_reg_13910;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_418_fu_5055_p2;
reg  signed [14:0] add_ln886_418_reg_13915;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_425_fu_5063_p2;
reg  signed [14:0] add_ln886_425_reg_13920;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_432_fu_5071_p2;
reg  signed [14:0] add_ln886_432_reg_13925;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_439_fu_5079_p2;
reg  signed [14:0] add_ln886_439_reg_13930;
(* use_dsp48 = "no" *) wire   [14:0] add_ln886_446_fu_5087_p2;
reg  signed [14:0] add_ln886_446_reg_13935;
wire  signed [15:0] grp_fu_7721_p3;
reg  signed [15:0] add_ln886_6_reg_14260;
wire  signed [15:0] grp_fu_7729_p3;
reg  signed [15:0] add_ln886_13_reg_14265;
wire  signed [15:0] grp_fu_7737_p3;
reg  signed [15:0] add_ln886_20_reg_14270;
wire  signed [15:0] grp_fu_7745_p3;
reg  signed [15:0] add_ln886_27_reg_14275;
wire  signed [15:0] grp_fu_7753_p3;
reg  signed [15:0] add_ln886_34_reg_14280;
wire  signed [15:0] grp_fu_7761_p3;
reg  signed [15:0] add_ln886_41_reg_14285;
wire  signed [15:0] grp_fu_7769_p3;
reg  signed [15:0] add_ln886_48_reg_14290;
wire  signed [15:0] grp_fu_7777_p3;
reg  signed [15:0] add_ln886_55_reg_14295;
wire  signed [15:0] grp_fu_7785_p3;
reg  signed [15:0] add_ln886_62_reg_14300;
wire  signed [15:0] grp_fu_7793_p3;
reg  signed [15:0] add_ln886_69_reg_14305;
wire  signed [15:0] grp_fu_7801_p3;
reg  signed [15:0] add_ln886_76_reg_14310;
wire  signed [15:0] grp_fu_7809_p3;
reg  signed [15:0] add_ln886_83_reg_14315;
wire  signed [15:0] grp_fu_7817_p3;
reg  signed [15:0] add_ln886_90_reg_14320;
wire  signed [15:0] grp_fu_7825_p3;
reg  signed [15:0] add_ln886_97_reg_14325;
wire  signed [15:0] grp_fu_7833_p3;
reg  signed [15:0] add_ln886_104_reg_14330;
wire  signed [15:0] grp_fu_7841_p3;
reg  signed [15:0] add_ln886_111_reg_14335;
wire  signed [15:0] grp_fu_7849_p3;
reg  signed [15:0] add_ln886_118_reg_14340;
wire  signed [15:0] grp_fu_7857_p3;
reg  signed [15:0] add_ln886_125_reg_14345;
wire  signed [15:0] grp_fu_7865_p3;
reg  signed [15:0] add_ln886_132_reg_14350;
wire  signed [15:0] grp_fu_7873_p3;
reg  signed [15:0] add_ln886_139_reg_14355;
wire  signed [15:0] grp_fu_7881_p3;
reg  signed [15:0] add_ln886_146_reg_14360;
wire  signed [15:0] grp_fu_7889_p3;
reg  signed [15:0] add_ln886_153_reg_14365;
wire  signed [15:0] grp_fu_7897_p3;
reg  signed [15:0] add_ln886_160_reg_14370;
wire  signed [15:0] grp_fu_7905_p3;
reg  signed [15:0] add_ln886_167_reg_14375;
wire  signed [15:0] grp_fu_7913_p3;
reg  signed [15:0] add_ln886_174_reg_14380;
wire  signed [15:0] grp_fu_7921_p3;
reg  signed [15:0] add_ln886_181_reg_14385;
wire  signed [15:0] grp_fu_7929_p3;
reg  signed [15:0] add_ln886_188_reg_14390;
wire  signed [15:0] grp_fu_7937_p3;
reg  signed [15:0] add_ln886_195_reg_14395;
wire  signed [15:0] grp_fu_7945_p3;
reg  signed [15:0] add_ln886_202_reg_14400;
wire  signed [15:0] grp_fu_7953_p3;
reg  signed [15:0] add_ln886_209_reg_14405;
wire  signed [15:0] grp_fu_7961_p3;
reg  signed [15:0] add_ln886_216_reg_14410;
wire  signed [15:0] grp_fu_7969_p3;
reg  signed [15:0] add_ln886_223_reg_14415;
wire  signed [15:0] grp_fu_7977_p3;
reg  signed [15:0] add_ln886_230_reg_14420;
wire  signed [15:0] grp_fu_7985_p3;
reg  signed [15:0] add_ln886_237_reg_14425;
wire  signed [15:0] grp_fu_7993_p3;
reg  signed [15:0] add_ln886_244_reg_14430;
wire  signed [15:0] grp_fu_8001_p3;
reg  signed [15:0] add_ln886_251_reg_14435;
wire  signed [15:0] grp_fu_8009_p3;
reg  signed [15:0] add_ln886_258_reg_14440;
wire  signed [15:0] grp_fu_8017_p3;
reg  signed [15:0] add_ln886_265_reg_14445;
wire  signed [15:0] grp_fu_8025_p3;
reg  signed [15:0] add_ln886_272_reg_14450;
wire  signed [15:0] grp_fu_8033_p3;
reg  signed [15:0] add_ln886_279_reg_14455;
wire  signed [15:0] grp_fu_8041_p3;
reg  signed [15:0] add_ln886_286_reg_14460;
wire  signed [15:0] grp_fu_8049_p3;
reg  signed [15:0] add_ln886_293_reg_14465;
wire  signed [15:0] grp_fu_8057_p3;
reg  signed [15:0] add_ln886_300_reg_14470;
wire  signed [15:0] grp_fu_8065_p3;
reg  signed [15:0] add_ln886_307_reg_14475;
wire  signed [15:0] grp_fu_8073_p3;
reg  signed [15:0] add_ln886_314_reg_14480;
wire  signed [15:0] grp_fu_8081_p3;
reg  signed [15:0] add_ln886_321_reg_14485;
wire  signed [15:0] grp_fu_8089_p3;
reg  signed [15:0] add_ln886_328_reg_14490;
wire  signed [15:0] grp_fu_8097_p3;
reg  signed [15:0] add_ln886_335_reg_14495;
wire  signed [15:0] grp_fu_8105_p3;
reg  signed [15:0] add_ln886_342_reg_14500;
wire  signed [15:0] grp_fu_8113_p3;
reg  signed [15:0] add_ln886_349_reg_14505;
wire  signed [15:0] grp_fu_8121_p3;
reg  signed [15:0] add_ln886_356_reg_14510;
wire  signed [15:0] grp_fu_8129_p3;
reg  signed [15:0] add_ln886_363_reg_14515;
wire  signed [15:0] grp_fu_8137_p3;
reg  signed [15:0] add_ln886_370_reg_14520;
wire  signed [15:0] grp_fu_8145_p3;
reg  signed [15:0] add_ln886_377_reg_14525;
wire  signed [15:0] grp_fu_8153_p3;
reg  signed [15:0] add_ln886_384_reg_14530;
wire  signed [15:0] grp_fu_8161_p3;
reg  signed [15:0] add_ln886_391_reg_14535;
wire  signed [15:0] grp_fu_8169_p3;
reg  signed [15:0] add_ln886_398_reg_14540;
wire  signed [15:0] grp_fu_8177_p3;
reg  signed [15:0] add_ln886_405_reg_14545;
wire  signed [15:0] grp_fu_8185_p3;
reg  signed [15:0] add_ln886_412_reg_14550;
wire  signed [15:0] grp_fu_8193_p3;
reg  signed [15:0] add_ln886_419_reg_14555;
wire  signed [15:0] grp_fu_8201_p3;
reg  signed [15:0] add_ln886_426_reg_14560;
wire  signed [15:0] grp_fu_8209_p3;
reg  signed [15:0] add_ln886_433_reg_14565;
wire  signed [15:0] grp_fu_8217_p3;
reg  signed [15:0] add_ln886_440_reg_14570;
wire  signed [15:0] grp_fu_8225_p3;
reg  signed [15:0] add_ln886_447_reg_14575;
reg   [21:0] n_fu_1530;
wire   [21:0] n_2_fu_1573_p2;
wire    ap_loop_init;
reg   [21:0] ap_sig_allocacmp_n_1;
wire  signed [4:0] grp_fu_2861_p1;
wire  signed [7:0] grp_fu_2870_p0;
wire  signed [4:0] grp_fu_2870_p1;
wire  signed [7:0] grp_fu_2879_p0;
wire  signed [4:0] grp_fu_2879_p1;
wire  signed [7:0] grp_fu_2888_p0;
wire  signed [4:0] grp_fu_2888_p1;
wire  signed [7:0] grp_fu_2897_p0;
wire  signed [4:0] grp_fu_2897_p1;
wire  signed [7:0] grp_fu_2906_p0;
wire  signed [4:0] grp_fu_2906_p1;
wire  signed [7:0] grp_fu_2915_p0;
wire  signed [4:0] grp_fu_2915_p1;
wire  signed [7:0] grp_fu_2924_p0;
wire  signed [4:0] grp_fu_2924_p1;
wire  signed [4:0] grp_fu_2936_p1;
wire  signed [7:0] grp_fu_2942_p0;
wire  signed [4:0] grp_fu_2942_p1;
wire  signed [7:0] grp_fu_2948_p0;
wire  signed [4:0] grp_fu_2948_p1;
wire  signed [7:0] grp_fu_2954_p0;
wire  signed [4:0] grp_fu_2954_p1;
wire  signed [7:0] grp_fu_2960_p0;
wire  signed [4:0] grp_fu_2960_p1;
wire  signed [7:0] grp_fu_2966_p0;
wire  signed [4:0] grp_fu_2966_p1;
wire  signed [7:0] grp_fu_2972_p0;
wire  signed [4:0] grp_fu_2972_p1;
wire  signed [7:0] grp_fu_2978_p0;
wire  signed [4:0] grp_fu_2978_p1;
wire  signed [4:0] grp_fu_2990_p1;
wire  signed [7:0] grp_fu_2996_p0;
wire  signed [4:0] grp_fu_2996_p1;
wire  signed [7:0] grp_fu_3002_p0;
wire  signed [4:0] grp_fu_3002_p1;
wire  signed [7:0] grp_fu_3008_p0;
wire  signed [4:0] grp_fu_3008_p1;
wire  signed [7:0] grp_fu_3014_p0;
wire  signed [4:0] grp_fu_3014_p1;
wire  signed [7:0] grp_fu_3020_p0;
wire  signed [4:0] grp_fu_3020_p1;
wire  signed [7:0] grp_fu_3026_p0;
wire  signed [4:0] grp_fu_3026_p1;
wire  signed [7:0] grp_fu_3032_p0;
wire  signed [4:0] grp_fu_3032_p1;
wire  signed [4:0] grp_fu_3044_p1;
wire  signed [7:0] grp_fu_3050_p0;
wire  signed [4:0] grp_fu_3050_p1;
wire  signed [7:0] grp_fu_3056_p0;
wire  signed [4:0] grp_fu_3056_p1;
wire  signed [7:0] grp_fu_3062_p0;
wire  signed [4:0] grp_fu_3062_p1;
wire  signed [7:0] grp_fu_3068_p0;
wire  signed [4:0] grp_fu_3068_p1;
wire  signed [7:0] grp_fu_3074_p0;
wire  signed [4:0] grp_fu_3074_p1;
wire  signed [7:0] grp_fu_3080_p0;
wire  signed [4:0] grp_fu_3080_p1;
wire  signed [7:0] grp_fu_3086_p0;
wire  signed [4:0] grp_fu_3086_p1;
wire  signed [4:0] grp_fu_3098_p1;
wire  signed [7:0] grp_fu_3104_p0;
wire  signed [4:0] grp_fu_3104_p1;
wire  signed [7:0] grp_fu_3110_p0;
wire  signed [4:0] grp_fu_3110_p1;
wire  signed [7:0] grp_fu_3116_p0;
wire  signed [4:0] grp_fu_3116_p1;
wire  signed [7:0] grp_fu_3122_p0;
wire  signed [4:0] grp_fu_3122_p1;
wire  signed [7:0] grp_fu_3128_p0;
wire  signed [4:0] grp_fu_3128_p1;
wire  signed [7:0] grp_fu_3134_p0;
wire  signed [4:0] grp_fu_3134_p1;
wire  signed [7:0] grp_fu_3140_p0;
wire  signed [4:0] grp_fu_3140_p1;
wire  signed [4:0] grp_fu_3152_p1;
wire  signed [7:0] grp_fu_3158_p0;
wire  signed [4:0] grp_fu_3158_p1;
wire  signed [7:0] grp_fu_3164_p0;
wire  signed [4:0] grp_fu_3164_p1;
wire  signed [7:0] grp_fu_3170_p0;
wire  signed [4:0] grp_fu_3170_p1;
wire  signed [7:0] grp_fu_3176_p0;
wire  signed [4:0] grp_fu_3176_p1;
wire  signed [7:0] grp_fu_3182_p0;
wire  signed [4:0] grp_fu_3182_p1;
wire  signed [7:0] grp_fu_3188_p0;
wire  signed [4:0] grp_fu_3188_p1;
wire  signed [7:0] grp_fu_3194_p0;
wire  signed [4:0] grp_fu_3194_p1;
wire  signed [4:0] grp_fu_3206_p1;
wire  signed [7:0] grp_fu_3212_p0;
wire  signed [4:0] grp_fu_3212_p1;
wire  signed [7:0] grp_fu_3218_p0;
wire  signed [4:0] grp_fu_3218_p1;
wire  signed [7:0] grp_fu_3224_p0;
wire  signed [4:0] grp_fu_3224_p1;
wire  signed [7:0] grp_fu_3230_p0;
wire  signed [4:0] grp_fu_3230_p1;
wire  signed [7:0] grp_fu_3236_p0;
wire  signed [4:0] grp_fu_3236_p1;
wire  signed [7:0] grp_fu_3242_p0;
wire  signed [4:0] grp_fu_3242_p1;
wire  signed [7:0] grp_fu_3248_p0;
wire  signed [4:0] grp_fu_3248_p1;
wire  signed [4:0] grp_fu_3260_p1;
wire  signed [7:0] grp_fu_3266_p0;
wire  signed [4:0] grp_fu_3266_p1;
wire  signed [7:0] grp_fu_3272_p0;
wire  signed [4:0] grp_fu_3272_p1;
wire  signed [7:0] grp_fu_3278_p0;
wire  signed [4:0] grp_fu_3278_p1;
wire  signed [7:0] grp_fu_3284_p0;
wire  signed [4:0] grp_fu_3284_p1;
wire  signed [7:0] grp_fu_3290_p0;
wire  signed [4:0] grp_fu_3290_p1;
wire  signed [7:0] grp_fu_3296_p0;
wire  signed [4:0] grp_fu_3296_p1;
wire  signed [7:0] grp_fu_3302_p0;
wire  signed [4:0] grp_fu_3302_p1;
wire  signed [7:0] grp_fu_3362_p0;
wire  signed [4:0] grp_fu_3362_p1;
wire  signed [7:0] grp_fu_3371_p0;
wire  signed [4:0] grp_fu_3371_p1;
wire  signed [7:0] grp_fu_3380_p0;
wire  signed [4:0] grp_fu_3380_p1;
wire  signed [7:0] grp_fu_3389_p0;
wire  signed [4:0] grp_fu_3389_p1;
wire  signed [7:0] grp_fu_3398_p0;
wire  signed [4:0] grp_fu_3398_p1;
wire  signed [7:0] grp_fu_3407_p0;
wire  signed [4:0] grp_fu_3407_p1;
wire  signed [7:0] grp_fu_3416_p0;
wire  signed [4:0] grp_fu_3416_p1;
wire  signed [7:0] grp_fu_3425_p0;
wire  signed [4:0] grp_fu_3425_p1;
wire  signed [7:0] grp_fu_3434_p0;
wire  signed [4:0] grp_fu_3434_p1;
wire  signed [7:0] grp_fu_3440_p0;
wire  signed [4:0] grp_fu_3440_p1;
wire  signed [7:0] grp_fu_3446_p0;
wire  signed [4:0] grp_fu_3446_p1;
wire  signed [7:0] grp_fu_3452_p0;
wire  signed [4:0] grp_fu_3452_p1;
wire  signed [7:0] grp_fu_3458_p0;
wire  signed [4:0] grp_fu_3458_p1;
wire  signed [7:0] grp_fu_3464_p0;
wire  signed [4:0] grp_fu_3464_p1;
wire  signed [7:0] grp_fu_3470_p0;
wire  signed [4:0] grp_fu_3470_p1;
wire  signed [7:0] grp_fu_3476_p0;
wire  signed [4:0] grp_fu_3476_p1;
wire  signed [7:0] grp_fu_3485_p0;
wire  signed [4:0] grp_fu_3485_p1;
wire  signed [7:0] grp_fu_3491_p0;
wire  signed [4:0] grp_fu_3491_p1;
wire  signed [7:0] grp_fu_3497_p0;
wire  signed [4:0] grp_fu_3497_p1;
wire  signed [7:0] grp_fu_3503_p0;
wire  signed [4:0] grp_fu_3503_p1;
wire  signed [7:0] grp_fu_3509_p0;
wire  signed [4:0] grp_fu_3509_p1;
wire  signed [7:0] grp_fu_3515_p0;
wire  signed [4:0] grp_fu_3515_p1;
wire  signed [7:0] grp_fu_3521_p0;
wire  signed [4:0] grp_fu_3521_p1;
wire  signed [7:0] grp_fu_3527_p0;
wire  signed [4:0] grp_fu_3527_p1;
wire  signed [7:0] grp_fu_3536_p0;
wire  signed [4:0] grp_fu_3536_p1;
wire  signed [7:0] grp_fu_3542_p0;
wire  signed [4:0] grp_fu_3542_p1;
wire  signed [7:0] grp_fu_3548_p0;
wire  signed [4:0] grp_fu_3548_p1;
wire  signed [7:0] grp_fu_3554_p0;
wire  signed [4:0] grp_fu_3554_p1;
wire  signed [7:0] grp_fu_3560_p0;
wire  signed [4:0] grp_fu_3560_p1;
wire  signed [7:0] grp_fu_3566_p0;
wire  signed [4:0] grp_fu_3566_p1;
wire  signed [7:0] grp_fu_3572_p0;
wire  signed [4:0] grp_fu_3572_p1;
wire  signed [7:0] grp_fu_3578_p0;
wire  signed [4:0] grp_fu_3578_p1;
wire  signed [7:0] grp_fu_3587_p0;
wire  signed [4:0] grp_fu_3587_p1;
wire  signed [7:0] grp_fu_3593_p0;
wire  signed [4:0] grp_fu_3593_p1;
wire  signed [7:0] grp_fu_3599_p0;
wire  signed [4:0] grp_fu_3599_p1;
wire  signed [7:0] grp_fu_3605_p0;
wire  signed [4:0] grp_fu_3605_p1;
wire  signed [7:0] grp_fu_3611_p0;
wire  signed [4:0] grp_fu_3611_p1;
wire  signed [7:0] grp_fu_3617_p0;
wire  signed [4:0] grp_fu_3617_p1;
wire  signed [7:0] grp_fu_3623_p0;
wire  signed [4:0] grp_fu_3623_p1;
wire  signed [7:0] grp_fu_3629_p0;
wire  signed [4:0] grp_fu_3629_p1;
wire  signed [7:0] grp_fu_3638_p0;
wire  signed [4:0] grp_fu_3638_p1;
wire  signed [7:0] grp_fu_3644_p0;
wire  signed [4:0] grp_fu_3644_p1;
wire  signed [7:0] grp_fu_3650_p0;
wire  signed [4:0] grp_fu_3650_p1;
wire  signed [7:0] grp_fu_3656_p0;
wire  signed [4:0] grp_fu_3656_p1;
wire  signed [7:0] grp_fu_3662_p0;
wire  signed [4:0] grp_fu_3662_p1;
wire  signed [7:0] grp_fu_3668_p0;
wire  signed [4:0] grp_fu_3668_p1;
wire  signed [7:0] grp_fu_3674_p0;
wire  signed [4:0] grp_fu_3674_p1;
wire  signed [7:0] grp_fu_3680_p0;
wire  signed [4:0] grp_fu_3680_p1;
wire  signed [7:0] grp_fu_3689_p0;
wire  signed [4:0] grp_fu_3689_p1;
wire  signed [7:0] grp_fu_3695_p0;
wire  signed [4:0] grp_fu_3695_p1;
wire  signed [7:0] grp_fu_3701_p0;
wire  signed [4:0] grp_fu_3701_p1;
wire  signed [7:0] grp_fu_3707_p0;
wire  signed [4:0] grp_fu_3707_p1;
wire  signed [7:0] grp_fu_3713_p0;
wire  signed [4:0] grp_fu_3713_p1;
wire  signed [7:0] grp_fu_3719_p0;
wire  signed [4:0] grp_fu_3719_p1;
wire  signed [7:0] grp_fu_3725_p0;
wire  signed [4:0] grp_fu_3725_p1;
wire  signed [7:0] grp_fu_3731_p0;
wire  signed [4:0] grp_fu_3731_p1;
wire  signed [7:0] grp_fu_3740_p0;
wire  signed [4:0] grp_fu_3740_p1;
wire  signed [7:0] grp_fu_3746_p0;
wire  signed [4:0] grp_fu_3746_p1;
wire  signed [7:0] grp_fu_3752_p0;
wire  signed [4:0] grp_fu_3752_p1;
wire  signed [7:0] grp_fu_3758_p0;
wire  signed [4:0] grp_fu_3758_p1;
wire  signed [7:0] grp_fu_3764_p0;
wire  signed [4:0] grp_fu_3764_p1;
wire  signed [7:0] grp_fu_3770_p0;
wire  signed [4:0] grp_fu_3770_p1;
wire  signed [7:0] grp_fu_3776_p0;
wire  signed [4:0] grp_fu_3776_p1;
wire  signed [7:0] grp_fu_3782_p0;
wire  signed [4:0] grp_fu_3782_p1;
wire  signed [14:0] sext_ln886_192_fu_4580_p1;
wire  signed [14:0] sext_ln886_193_fu_4588_p1;
wire  signed [14:0] sext_ln886_194_fu_4596_p1;
wire  signed [14:0] sext_ln886_195_fu_4604_p1;
wire  signed [14:0] sext_ln886_196_fu_4612_p1;
wire  signed [14:0] sext_ln886_197_fu_4620_p1;
wire  signed [14:0] sext_ln886_198_fu_4628_p1;
wire  signed [14:0] sext_ln886_199_fu_4636_p1;
wire  signed [14:0] sext_ln886_200_fu_4644_p1;
wire  signed [14:0] sext_ln886_201_fu_4652_p1;
wire  signed [14:0] sext_ln886_202_fu_4660_p1;
wire  signed [14:0] sext_ln886_203_fu_4668_p1;
wire  signed [14:0] sext_ln886_204_fu_4676_p1;
wire  signed [14:0] sext_ln886_205_fu_4684_p1;
wire  signed [14:0] sext_ln886_206_fu_4692_p1;
wire  signed [14:0] sext_ln886_207_fu_4700_p1;
wire  signed [14:0] sext_ln886_208_fu_4708_p1;
wire  signed [14:0] sext_ln886_209_fu_4716_p1;
wire  signed [14:0] sext_ln886_210_fu_4724_p1;
wire  signed [14:0] sext_ln886_211_fu_4732_p1;
wire  signed [14:0] sext_ln886_212_fu_4740_p1;
wire  signed [14:0] sext_ln886_213_fu_4748_p1;
wire  signed [14:0] sext_ln886_214_fu_4756_p1;
wire  signed [14:0] sext_ln886_215_fu_4764_p1;
wire  signed [14:0] sext_ln886_216_fu_4772_p1;
wire  signed [14:0] sext_ln886_217_fu_4780_p1;
wire  signed [14:0] sext_ln886_218_fu_4788_p1;
wire  signed [14:0] sext_ln886_219_fu_4796_p1;
wire  signed [14:0] sext_ln886_220_fu_4804_p1;
wire  signed [14:0] sext_ln886_221_fu_4812_p1;
wire  signed [14:0] sext_ln886_222_fu_4820_p1;
wire  signed [14:0] sext_ln886_223_fu_4828_p1;
wire  signed [14:0] sext_ln886_224_fu_4836_p1;
wire  signed [14:0] sext_ln886_225_fu_4844_p1;
wire  signed [14:0] sext_ln886_226_fu_4852_p1;
wire  signed [14:0] sext_ln886_227_fu_4860_p1;
wire  signed [14:0] sext_ln886_228_fu_4868_p1;
wire  signed [14:0] sext_ln886_229_fu_4876_p1;
wire  signed [14:0] sext_ln886_230_fu_4884_p1;
wire  signed [14:0] sext_ln886_231_fu_4892_p1;
wire  signed [14:0] sext_ln886_232_fu_4900_p1;
wire  signed [14:0] sext_ln886_233_fu_4908_p1;
wire  signed [14:0] sext_ln886_234_fu_4916_p1;
wire  signed [14:0] sext_ln886_235_fu_4924_p1;
wire  signed [14:0] sext_ln886_236_fu_4932_p1;
wire  signed [14:0] sext_ln886_237_fu_4940_p1;
wire  signed [14:0] sext_ln886_238_fu_4948_p1;
wire  signed [14:0] sext_ln886_239_fu_4956_p1;
wire  signed [14:0] sext_ln886_240_fu_4964_p1;
wire  signed [14:0] sext_ln886_241_fu_4972_p1;
wire  signed [14:0] sext_ln886_242_fu_4980_p1;
wire  signed [14:0] sext_ln886_243_fu_4988_p1;
wire  signed [14:0] sext_ln886_244_fu_4996_p1;
wire  signed [14:0] sext_ln886_245_fu_5004_p1;
wire  signed [14:0] sext_ln886_246_fu_5012_p1;
wire  signed [14:0] sext_ln886_247_fu_5020_p1;
wire  signed [14:0] sext_ln886_248_fu_5028_p1;
wire  signed [14:0] sext_ln886_249_fu_5036_p1;
wire  signed [14:0] sext_ln886_250_fu_5044_p1;
wire  signed [14:0] sext_ln886_251_fu_5052_p1;
wire  signed [14:0] sext_ln886_252_fu_5060_p1;
wire  signed [14:0] sext_ln886_253_fu_5068_p1;
wire  signed [14:0] sext_ln886_254_fu_5076_p1;
wire  signed [14:0] sext_ln886_255_fu_5084_p1;
wire  signed [7:0] grp_fu_5353_p0;
wire  signed [4:0] grp_fu_5353_p1;
wire  signed [7:0] grp_fu_5361_p0;
wire  signed [4:0] grp_fu_5361_p1;
wire  signed [7:0] grp_fu_5369_p0;
wire  signed [4:0] grp_fu_5369_p1;
wire  signed [7:0] grp_fu_5377_p0;
wire  signed [4:0] grp_fu_5377_p1;
wire  signed [7:0] grp_fu_5385_p0;
wire  signed [4:0] grp_fu_5385_p1;
wire  signed [7:0] grp_fu_5393_p0;
wire  signed [4:0] grp_fu_5393_p1;
wire  signed [7:0] grp_fu_5401_p0;
wire  signed [4:0] grp_fu_5401_p1;
wire  signed [7:0] grp_fu_5409_p0;
wire  signed [4:0] grp_fu_5409_p1;
wire  signed [7:0] grp_fu_5417_p0;
wire  signed [4:0] grp_fu_5417_p1;
wire  signed [7:0] grp_fu_5425_p0;
wire  signed [4:0] grp_fu_5425_p1;
wire  signed [7:0] grp_fu_5433_p0;
wire  signed [4:0] grp_fu_5433_p1;
wire  signed [7:0] grp_fu_5441_p0;
wire  signed [4:0] grp_fu_5441_p1;
wire  signed [7:0] grp_fu_5449_p0;
wire  signed [4:0] grp_fu_5449_p1;
wire  signed [7:0] grp_fu_5457_p0;
wire  signed [4:0] grp_fu_5457_p1;
wire  signed [7:0] grp_fu_5465_p0;
wire  signed [4:0] grp_fu_5465_p1;
wire  signed [7:0] grp_fu_5473_p0;
wire  signed [4:0] grp_fu_5473_p1;
wire  signed [7:0] grp_fu_5481_p0;
wire  signed [4:0] grp_fu_5481_p1;
wire  signed [7:0] grp_fu_5489_p0;
wire  signed [4:0] grp_fu_5489_p1;
wire  signed [7:0] grp_fu_5497_p0;
wire  signed [4:0] grp_fu_5497_p1;
wire  signed [7:0] grp_fu_5505_p0;
wire  signed [4:0] grp_fu_5505_p1;
wire  signed [7:0] grp_fu_5513_p0;
wire  signed [4:0] grp_fu_5513_p1;
wire  signed [7:0] grp_fu_5521_p0;
wire  signed [4:0] grp_fu_5521_p1;
wire  signed [7:0] grp_fu_5529_p0;
wire  signed [4:0] grp_fu_5529_p1;
wire  signed [7:0] grp_fu_5537_p0;
wire  signed [4:0] grp_fu_5537_p1;
wire  signed [7:0] grp_fu_5545_p0;
wire  signed [4:0] grp_fu_5545_p1;
wire  signed [7:0] grp_fu_5553_p0;
wire  signed [4:0] grp_fu_5553_p1;
wire  signed [7:0] grp_fu_5561_p0;
wire  signed [4:0] grp_fu_5561_p1;
wire  signed [7:0] grp_fu_5569_p0;
wire  signed [4:0] grp_fu_5569_p1;
wire  signed [7:0] grp_fu_5577_p0;
wire  signed [4:0] grp_fu_5577_p1;
wire  signed [7:0] grp_fu_5585_p0;
wire  signed [4:0] grp_fu_5585_p1;
wire  signed [7:0] grp_fu_5593_p0;
wire  signed [4:0] grp_fu_5593_p1;
wire  signed [7:0] grp_fu_5601_p0;
wire  signed [4:0] grp_fu_5601_p1;
wire  signed [7:0] grp_fu_5609_p0;
wire  signed [4:0] grp_fu_5609_p1;
wire  signed [7:0] grp_fu_5617_p0;
wire  signed [4:0] grp_fu_5617_p1;
wire  signed [7:0] grp_fu_5625_p0;
wire  signed [4:0] grp_fu_5625_p1;
wire  signed [7:0] grp_fu_5633_p0;
wire  signed [4:0] grp_fu_5633_p1;
wire  signed [7:0] grp_fu_5641_p0;
wire  signed [4:0] grp_fu_5641_p1;
wire  signed [7:0] grp_fu_5649_p0;
wire  signed [4:0] grp_fu_5649_p1;
wire  signed [7:0] grp_fu_5657_p0;
wire  signed [4:0] grp_fu_5657_p1;
wire  signed [7:0] grp_fu_5665_p0;
wire  signed [4:0] grp_fu_5665_p1;
wire  signed [7:0] grp_fu_5673_p0;
wire  signed [4:0] grp_fu_5673_p1;
wire  signed [7:0] grp_fu_5681_p0;
wire  signed [4:0] grp_fu_5681_p1;
wire  signed [7:0] grp_fu_5689_p0;
wire  signed [4:0] grp_fu_5689_p1;
wire  signed [7:0] grp_fu_5697_p0;
wire  signed [4:0] grp_fu_5697_p1;
wire  signed [7:0] grp_fu_5705_p0;
wire  signed [4:0] grp_fu_5705_p1;
wire  signed [7:0] grp_fu_5713_p0;
wire  signed [4:0] grp_fu_5713_p1;
wire  signed [7:0] grp_fu_5721_p0;
wire  signed [4:0] grp_fu_5721_p1;
wire  signed [7:0] grp_fu_5729_p0;
wire  signed [4:0] grp_fu_5729_p1;
wire  signed [7:0] grp_fu_5737_p0;
wire  signed [4:0] grp_fu_5737_p1;
wire  signed [7:0] grp_fu_5745_p0;
wire  signed [4:0] grp_fu_5745_p1;
wire  signed [7:0] grp_fu_5753_p0;
wire  signed [4:0] grp_fu_5753_p1;
wire  signed [7:0] grp_fu_5761_p0;
wire  signed [4:0] grp_fu_5761_p1;
wire  signed [7:0] grp_fu_5769_p0;
wire  signed [4:0] grp_fu_5769_p1;
wire  signed [7:0] grp_fu_5777_p0;
wire  signed [4:0] grp_fu_5777_p1;
wire  signed [7:0] grp_fu_5785_p0;
wire  signed [4:0] grp_fu_5785_p1;
wire  signed [7:0] grp_fu_5793_p0;
wire  signed [4:0] grp_fu_5793_p1;
wire  signed [7:0] grp_fu_5801_p0;
wire  signed [4:0] grp_fu_5801_p1;
wire  signed [7:0] grp_fu_5809_p0;
wire  signed [4:0] grp_fu_5809_p1;
wire  signed [7:0] grp_fu_5817_p0;
wire  signed [4:0] grp_fu_5817_p1;
wire  signed [7:0] grp_fu_5825_p0;
wire  signed [4:0] grp_fu_5825_p1;
wire  signed [7:0] grp_fu_5833_p0;
wire  signed [4:0] grp_fu_5833_p1;
wire  signed [7:0] grp_fu_5841_p0;
wire  signed [4:0] grp_fu_5841_p1;
wire  signed [7:0] grp_fu_5849_p0;
wire  signed [4:0] grp_fu_5849_p1;
wire  signed [7:0] grp_fu_5857_p0;
wire  signed [4:0] grp_fu_5857_p1;
wire  signed [7:0] grp_fu_5865_p0;
wire  signed [4:0] grp_fu_5865_p1;
wire  signed [7:0] grp_fu_5871_p0;
wire  signed [4:0] grp_fu_5871_p1;
wire  signed [7:0] grp_fu_5879_p0;
wire  signed [4:0] grp_fu_5879_p1;
wire  signed [7:0] grp_fu_5885_p0;
wire  signed [4:0] grp_fu_5885_p1;
wire  signed [7:0] grp_fu_5893_p0;
wire  signed [4:0] grp_fu_5893_p1;
wire  signed [7:0] grp_fu_5899_p0;
wire  signed [4:0] grp_fu_5899_p1;
wire  signed [7:0] grp_fu_5907_p0;
wire  signed [4:0] grp_fu_5907_p1;
wire  signed [7:0] grp_fu_5913_p0;
wire  signed [4:0] grp_fu_5913_p1;
wire  signed [7:0] grp_fu_5921_p0;
wire  signed [4:0] grp_fu_5921_p1;
wire  signed [7:0] grp_fu_5927_p0;
wire  signed [4:0] grp_fu_5927_p1;
wire  signed [7:0] grp_fu_5935_p0;
wire  signed [4:0] grp_fu_5935_p1;
wire  signed [7:0] grp_fu_5941_p0;
wire  signed [4:0] grp_fu_5941_p1;
wire  signed [7:0] grp_fu_5949_p0;
wire  signed [4:0] grp_fu_5949_p1;
wire  signed [7:0] grp_fu_5955_p0;
wire  signed [4:0] grp_fu_5955_p1;
wire  signed [7:0] grp_fu_5963_p0;
wire  signed [4:0] grp_fu_5963_p1;
wire  signed [7:0] grp_fu_5969_p0;
wire  signed [4:0] grp_fu_5969_p1;
wire  signed [7:0] grp_fu_5977_p0;
wire  signed [4:0] grp_fu_5977_p1;
wire  signed [7:0] grp_fu_5983_p0;
wire  signed [4:0] grp_fu_5983_p1;
wire  signed [7:0] grp_fu_5991_p0;
wire  signed [4:0] grp_fu_5991_p1;
wire  signed [7:0] grp_fu_5997_p0;
wire  signed [4:0] grp_fu_5997_p1;
wire  signed [7:0] grp_fu_6005_p0;
wire  signed [4:0] grp_fu_6005_p1;
wire  signed [7:0] grp_fu_6011_p0;
wire  signed [4:0] grp_fu_6011_p1;
wire  signed [7:0] grp_fu_6019_p0;
wire  signed [4:0] grp_fu_6019_p1;
wire  signed [7:0] grp_fu_6025_p0;
wire  signed [4:0] grp_fu_6025_p1;
wire  signed [7:0] grp_fu_6033_p0;
wire  signed [4:0] grp_fu_6033_p1;
wire  signed [7:0] grp_fu_6039_p0;
wire  signed [4:0] grp_fu_6039_p1;
wire  signed [7:0] grp_fu_6047_p0;
wire  signed [4:0] grp_fu_6047_p1;
wire  signed [7:0] grp_fu_6053_p0;
wire  signed [4:0] grp_fu_6053_p1;
wire  signed [7:0] grp_fu_6061_p0;
wire  signed [4:0] grp_fu_6061_p1;
wire  signed [7:0] grp_fu_6067_p0;
wire  signed [4:0] grp_fu_6067_p1;
wire  signed [7:0] grp_fu_6075_p0;
wire  signed [4:0] grp_fu_6075_p1;
wire  signed [7:0] grp_fu_6081_p0;
wire  signed [4:0] grp_fu_6081_p1;
wire  signed [7:0] grp_fu_6089_p0;
wire  signed [4:0] grp_fu_6089_p1;
wire  signed [7:0] grp_fu_6095_p0;
wire  signed [4:0] grp_fu_6095_p1;
wire  signed [7:0] grp_fu_6103_p0;
wire  signed [4:0] grp_fu_6103_p1;
wire  signed [7:0] grp_fu_6109_p0;
wire  signed [4:0] grp_fu_6109_p1;
wire  signed [7:0] grp_fu_6117_p0;
wire  signed [4:0] grp_fu_6117_p1;
wire  signed [7:0] grp_fu_6123_p0;
wire  signed [4:0] grp_fu_6123_p1;
wire  signed [7:0] grp_fu_6131_p0;
wire  signed [4:0] grp_fu_6131_p1;
wire  signed [7:0] grp_fu_6137_p0;
wire  signed [4:0] grp_fu_6137_p1;
wire  signed [7:0] grp_fu_6145_p0;
wire  signed [4:0] grp_fu_6145_p1;
wire  signed [7:0] grp_fu_6151_p0;
wire  signed [4:0] grp_fu_6151_p1;
wire  signed [7:0] grp_fu_6159_p0;
wire  signed [4:0] grp_fu_6159_p1;
wire  signed [7:0] grp_fu_6165_p0;
wire  signed [4:0] grp_fu_6165_p1;
wire  signed [7:0] grp_fu_6173_p0;
wire  signed [4:0] grp_fu_6173_p1;
wire  signed [7:0] grp_fu_6179_p0;
wire  signed [4:0] grp_fu_6179_p1;
wire  signed [7:0] grp_fu_6187_p0;
wire  signed [4:0] grp_fu_6187_p1;
wire  signed [7:0] grp_fu_6193_p0;
wire  signed [4:0] grp_fu_6193_p1;
wire  signed [7:0] grp_fu_6201_p0;
wire  signed [4:0] grp_fu_6201_p1;
wire  signed [7:0] grp_fu_6207_p0;
wire  signed [4:0] grp_fu_6207_p1;
wire  signed [7:0] grp_fu_6215_p0;
wire  signed [4:0] grp_fu_6215_p1;
wire  signed [7:0] grp_fu_6221_p0;
wire  signed [4:0] grp_fu_6221_p1;
wire  signed [7:0] grp_fu_6229_p0;
wire  signed [4:0] grp_fu_6229_p1;
wire  signed [7:0] grp_fu_6235_p0;
wire  signed [4:0] grp_fu_6235_p1;
wire  signed [7:0] grp_fu_6243_p0;
wire  signed [4:0] grp_fu_6243_p1;
wire  signed [7:0] grp_fu_6249_p0;
wire  signed [4:0] grp_fu_6249_p1;
wire  signed [7:0] grp_fu_6257_p0;
wire  signed [4:0] grp_fu_6257_p1;
wire  signed [7:0] grp_fu_6263_p0;
wire  signed [4:0] grp_fu_6263_p1;
wire  signed [7:0] grp_fu_6271_p0;
wire  signed [4:0] grp_fu_6271_p1;
wire  signed [7:0] grp_fu_6277_p0;
wire  signed [4:0] grp_fu_6277_p1;
wire  signed [7:0] grp_fu_6285_p0;
wire  signed [4:0] grp_fu_6285_p1;
wire  signed [7:0] grp_fu_6291_p0;
wire  signed [4:0] grp_fu_6291_p1;
wire  signed [7:0] grp_fu_6299_p0;
wire  signed [4:0] grp_fu_6299_p1;
wire  signed [7:0] grp_fu_6305_p0;
wire  signed [4:0] grp_fu_6305_p1;
wire  signed [7:0] grp_fu_6313_p0;
wire  signed [4:0] grp_fu_6313_p1;
wire  signed [7:0] grp_fu_6319_p0;
wire  signed [4:0] grp_fu_6319_p1;
wire  signed [7:0] grp_fu_6327_p0;
wire  signed [4:0] grp_fu_6327_p1;
wire  signed [7:0] grp_fu_6333_p0;
wire  signed [4:0] grp_fu_6333_p1;
wire  signed [7:0] grp_fu_6341_p0;
wire  signed [4:0] grp_fu_6341_p1;
wire  signed [7:0] grp_fu_6347_p0;
wire  signed [4:0] grp_fu_6347_p1;
wire  signed [7:0] grp_fu_6355_p0;
wire  signed [4:0] grp_fu_6355_p1;
wire  signed [7:0] grp_fu_6361_p0;
wire  signed [4:0] grp_fu_6361_p1;
wire  signed [7:0] grp_fu_6369_p0;
wire  signed [4:0] grp_fu_6369_p1;
wire  signed [7:0] grp_fu_6375_p0;
wire  signed [4:0] grp_fu_6375_p1;
wire  signed [7:0] grp_fu_6383_p0;
wire  signed [4:0] grp_fu_6383_p1;
wire  signed [7:0] grp_fu_6389_p0;
wire  signed [4:0] grp_fu_6389_p1;
wire  signed [7:0] grp_fu_6397_p0;
wire  signed [4:0] grp_fu_6397_p1;
wire  signed [7:0] grp_fu_6403_p0;
wire  signed [4:0] grp_fu_6403_p1;
wire  signed [7:0] grp_fu_6411_p0;
wire  signed [4:0] grp_fu_6411_p1;
wire  signed [7:0] grp_fu_6417_p0;
wire  signed [4:0] grp_fu_6417_p1;
wire  signed [7:0] grp_fu_6425_p0;
wire  signed [4:0] grp_fu_6425_p1;
wire  signed [7:0] grp_fu_6431_p0;
wire  signed [4:0] grp_fu_6431_p1;
wire  signed [7:0] grp_fu_6439_p0;
wire  signed [4:0] grp_fu_6439_p1;
wire  signed [7:0] grp_fu_6445_p0;
wire  signed [4:0] grp_fu_6445_p1;
wire  signed [7:0] grp_fu_6453_p0;
wire  signed [4:0] grp_fu_6453_p1;
wire  signed [7:0] grp_fu_6459_p0;
wire  signed [4:0] grp_fu_6459_p1;
wire  signed [7:0] grp_fu_6467_p0;
wire  signed [4:0] grp_fu_6467_p1;
wire  signed [7:0] grp_fu_6473_p0;
wire  signed [4:0] grp_fu_6473_p1;
wire  signed [7:0] grp_fu_6481_p0;
wire  signed [4:0] grp_fu_6481_p1;
wire  signed [7:0] grp_fu_6487_p0;
wire  signed [4:0] grp_fu_6487_p1;
wire  signed [7:0] grp_fu_6495_p0;
wire  signed [4:0] grp_fu_6495_p1;
wire  signed [7:0] grp_fu_6501_p0;
wire  signed [4:0] grp_fu_6501_p1;
wire  signed [7:0] grp_fu_6509_p0;
wire  signed [4:0] grp_fu_6509_p1;
wire  signed [7:0] grp_fu_6515_p0;
wire  signed [4:0] grp_fu_6515_p1;
wire  signed [7:0] grp_fu_6523_p0;
wire  signed [4:0] grp_fu_6523_p1;
wire  signed [7:0] grp_fu_6529_p0;
wire  signed [4:0] grp_fu_6529_p1;
wire  signed [7:0] grp_fu_6537_p0;
wire  signed [4:0] grp_fu_6537_p1;
wire  signed [7:0] grp_fu_6543_p0;
wire  signed [4:0] grp_fu_6543_p1;
wire  signed [7:0] grp_fu_6551_p0;
wire  signed [4:0] grp_fu_6551_p1;
wire  signed [7:0] grp_fu_6557_p0;
wire  signed [4:0] grp_fu_6557_p1;
wire  signed [7:0] grp_fu_6565_p0;
wire  signed [4:0] grp_fu_6565_p1;
wire  signed [7:0] grp_fu_6571_p0;
wire  signed [4:0] grp_fu_6571_p1;
wire  signed [7:0] grp_fu_6579_p0;
wire  signed [4:0] grp_fu_6579_p1;
wire  signed [7:0] grp_fu_6585_p0;
wire  signed [4:0] grp_fu_6585_p1;
wire  signed [7:0] grp_fu_6593_p0;
wire  signed [4:0] grp_fu_6593_p1;
wire  signed [7:0] grp_fu_6599_p0;
wire  signed [4:0] grp_fu_6599_p1;
wire  signed [7:0] grp_fu_6607_p0;
wire  signed [4:0] grp_fu_6607_p1;
wire  signed [7:0] grp_fu_6613_p0;
wire  signed [4:0] grp_fu_6613_p1;
wire  signed [7:0] grp_fu_6621_p0;
wire  signed [4:0] grp_fu_6621_p1;
wire  signed [7:0] grp_fu_6627_p0;
wire  signed [4:0] grp_fu_6627_p1;
wire  signed [7:0] grp_fu_6635_p0;
wire  signed [4:0] grp_fu_6635_p1;
wire  signed [7:0] grp_fu_6641_p0;
wire  signed [4:0] grp_fu_6641_p1;
wire  signed [7:0] grp_fu_6649_p0;
wire  signed [4:0] grp_fu_6649_p1;
wire  signed [7:0] grp_fu_6655_p0;
wire  signed [4:0] grp_fu_6655_p1;
wire  signed [7:0] grp_fu_6663_p0;
wire  signed [4:0] grp_fu_6663_p1;
wire  signed [7:0] grp_fu_6669_p0;
wire  signed [4:0] grp_fu_6669_p1;
wire  signed [7:0] grp_fu_6677_p0;
wire  signed [4:0] grp_fu_6677_p1;
wire  signed [7:0] grp_fu_6683_p0;
wire  signed [4:0] grp_fu_6683_p1;
wire  signed [7:0] grp_fu_6691_p0;
wire  signed [4:0] grp_fu_6691_p1;
wire  signed [7:0] grp_fu_6697_p0;
wire  signed [4:0] grp_fu_6697_p1;
wire  signed [7:0] grp_fu_6705_p0;
wire  signed [4:0] grp_fu_6705_p1;
wire  signed [7:0] grp_fu_6711_p0;
wire  signed [4:0] grp_fu_6711_p1;
wire  signed [7:0] grp_fu_6719_p0;
wire  signed [4:0] grp_fu_6719_p1;
wire  signed [7:0] grp_fu_6725_p0;
wire  signed [4:0] grp_fu_6725_p1;
wire  signed [7:0] grp_fu_6733_p0;
wire  signed [4:0] grp_fu_6733_p1;
wire  signed [7:0] grp_fu_6739_p0;
wire  signed [4:0] grp_fu_6739_p1;
wire  signed [7:0] grp_fu_6747_p0;
wire  signed [4:0] grp_fu_6747_p1;
wire  signed [7:0] grp_fu_6753_p0;
wire  signed [4:0] grp_fu_6753_p1;
wire  signed [7:0] grp_fu_6761_p0;
wire  signed [4:0] grp_fu_6761_p1;
wire  signed [7:0] grp_fu_6769_p0;
wire  signed [4:0] grp_fu_6769_p1;
wire  signed [7:0] grp_fu_6776_p0;
wire  signed [4:0] grp_fu_6776_p1;
wire  signed [7:0] grp_fu_6784_p0;
wire  signed [4:0] grp_fu_6784_p1;
wire  signed [7:0] grp_fu_6791_p0;
wire  signed [4:0] grp_fu_6791_p1;
wire  signed [7:0] grp_fu_6799_p0;
wire  signed [4:0] grp_fu_6799_p1;
wire  signed [7:0] grp_fu_6806_p0;
wire  signed [4:0] grp_fu_6806_p1;
wire  signed [7:0] grp_fu_6814_p0;
wire  signed [4:0] grp_fu_6814_p1;
wire  signed [7:0] grp_fu_6821_p0;
wire  signed [4:0] grp_fu_6821_p1;
wire  signed [7:0] grp_fu_6829_p0;
wire  signed [4:0] grp_fu_6829_p1;
wire  signed [7:0] grp_fu_6836_p0;
wire  signed [4:0] grp_fu_6836_p1;
wire  signed [7:0] grp_fu_6844_p0;
wire  signed [4:0] grp_fu_6844_p1;
wire  signed [7:0] grp_fu_6851_p0;
wire  signed [4:0] grp_fu_6851_p1;
wire  signed [7:0] grp_fu_6859_p0;
wire  signed [4:0] grp_fu_6859_p1;
wire  signed [7:0] grp_fu_6866_p0;
wire  signed [4:0] grp_fu_6866_p1;
wire  signed [7:0] grp_fu_6874_p0;
wire  signed [4:0] grp_fu_6874_p1;
wire  signed [7:0] grp_fu_6881_p0;
wire  signed [4:0] grp_fu_6881_p1;
wire  signed [7:0] grp_fu_6889_p0;
wire  signed [4:0] grp_fu_6889_p1;
wire  signed [7:0] grp_fu_6896_p0;
wire  signed [4:0] grp_fu_6896_p1;
wire  signed [7:0] grp_fu_6904_p0;
wire  signed [4:0] grp_fu_6904_p1;
wire  signed [7:0] grp_fu_6911_p0;
wire  signed [4:0] grp_fu_6911_p1;
wire  signed [7:0] grp_fu_6919_p0;
wire  signed [4:0] grp_fu_6919_p1;
wire  signed [7:0] grp_fu_6926_p0;
wire  signed [4:0] grp_fu_6926_p1;
wire  signed [7:0] grp_fu_6934_p0;
wire  signed [4:0] grp_fu_6934_p1;
wire  signed [7:0] grp_fu_6941_p0;
wire  signed [4:0] grp_fu_6941_p1;
wire  signed [7:0] grp_fu_6949_p0;
wire  signed [4:0] grp_fu_6949_p1;
wire  signed [7:0] grp_fu_6956_p0;
wire  signed [4:0] grp_fu_6956_p1;
wire  signed [7:0] grp_fu_6964_p0;
wire  signed [4:0] grp_fu_6964_p1;
wire  signed [7:0] grp_fu_6971_p0;
wire  signed [4:0] grp_fu_6971_p1;
wire  signed [7:0] grp_fu_6979_p0;
wire  signed [4:0] grp_fu_6979_p1;
wire  signed [7:0] grp_fu_6986_p0;
wire  signed [4:0] grp_fu_6986_p1;
wire  signed [7:0] grp_fu_6994_p0;
wire  signed [4:0] grp_fu_6994_p1;
wire  signed [7:0] grp_fu_7001_p0;
wire  signed [4:0] grp_fu_7001_p1;
wire  signed [7:0] grp_fu_7009_p0;
wire  signed [4:0] grp_fu_7009_p1;
wire  signed [7:0] grp_fu_7016_p0;
wire  signed [4:0] grp_fu_7016_p1;
wire  signed [7:0] grp_fu_7024_p0;
wire  signed [4:0] grp_fu_7024_p1;
wire  signed [7:0] grp_fu_7031_p0;
wire  signed [4:0] grp_fu_7031_p1;
wire  signed [7:0] grp_fu_7039_p0;
wire  signed [4:0] grp_fu_7039_p1;
wire  signed [7:0] grp_fu_7046_p0;
wire  signed [4:0] grp_fu_7046_p1;
wire  signed [7:0] grp_fu_7054_p0;
wire  signed [4:0] grp_fu_7054_p1;
wire  signed [7:0] grp_fu_7061_p0;
wire  signed [4:0] grp_fu_7061_p1;
wire  signed [7:0] grp_fu_7069_p0;
wire  signed [4:0] grp_fu_7069_p1;
wire  signed [7:0] grp_fu_7076_p0;
wire  signed [4:0] grp_fu_7076_p1;
wire  signed [7:0] grp_fu_7084_p0;
wire  signed [4:0] grp_fu_7084_p1;
wire  signed [7:0] grp_fu_7091_p0;
wire  signed [4:0] grp_fu_7091_p1;
wire  signed [7:0] grp_fu_7099_p0;
wire  signed [4:0] grp_fu_7099_p1;
wire  signed [7:0] grp_fu_7106_p0;
wire  signed [4:0] grp_fu_7106_p1;
wire  signed [7:0] grp_fu_7114_p0;
wire  signed [4:0] grp_fu_7114_p1;
wire  signed [7:0] grp_fu_7121_p0;
wire  signed [4:0] grp_fu_7121_p1;
wire  signed [7:0] grp_fu_7129_p0;
wire  signed [4:0] grp_fu_7129_p1;
wire  signed [7:0] grp_fu_7136_p0;
wire  signed [4:0] grp_fu_7136_p1;
wire  signed [7:0] grp_fu_7144_p0;
wire  signed [4:0] grp_fu_7144_p1;
wire  signed [7:0] grp_fu_7151_p0;
wire  signed [4:0] grp_fu_7151_p1;
wire  signed [7:0] grp_fu_7159_p0;
wire  signed [4:0] grp_fu_7159_p1;
wire  signed [7:0] grp_fu_7166_p0;
wire  signed [4:0] grp_fu_7166_p1;
wire  signed [7:0] grp_fu_7174_p0;
wire  signed [4:0] grp_fu_7174_p1;
wire  signed [7:0] grp_fu_7181_p0;
wire  signed [4:0] grp_fu_7181_p1;
wire  signed [7:0] grp_fu_7189_p0;
wire  signed [4:0] grp_fu_7189_p1;
wire  signed [7:0] grp_fu_7196_p0;
wire  signed [4:0] grp_fu_7196_p1;
wire  signed [7:0] grp_fu_7204_p0;
wire  signed [4:0] grp_fu_7204_p1;
wire  signed [7:0] grp_fu_7211_p0;
wire  signed [4:0] grp_fu_7211_p1;
wire  signed [7:0] grp_fu_7219_p0;
wire  signed [4:0] grp_fu_7219_p1;
wire  signed [7:0] grp_fu_7226_p0;
wire  signed [4:0] grp_fu_7226_p1;
wire  signed [7:0] grp_fu_7234_p0;
wire  signed [4:0] grp_fu_7234_p1;
wire  signed [7:0] grp_fu_7241_p0;
wire  signed [4:0] grp_fu_7241_p1;
wire  signed [7:0] grp_fu_7249_p0;
wire  signed [4:0] grp_fu_7249_p1;
wire  signed [7:0] grp_fu_7256_p0;
wire  signed [4:0] grp_fu_7256_p1;
wire  signed [7:0] grp_fu_7264_p0;
wire  signed [4:0] grp_fu_7264_p1;
wire  signed [7:0] grp_fu_7271_p0;
wire  signed [4:0] grp_fu_7271_p1;
wire  signed [7:0] grp_fu_7279_p0;
wire  signed [4:0] grp_fu_7279_p1;
wire  signed [7:0] grp_fu_7286_p0;
wire  signed [4:0] grp_fu_7286_p1;
wire  signed [7:0] grp_fu_7294_p0;
wire  signed [4:0] grp_fu_7294_p1;
wire  signed [7:0] grp_fu_7301_p0;
wire  signed [4:0] grp_fu_7301_p1;
wire  signed [7:0] grp_fu_7309_p0;
wire  signed [4:0] grp_fu_7309_p1;
wire  signed [7:0] grp_fu_7316_p0;
wire  signed [4:0] grp_fu_7316_p1;
wire  signed [7:0] grp_fu_7324_p0;
wire  signed [4:0] grp_fu_7324_p1;
wire  signed [7:0] grp_fu_7331_p0;
wire  signed [4:0] grp_fu_7331_p1;
wire  signed [7:0] grp_fu_7339_p0;
wire  signed [4:0] grp_fu_7339_p1;
wire  signed [7:0] grp_fu_7346_p0;
wire  signed [4:0] grp_fu_7346_p1;
wire  signed [7:0] grp_fu_7354_p0;
wire  signed [4:0] grp_fu_7354_p1;
wire  signed [7:0] grp_fu_7361_p0;
wire  signed [4:0] grp_fu_7361_p1;
wire  signed [7:0] grp_fu_7369_p0;
wire  signed [4:0] grp_fu_7369_p1;
wire  signed [7:0] grp_fu_7376_p0;
wire  signed [4:0] grp_fu_7376_p1;
wire  signed [7:0] grp_fu_7384_p0;
wire  signed [4:0] grp_fu_7384_p1;
wire  signed [7:0] grp_fu_7391_p0;
wire  signed [4:0] grp_fu_7391_p1;
wire  signed [7:0] grp_fu_7399_p0;
wire  signed [4:0] grp_fu_7399_p1;
wire  signed [7:0] grp_fu_7406_p0;
wire  signed [4:0] grp_fu_7406_p1;
wire  signed [7:0] grp_fu_7414_p0;
wire  signed [4:0] grp_fu_7414_p1;
wire  signed [7:0] grp_fu_7421_p0;
wire  signed [4:0] grp_fu_7421_p1;
wire  signed [7:0] grp_fu_7429_p0;
wire  signed [4:0] grp_fu_7429_p1;
wire  signed [7:0] grp_fu_7436_p0;
wire  signed [4:0] grp_fu_7436_p1;
wire  signed [7:0] grp_fu_7444_p0;
wire  signed [4:0] grp_fu_7444_p1;
wire  signed [7:0] grp_fu_7451_p0;
wire  signed [4:0] grp_fu_7451_p1;
wire  signed [7:0] grp_fu_7459_p0;
wire  signed [4:0] grp_fu_7459_p1;
wire  signed [7:0] grp_fu_7466_p0;
wire  signed [4:0] grp_fu_7466_p1;
wire  signed [7:0] grp_fu_7474_p0;
wire  signed [4:0] grp_fu_7474_p1;
wire  signed [7:0] grp_fu_7481_p0;
wire  signed [4:0] grp_fu_7481_p1;
wire  signed [7:0] grp_fu_7489_p0;
wire  signed [4:0] grp_fu_7489_p1;
wire  signed [7:0] grp_fu_7496_p0;
wire  signed [4:0] grp_fu_7496_p1;
wire  signed [7:0] grp_fu_7504_p0;
wire  signed [4:0] grp_fu_7504_p1;
wire  signed [7:0] grp_fu_7511_p0;
wire  signed [4:0] grp_fu_7511_p1;
wire  signed [7:0] grp_fu_7519_p0;
wire  signed [4:0] grp_fu_7519_p1;
wire  signed [7:0] grp_fu_7526_p0;
wire  signed [4:0] grp_fu_7526_p1;
wire  signed [7:0] grp_fu_7534_p0;
wire  signed [4:0] grp_fu_7534_p1;
wire  signed [7:0] grp_fu_7541_p0;
wire  signed [4:0] grp_fu_7541_p1;
wire  signed [7:0] grp_fu_7549_p0;
wire  signed [4:0] grp_fu_7549_p1;
wire  signed [7:0] grp_fu_7556_p0;
wire  signed [4:0] grp_fu_7556_p1;
wire  signed [7:0] grp_fu_7564_p0;
wire  signed [4:0] grp_fu_7564_p1;
wire  signed [7:0] grp_fu_7571_p0;
wire  signed [4:0] grp_fu_7571_p1;
wire  signed [7:0] grp_fu_7579_p0;
wire  signed [4:0] grp_fu_7579_p1;
wire  signed [7:0] grp_fu_7586_p0;
wire  signed [4:0] grp_fu_7586_p1;
wire  signed [7:0] grp_fu_7594_p0;
wire  signed [4:0] grp_fu_7594_p1;
wire  signed [7:0] grp_fu_7601_p0;
wire  signed [4:0] grp_fu_7601_p1;
wire  signed [7:0] grp_fu_7609_p0;
wire  signed [4:0] grp_fu_7609_p1;
wire  signed [7:0] grp_fu_7616_p0;
wire  signed [4:0] grp_fu_7616_p1;
wire  signed [7:0] grp_fu_7624_p0;
wire  signed [4:0] grp_fu_7624_p1;
wire  signed [7:0] grp_fu_7631_p0;
wire  signed [4:0] grp_fu_7631_p1;
wire  signed [7:0] grp_fu_7639_p0;
wire  signed [4:0] grp_fu_7639_p1;
wire  signed [7:0] grp_fu_7646_p0;
wire  signed [4:0] grp_fu_7646_p1;
wire  signed [7:0] grp_fu_7654_p0;
wire  signed [4:0] grp_fu_7654_p1;
wire  signed [7:0] grp_fu_7661_p0;
wire  signed [4:0] grp_fu_7661_p1;
wire  signed [7:0] grp_fu_7669_p0;
wire  signed [4:0] grp_fu_7669_p1;
wire  signed [7:0] grp_fu_7676_p0;
wire  signed [4:0] grp_fu_7676_p1;
wire  signed [7:0] grp_fu_7684_p0;
wire  signed [4:0] grp_fu_7684_p1;
wire  signed [7:0] grp_fu_7691_p0;
wire  signed [4:0] grp_fu_7691_p1;
wire  signed [7:0] grp_fu_7699_p0;
wire  signed [4:0] grp_fu_7699_p1;
wire  signed [7:0] grp_fu_7706_p0;
wire  signed [4:0] grp_fu_7706_p1;
wire  signed [7:0] grp_fu_7714_p0;
wire  signed [4:0] grp_fu_7714_p1;
wire  signed [7:0] grp_fu_7721_p0;
wire  signed [4:0] grp_fu_7721_p1;
wire  signed [7:0] grp_fu_7729_p0;
wire  signed [4:0] grp_fu_7729_p1;
wire  signed [7:0] grp_fu_7737_p0;
wire  signed [4:0] grp_fu_7737_p1;
wire  signed [7:0] grp_fu_7745_p0;
wire  signed [4:0] grp_fu_7745_p1;
wire  signed [7:0] grp_fu_7753_p0;
wire  signed [4:0] grp_fu_7753_p1;
wire  signed [7:0] grp_fu_7761_p0;
wire  signed [4:0] grp_fu_7761_p1;
wire  signed [7:0] grp_fu_7769_p0;
wire  signed [4:0] grp_fu_7769_p1;
wire  signed [7:0] grp_fu_7777_p0;
wire  signed [4:0] grp_fu_7777_p1;
wire  signed [7:0] grp_fu_7785_p0;
wire  signed [4:0] grp_fu_7785_p1;
wire  signed [7:0] grp_fu_7793_p0;
wire  signed [4:0] grp_fu_7793_p1;
wire  signed [7:0] grp_fu_7801_p0;
wire  signed [4:0] grp_fu_7801_p1;
wire  signed [7:0] grp_fu_7809_p0;
wire  signed [4:0] grp_fu_7809_p1;
wire  signed [7:0] grp_fu_7817_p0;
wire  signed [4:0] grp_fu_7817_p1;
wire  signed [7:0] grp_fu_7825_p0;
wire  signed [4:0] grp_fu_7825_p1;
wire  signed [7:0] grp_fu_7833_p0;
wire  signed [4:0] grp_fu_7833_p1;
wire  signed [7:0] grp_fu_7841_p0;
wire  signed [4:0] grp_fu_7841_p1;
wire  signed [7:0] grp_fu_7849_p0;
wire  signed [4:0] grp_fu_7849_p1;
wire  signed [7:0] grp_fu_7857_p0;
wire  signed [4:0] grp_fu_7857_p1;
wire  signed [7:0] grp_fu_7865_p0;
wire  signed [4:0] grp_fu_7865_p1;
wire  signed [7:0] grp_fu_7873_p0;
wire  signed [4:0] grp_fu_7873_p1;
wire  signed [7:0] grp_fu_7881_p0;
wire  signed [4:0] grp_fu_7881_p1;
wire  signed [7:0] grp_fu_7889_p0;
wire  signed [4:0] grp_fu_7889_p1;
wire  signed [7:0] grp_fu_7897_p0;
wire  signed [4:0] grp_fu_7897_p1;
wire  signed [7:0] grp_fu_7905_p0;
wire  signed [4:0] grp_fu_7905_p1;
wire  signed [7:0] grp_fu_7913_p0;
wire  signed [4:0] grp_fu_7913_p1;
wire  signed [7:0] grp_fu_7921_p0;
wire  signed [4:0] grp_fu_7921_p1;
wire  signed [7:0] grp_fu_7929_p0;
wire  signed [4:0] grp_fu_7929_p1;
wire  signed [7:0] grp_fu_7937_p0;
wire  signed [4:0] grp_fu_7937_p1;
wire  signed [7:0] grp_fu_7945_p0;
wire  signed [4:0] grp_fu_7945_p1;
wire  signed [7:0] grp_fu_7953_p0;
wire  signed [4:0] grp_fu_7953_p1;
wire  signed [7:0] grp_fu_7961_p0;
wire  signed [4:0] grp_fu_7961_p1;
wire  signed [7:0] grp_fu_7969_p0;
wire  signed [4:0] grp_fu_7969_p1;
wire  signed [7:0] grp_fu_7977_p0;
wire  signed [4:0] grp_fu_7977_p1;
wire  signed [7:0] grp_fu_7985_p0;
wire  signed [4:0] grp_fu_7985_p1;
wire  signed [7:0] grp_fu_7993_p0;
wire  signed [4:0] grp_fu_7993_p1;
wire  signed [7:0] grp_fu_8001_p0;
wire  signed [4:0] grp_fu_8001_p1;
wire  signed [7:0] grp_fu_8009_p0;
wire  signed [4:0] grp_fu_8009_p1;
wire  signed [7:0] grp_fu_8017_p0;
wire  signed [4:0] grp_fu_8017_p1;
wire  signed [7:0] grp_fu_8025_p0;
wire  signed [4:0] grp_fu_8025_p1;
wire  signed [7:0] grp_fu_8033_p0;
wire  signed [4:0] grp_fu_8033_p1;
wire  signed [7:0] grp_fu_8041_p0;
wire  signed [4:0] grp_fu_8041_p1;
wire  signed [7:0] grp_fu_8049_p0;
wire  signed [4:0] grp_fu_8049_p1;
wire  signed [7:0] grp_fu_8057_p0;
wire  signed [4:0] grp_fu_8057_p1;
wire  signed [7:0] grp_fu_8065_p0;
wire  signed [4:0] grp_fu_8065_p1;
wire  signed [7:0] grp_fu_8073_p0;
wire  signed [4:0] grp_fu_8073_p1;
wire  signed [7:0] grp_fu_8081_p0;
wire  signed [4:0] grp_fu_8081_p1;
wire  signed [7:0] grp_fu_8089_p0;
wire  signed [4:0] grp_fu_8089_p1;
wire  signed [7:0] grp_fu_8097_p0;
wire  signed [4:0] grp_fu_8097_p1;
wire  signed [7:0] grp_fu_8105_p0;
wire  signed [4:0] grp_fu_8105_p1;
wire  signed [7:0] grp_fu_8113_p0;
wire  signed [4:0] grp_fu_8113_p1;
wire  signed [7:0] grp_fu_8121_p0;
wire  signed [4:0] grp_fu_8121_p1;
wire  signed [7:0] grp_fu_8129_p0;
wire  signed [4:0] grp_fu_8129_p1;
wire  signed [7:0] grp_fu_8137_p0;
wire  signed [4:0] grp_fu_8137_p1;
wire  signed [7:0] grp_fu_8145_p0;
wire  signed [4:0] grp_fu_8145_p1;
wire  signed [7:0] grp_fu_8153_p0;
wire  signed [4:0] grp_fu_8153_p1;
wire  signed [7:0] grp_fu_8161_p0;
wire  signed [4:0] grp_fu_8161_p1;
wire  signed [7:0] grp_fu_8169_p0;
wire  signed [4:0] grp_fu_8169_p1;
wire  signed [7:0] grp_fu_8177_p0;
wire  signed [4:0] grp_fu_8177_p1;
wire  signed [7:0] grp_fu_8185_p0;
wire  signed [4:0] grp_fu_8185_p1;
wire  signed [7:0] grp_fu_8193_p0;
wire  signed [4:0] grp_fu_8193_p1;
wire  signed [7:0] grp_fu_8201_p0;
wire  signed [4:0] grp_fu_8201_p1;
wire  signed [7:0] grp_fu_8209_p0;
wire  signed [4:0] grp_fu_8209_p1;
wire  signed [7:0] grp_fu_8217_p0;
wire  signed [4:0] grp_fu_8217_p1;
wire  signed [7:0] grp_fu_8225_p0;
wire  signed [4:0] grp_fu_8225_p1;
reg    grp_fu_2861_ce;
reg    grp_fu_2870_ce;
reg    grp_fu_2879_ce;
reg    grp_fu_2888_ce;
reg    grp_fu_2897_ce;
reg    grp_fu_2906_ce;
reg    grp_fu_2915_ce;
reg    grp_fu_2924_ce;
reg    grp_fu_2936_ce;
reg    grp_fu_2942_ce;
reg    grp_fu_2948_ce;
reg    grp_fu_2954_ce;
reg    grp_fu_2960_ce;
reg    grp_fu_2966_ce;
reg    grp_fu_2972_ce;
reg    grp_fu_2978_ce;
reg    grp_fu_2990_ce;
reg    grp_fu_2996_ce;
reg    grp_fu_3002_ce;
reg    grp_fu_3008_ce;
reg    grp_fu_3014_ce;
reg    grp_fu_3020_ce;
reg    grp_fu_3026_ce;
reg    grp_fu_3032_ce;
reg    grp_fu_3044_ce;
reg    grp_fu_3050_ce;
reg    grp_fu_3056_ce;
reg    grp_fu_3062_ce;
reg    grp_fu_3068_ce;
reg    grp_fu_3074_ce;
reg    grp_fu_3080_ce;
reg    grp_fu_3086_ce;
reg    grp_fu_3098_ce;
reg    grp_fu_3104_ce;
reg    grp_fu_3110_ce;
reg    grp_fu_3116_ce;
reg    grp_fu_3122_ce;
reg    grp_fu_3128_ce;
reg    grp_fu_3134_ce;
reg    grp_fu_3140_ce;
reg    grp_fu_3152_ce;
reg    grp_fu_3158_ce;
reg    grp_fu_3164_ce;
reg    grp_fu_3170_ce;
reg    grp_fu_3176_ce;
reg    grp_fu_3182_ce;
reg    grp_fu_3188_ce;
reg    grp_fu_3194_ce;
reg    grp_fu_3206_ce;
reg    grp_fu_3212_ce;
reg    grp_fu_3218_ce;
reg    grp_fu_3224_ce;
reg    grp_fu_3230_ce;
reg    grp_fu_3236_ce;
reg    grp_fu_3242_ce;
reg    grp_fu_3248_ce;
reg    grp_fu_3260_ce;
reg    grp_fu_3266_ce;
reg    grp_fu_3272_ce;
reg    grp_fu_3278_ce;
reg    grp_fu_3284_ce;
reg    grp_fu_3290_ce;
reg    grp_fu_3296_ce;
reg    grp_fu_3302_ce;
reg    grp_fu_3362_ce;
reg    grp_fu_3371_ce;
reg    grp_fu_3380_ce;
reg    grp_fu_3389_ce;
reg    grp_fu_3398_ce;
reg    grp_fu_3407_ce;
reg    grp_fu_3416_ce;
reg    grp_fu_3425_ce;
reg    grp_fu_3434_ce;
reg    grp_fu_3440_ce;
reg    grp_fu_3446_ce;
reg    grp_fu_3452_ce;
reg    grp_fu_3458_ce;
reg    grp_fu_3464_ce;
reg    grp_fu_3470_ce;
reg    grp_fu_3476_ce;
reg    grp_fu_3485_ce;
reg    grp_fu_3491_ce;
reg    grp_fu_3497_ce;
reg    grp_fu_3503_ce;
reg    grp_fu_3509_ce;
reg    grp_fu_3515_ce;
reg    grp_fu_3521_ce;
reg    grp_fu_3527_ce;
reg    grp_fu_3536_ce;
reg    grp_fu_3542_ce;
reg    grp_fu_3548_ce;
reg    grp_fu_3554_ce;
reg    grp_fu_3560_ce;
reg    grp_fu_3566_ce;
reg    grp_fu_3572_ce;
reg    grp_fu_3578_ce;
reg    grp_fu_3587_ce;
reg    grp_fu_3593_ce;
reg    grp_fu_3599_ce;
reg    grp_fu_3605_ce;
reg    grp_fu_3611_ce;
reg    grp_fu_3617_ce;
reg    grp_fu_3623_ce;
reg    grp_fu_3629_ce;
reg    grp_fu_3638_ce;
reg    grp_fu_3644_ce;
reg    grp_fu_3650_ce;
reg    grp_fu_3656_ce;
reg    grp_fu_3662_ce;
reg    grp_fu_3668_ce;
reg    grp_fu_3674_ce;
reg    grp_fu_3680_ce;
reg    grp_fu_3689_ce;
reg    grp_fu_3695_ce;
reg    grp_fu_3701_ce;
reg    grp_fu_3707_ce;
reg    grp_fu_3713_ce;
reg    grp_fu_3719_ce;
reg    grp_fu_3725_ce;
reg    grp_fu_3731_ce;
reg    grp_fu_3740_ce;
reg    grp_fu_3746_ce;
reg    grp_fu_3752_ce;
reg    grp_fu_3758_ce;
reg    grp_fu_3764_ce;
reg    grp_fu_3770_ce;
reg    grp_fu_3776_ce;
reg    grp_fu_3782_ce;
reg    grp_fu_5353_ce;
reg    grp_fu_5361_ce;
reg    grp_fu_5369_ce;
reg    grp_fu_5377_ce;
reg    grp_fu_5385_ce;
reg    grp_fu_5393_ce;
reg    grp_fu_5401_ce;
reg    grp_fu_5409_ce;
reg    grp_fu_5417_ce;
reg    grp_fu_5425_ce;
reg    grp_fu_5433_ce;
reg    grp_fu_5441_ce;
reg    grp_fu_5449_ce;
reg    grp_fu_5457_ce;
reg    grp_fu_5465_ce;
reg    grp_fu_5473_ce;
reg    grp_fu_5481_ce;
reg    grp_fu_5489_ce;
reg    grp_fu_5497_ce;
reg    grp_fu_5505_ce;
reg    grp_fu_5513_ce;
reg    grp_fu_5521_ce;
reg    grp_fu_5529_ce;
reg    grp_fu_5537_ce;
reg    grp_fu_5545_ce;
reg    grp_fu_5553_ce;
reg    grp_fu_5561_ce;
reg    grp_fu_5569_ce;
reg    grp_fu_5577_ce;
reg    grp_fu_5585_ce;
reg    grp_fu_5593_ce;
reg    grp_fu_5601_ce;
reg    grp_fu_5609_ce;
reg    grp_fu_5617_ce;
reg    grp_fu_5625_ce;
reg    grp_fu_5633_ce;
reg    grp_fu_5641_ce;
reg    grp_fu_5649_ce;
reg    grp_fu_5657_ce;
reg    grp_fu_5665_ce;
reg    grp_fu_5673_ce;
reg    grp_fu_5681_ce;
reg    grp_fu_5689_ce;
reg    grp_fu_5697_ce;
reg    grp_fu_5705_ce;
reg    grp_fu_5713_ce;
reg    grp_fu_5721_ce;
reg    grp_fu_5729_ce;
reg    grp_fu_5737_ce;
reg    grp_fu_5745_ce;
reg    grp_fu_5753_ce;
reg    grp_fu_5761_ce;
reg    grp_fu_5769_ce;
reg    grp_fu_5777_ce;
reg    grp_fu_5785_ce;
reg    grp_fu_5793_ce;
reg    grp_fu_5801_ce;
reg    grp_fu_5809_ce;
reg    grp_fu_5817_ce;
reg    grp_fu_5825_ce;
reg    grp_fu_5833_ce;
reg    grp_fu_5841_ce;
reg    grp_fu_5849_ce;
reg    grp_fu_5857_ce;
reg    grp_fu_5865_ce;
reg    grp_fu_5871_ce;
reg    grp_fu_5879_ce;
reg    grp_fu_5885_ce;
reg    grp_fu_5893_ce;
reg    grp_fu_5899_ce;
reg    grp_fu_5907_ce;
reg    grp_fu_5913_ce;
reg    grp_fu_5921_ce;
reg    grp_fu_5927_ce;
reg    grp_fu_5935_ce;
reg    grp_fu_5941_ce;
reg    grp_fu_5949_ce;
reg    grp_fu_5955_ce;
reg    grp_fu_5963_ce;
reg    grp_fu_5969_ce;
reg    grp_fu_5977_ce;
reg    grp_fu_5983_ce;
reg    grp_fu_5991_ce;
reg    grp_fu_5997_ce;
reg    grp_fu_6005_ce;
reg    grp_fu_6011_ce;
reg    grp_fu_6019_ce;
reg    grp_fu_6025_ce;
reg    grp_fu_6033_ce;
reg    grp_fu_6039_ce;
reg    grp_fu_6047_ce;
reg    grp_fu_6053_ce;
reg    grp_fu_6061_ce;
reg    grp_fu_6067_ce;
reg    grp_fu_6075_ce;
reg    grp_fu_6081_ce;
reg    grp_fu_6089_ce;
reg    grp_fu_6095_ce;
reg    grp_fu_6103_ce;
reg    grp_fu_6109_ce;
reg    grp_fu_6117_ce;
reg    grp_fu_6123_ce;
reg    grp_fu_6131_ce;
reg    grp_fu_6137_ce;
reg    grp_fu_6145_ce;
reg    grp_fu_6151_ce;
reg    grp_fu_6159_ce;
reg    grp_fu_6165_ce;
reg    grp_fu_6173_ce;
reg    grp_fu_6179_ce;
reg    grp_fu_6187_ce;
reg    grp_fu_6193_ce;
reg    grp_fu_6201_ce;
reg    grp_fu_6207_ce;
reg    grp_fu_6215_ce;
reg    grp_fu_6221_ce;
reg    grp_fu_6229_ce;
reg    grp_fu_6235_ce;
reg    grp_fu_6243_ce;
reg    grp_fu_6249_ce;
reg    grp_fu_6257_ce;
reg    grp_fu_6263_ce;
reg    grp_fu_6271_ce;
reg    grp_fu_6277_ce;
reg    grp_fu_6285_ce;
reg    grp_fu_6291_ce;
reg    grp_fu_6299_ce;
reg    grp_fu_6305_ce;
reg    grp_fu_6313_ce;
reg    grp_fu_6319_ce;
reg    grp_fu_6327_ce;
reg    grp_fu_6333_ce;
reg    grp_fu_6341_ce;
reg    grp_fu_6347_ce;
reg    grp_fu_6355_ce;
reg    grp_fu_6361_ce;
reg    grp_fu_6369_ce;
reg    grp_fu_6375_ce;
reg    grp_fu_6383_ce;
reg    grp_fu_6389_ce;
reg    grp_fu_6397_ce;
reg    grp_fu_6403_ce;
reg    grp_fu_6411_ce;
reg    grp_fu_6417_ce;
reg    grp_fu_6425_ce;
reg    grp_fu_6431_ce;
reg    grp_fu_6439_ce;
reg    grp_fu_6445_ce;
reg    grp_fu_6453_ce;
reg    grp_fu_6459_ce;
reg    grp_fu_6467_ce;
reg    grp_fu_6473_ce;
reg    grp_fu_6481_ce;
reg    grp_fu_6487_ce;
reg    grp_fu_6495_ce;
reg    grp_fu_6501_ce;
reg    grp_fu_6509_ce;
reg    grp_fu_6515_ce;
reg    grp_fu_6523_ce;
reg    grp_fu_6529_ce;
reg    grp_fu_6537_ce;
reg    grp_fu_6543_ce;
reg    grp_fu_6551_ce;
reg    grp_fu_6557_ce;
reg    grp_fu_6565_ce;
reg    grp_fu_6571_ce;
reg    grp_fu_6579_ce;
reg    grp_fu_6585_ce;
reg    grp_fu_6593_ce;
reg    grp_fu_6599_ce;
reg    grp_fu_6607_ce;
reg    grp_fu_6613_ce;
reg    grp_fu_6621_ce;
reg    grp_fu_6627_ce;
reg    grp_fu_6635_ce;
reg    grp_fu_6641_ce;
reg    grp_fu_6649_ce;
reg    grp_fu_6655_ce;
reg    grp_fu_6663_ce;
reg    grp_fu_6669_ce;
reg    grp_fu_6677_ce;
reg    grp_fu_6683_ce;
reg    grp_fu_6691_ce;
reg    grp_fu_6697_ce;
reg    grp_fu_6705_ce;
reg    grp_fu_6711_ce;
reg    grp_fu_6719_ce;
reg    grp_fu_6725_ce;
reg    grp_fu_6733_ce;
reg    grp_fu_6739_ce;
reg    grp_fu_6747_ce;
reg    grp_fu_6753_ce;
reg    grp_fu_6761_ce;
reg    grp_fu_6769_ce;
reg    grp_fu_6776_ce;
reg    grp_fu_6784_ce;
reg    grp_fu_6791_ce;
reg    grp_fu_6799_ce;
reg    grp_fu_6806_ce;
reg    grp_fu_6814_ce;
reg    grp_fu_6821_ce;
reg    grp_fu_6829_ce;
reg    grp_fu_6836_ce;
reg    grp_fu_6844_ce;
reg    grp_fu_6851_ce;
reg    grp_fu_6859_ce;
reg    grp_fu_6866_ce;
reg    grp_fu_6874_ce;
reg    grp_fu_6881_ce;
reg    grp_fu_6889_ce;
reg    grp_fu_6896_ce;
reg    grp_fu_6904_ce;
reg    grp_fu_6911_ce;
reg    grp_fu_6919_ce;
reg    grp_fu_6926_ce;
reg    grp_fu_6934_ce;
reg    grp_fu_6941_ce;
reg    grp_fu_6949_ce;
reg    grp_fu_6956_ce;
reg    grp_fu_6964_ce;
reg    grp_fu_6971_ce;
reg    grp_fu_6979_ce;
reg    grp_fu_6986_ce;
reg    grp_fu_6994_ce;
reg    grp_fu_7001_ce;
reg    grp_fu_7009_ce;
reg    grp_fu_7016_ce;
reg    grp_fu_7024_ce;
reg    grp_fu_7031_ce;
reg    grp_fu_7039_ce;
reg    grp_fu_7046_ce;
reg    grp_fu_7054_ce;
reg    grp_fu_7061_ce;
reg    grp_fu_7069_ce;
reg    grp_fu_7076_ce;
reg    grp_fu_7084_ce;
reg    grp_fu_7091_ce;
reg    grp_fu_7099_ce;
reg    grp_fu_7106_ce;
reg    grp_fu_7114_ce;
reg    grp_fu_7121_ce;
reg    grp_fu_7129_ce;
reg    grp_fu_7136_ce;
reg    grp_fu_7144_ce;
reg    grp_fu_7151_ce;
reg    grp_fu_7159_ce;
reg    grp_fu_7166_ce;
reg    grp_fu_7174_ce;
reg    grp_fu_7181_ce;
reg    grp_fu_7189_ce;
reg    grp_fu_7196_ce;
reg    grp_fu_7204_ce;
reg    grp_fu_7211_ce;
reg    grp_fu_7219_ce;
reg    grp_fu_7226_ce;
reg    grp_fu_7234_ce;
reg    grp_fu_7241_ce;
reg    grp_fu_7249_ce;
reg    grp_fu_7256_ce;
reg    grp_fu_7264_ce;
reg    grp_fu_7271_ce;
reg    grp_fu_7279_ce;
reg    grp_fu_7286_ce;
reg    grp_fu_7294_ce;
reg    grp_fu_7301_ce;
reg    grp_fu_7309_ce;
reg    grp_fu_7316_ce;
reg    grp_fu_7324_ce;
reg    grp_fu_7331_ce;
reg    grp_fu_7339_ce;
reg    grp_fu_7346_ce;
reg    grp_fu_7354_ce;
reg    grp_fu_7361_ce;
reg    grp_fu_7369_ce;
reg    grp_fu_7376_ce;
reg    grp_fu_7384_ce;
reg    grp_fu_7391_ce;
reg    grp_fu_7399_ce;
reg    grp_fu_7406_ce;
reg    grp_fu_7414_ce;
reg    grp_fu_7421_ce;
reg    grp_fu_7429_ce;
reg    grp_fu_7436_ce;
reg    grp_fu_7444_ce;
reg    grp_fu_7451_ce;
reg    grp_fu_7459_ce;
reg    grp_fu_7466_ce;
reg    grp_fu_7474_ce;
reg    grp_fu_7481_ce;
reg    grp_fu_7489_ce;
reg    grp_fu_7496_ce;
reg    grp_fu_7504_ce;
reg    grp_fu_7511_ce;
reg    grp_fu_7519_ce;
reg    grp_fu_7526_ce;
reg    grp_fu_7534_ce;
reg    grp_fu_7541_ce;
reg    grp_fu_7549_ce;
reg    grp_fu_7556_ce;
reg    grp_fu_7564_ce;
reg    grp_fu_7571_ce;
reg    grp_fu_7579_ce;
reg    grp_fu_7586_ce;
reg    grp_fu_7594_ce;
reg    grp_fu_7601_ce;
reg    grp_fu_7609_ce;
reg    grp_fu_7616_ce;
reg    grp_fu_7624_ce;
reg    grp_fu_7631_ce;
reg    grp_fu_7639_ce;
reg    grp_fu_7646_ce;
reg    grp_fu_7654_ce;
reg    grp_fu_7661_ce;
reg    grp_fu_7669_ce;
reg    grp_fu_7676_ce;
reg    grp_fu_7684_ce;
reg    grp_fu_7691_ce;
reg    grp_fu_7699_ce;
reg    grp_fu_7706_ce;
reg    grp_fu_7714_ce;
reg    grp_fu_7721_ce;
reg    grp_fu_7729_ce;
reg    grp_fu_7737_ce;
reg    grp_fu_7745_ce;
reg    grp_fu_7753_ce;
reg    grp_fu_7761_ce;
reg    grp_fu_7769_ce;
reg    grp_fu_7777_ce;
reg    grp_fu_7785_ce;
reg    grp_fu_7793_ce;
reg    grp_fu_7801_ce;
reg    grp_fu_7809_ce;
reg    grp_fu_7817_ce;
reg    grp_fu_7825_ce;
reg    grp_fu_7833_ce;
reg    grp_fu_7841_ce;
reg    grp_fu_7849_ce;
reg    grp_fu_7857_ce;
reg    grp_fu_7865_ce;
reg    grp_fu_7873_ce;
reg    grp_fu_7881_ce;
reg    grp_fu_7889_ce;
reg    grp_fu_7897_ce;
reg    grp_fu_7905_ce;
reg    grp_fu_7913_ce;
reg    grp_fu_7921_ce;
reg    grp_fu_7929_ce;
reg    grp_fu_7937_ce;
reg    grp_fu_7945_ce;
reg    grp_fu_7953_ce;
reg    grp_fu_7961_ce;
reg    grp_fu_7969_ce;
reg    grp_fu_7977_ce;
reg    grp_fu_7985_ce;
reg    grp_fu_7993_ce;
reg    grp_fu_8001_ce;
reg    grp_fu_8009_ce;
reg    grp_fu_8017_ce;
reg    grp_fu_8025_ce;
reg    grp_fu_8033_ce;
reg    grp_fu_8041_ce;
reg    grp_fu_8049_ce;
reg    grp_fu_8057_ce;
reg    grp_fu_8065_ce;
reg    grp_fu_8073_ce;
reg    grp_fu_8081_ce;
reg    grp_fu_8089_ce;
reg    grp_fu_8097_ce;
reg    grp_fu_8105_ce;
reg    grp_fu_8113_ce;
reg    grp_fu_8121_ce;
reg    grp_fu_8129_ce;
reg    grp_fu_8137_ce;
reg    grp_fu_8145_ce;
reg    grp_fu_8153_ce;
reg    grp_fu_8161_ce;
reg    grp_fu_8169_ce;
reg    grp_fu_8177_ce;
reg    grp_fu_8185_ce;
reg    grp_fu_8193_ce;
reg    grp_fu_8201_ce;
reg    grp_fu_8209_ce;
reg    grp_fu_8217_ce;
reg    grp_fu_8225_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg   [1:0] ap_NS_iter7_fsm;
reg   [1:0] ap_NS_iter8_fsm;
reg   [1:0] ap_NS_iter9_fsm;
reg   [1:0] ap_NS_iter10_fsm;
reg   [1:0] ap_NS_iter11_fsm;
reg   [1:0] ap_NS_iter12_fsm;
reg   [1:0] ap_NS_iter13_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
wire    ap_ST_iter5_fsm_state6_blk;
wire    ap_ST_iter6_fsm_state7_blk;
wire    ap_ST_iter7_fsm_state8_blk;
wire    ap_ST_iter8_fsm_state9_blk;
wire    ap_ST_iter9_fsm_state10_blk;
wire    ap_ST_iter10_fsm_state11_blk;
wire    ap_ST_iter11_fsm_state12_blk;
wire    ap_ST_iter12_fsm_state13_blk;
reg    ap_ST_iter13_fsm_state14_blk;
wire    ap_start_int;
reg    ap_condition_9038;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_CS_iter0_fsm = 1'd1;
//#0 ap_CS_iter1_fsm = 2'd1;
//#0 ap_CS_iter2_fsm = 2'd1;
//#0 ap_CS_iter3_fsm = 2'd1;
//#0 ap_CS_iter4_fsm = 2'd1;
//#0 ap_CS_iter5_fsm = 2'd1;
//#0 ap_CS_iter6_fsm = 2'd1;
//#0 ap_CS_iter7_fsm = 2'd1;
//#0 ap_CS_iter8_fsm = 2'd1;
//#0 ap_CS_iter9_fsm = 2'd1;
//#0 ap_CS_iter10_fsm = 2'd1;
//#0 ap_CS_iter11_fsm = 2'd1;
//#0 ap_CS_iter12_fsm = 2'd1;
//#0 ap_CS_iter13_fsm = 2'd1;
//#0 ap_done_reg = 1'b0;
end

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_8259),
    .din1(grp_fu_2861_p1),
    .ce(grp_fu_2861_ce),
    .dout(grp_fu_2861_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2870_p0),
    .din1(grp_fu_2870_p1),
    .ce(grp_fu_2870_ce),
    .dout(grp_fu_2870_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2879_p0),
    .din1(grp_fu_2879_p1),
    .ce(grp_fu_2879_ce),
    .dout(grp_fu_2879_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2888_p0),
    .din1(grp_fu_2888_p1),
    .ce(grp_fu_2888_ce),
    .dout(grp_fu_2888_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2897_p0),
    .din1(grp_fu_2897_p1),
    .ce(grp_fu_2897_ce),
    .dout(grp_fu_2897_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2906_p0),
    .din1(grp_fu_2906_p1),
    .ce(grp_fu_2906_ce),
    .dout(grp_fu_2906_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2915_p0),
    .din1(grp_fu_2915_p1),
    .ce(grp_fu_2915_ce),
    .dout(grp_fu_2915_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2924_p0),
    .din1(grp_fu_2924_p1),
    .ce(grp_fu_2924_ce),
    .dout(grp_fu_2924_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_reg_8299),
    .din1(grp_fu_2936_p1),
    .ce(grp_fu_2936_ce),
    .dout(grp_fu_2936_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2942_p0),
    .din1(grp_fu_2942_p1),
    .ce(grp_fu_2942_ce),
    .dout(grp_fu_2942_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2948_p0),
    .din1(grp_fu_2948_p1),
    .ce(grp_fu_2948_ce),
    .dout(grp_fu_2948_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2954_p0),
    .din1(grp_fu_2954_p1),
    .ce(grp_fu_2954_ce),
    .dout(grp_fu_2954_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2960_p0),
    .din1(grp_fu_2960_p1),
    .ce(grp_fu_2960_ce),
    .dout(grp_fu_2960_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2966_p0),
    .din1(grp_fu_2966_p1),
    .ce(grp_fu_2966_ce),
    .dout(grp_fu_2966_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2972_p0),
    .din1(grp_fu_2972_p1),
    .ce(grp_fu_2972_ce),
    .dout(grp_fu_2972_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2978_p0),
    .din1(grp_fu_2978_p1),
    .ce(grp_fu_2978_ce),
    .dout(grp_fu_2978_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_15_reg_8339),
    .din1(grp_fu_2990_p1),
    .ce(grp_fu_2990_ce),
    .dout(grp_fu_2990_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2996_p0),
    .din1(grp_fu_2996_p1),
    .ce(grp_fu_2996_ce),
    .dout(grp_fu_2996_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3002_p0),
    .din1(grp_fu_3002_p1),
    .ce(grp_fu_3002_ce),
    .dout(grp_fu_3002_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3008_p0),
    .din1(grp_fu_3008_p1),
    .ce(grp_fu_3008_ce),
    .dout(grp_fu_3008_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3014_p0),
    .din1(grp_fu_3014_p1),
    .ce(grp_fu_3014_ce),
    .dout(grp_fu_3014_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3020_p0),
    .din1(grp_fu_3020_p1),
    .ce(grp_fu_3020_ce),
    .dout(grp_fu_3020_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3026_p0),
    .din1(grp_fu_3026_p1),
    .ce(grp_fu_3026_ce),
    .dout(grp_fu_3026_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3032_p0),
    .din1(grp_fu_3032_p1),
    .ce(grp_fu_3032_ce),
    .dout(grp_fu_3032_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_reg_8379),
    .din1(grp_fu_3044_p1),
    .ce(grp_fu_3044_ce),
    .dout(grp_fu_3044_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3050_p0),
    .din1(grp_fu_3050_p1),
    .ce(grp_fu_3050_ce),
    .dout(grp_fu_3050_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3056_p0),
    .din1(grp_fu_3056_p1),
    .ce(grp_fu_3056_ce),
    .dout(grp_fu_3056_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3062_p0),
    .din1(grp_fu_3062_p1),
    .ce(grp_fu_3062_ce),
    .dout(grp_fu_3062_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3068_p0),
    .din1(grp_fu_3068_p1),
    .ce(grp_fu_3068_ce),
    .dout(grp_fu_3068_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3074_p0),
    .din1(grp_fu_3074_p1),
    .ce(grp_fu_3074_ce),
    .dout(grp_fu_3074_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3080_p0),
    .din1(grp_fu_3080_p1),
    .ce(grp_fu_3080_ce),
    .dout(grp_fu_3080_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3086_p0),
    .din1(grp_fu_3086_p1),
    .ce(grp_fu_3086_ce),
    .dout(grp_fu_3086_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_31_reg_8419),
    .din1(grp_fu_3098_p1),
    .ce(grp_fu_3098_ce),
    .dout(grp_fu_3098_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3104_p0),
    .din1(grp_fu_3104_p1),
    .ce(grp_fu_3104_ce),
    .dout(grp_fu_3104_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3110_p0),
    .din1(grp_fu_3110_p1),
    .ce(grp_fu_3110_ce),
    .dout(grp_fu_3110_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3116_p0),
    .din1(grp_fu_3116_p1),
    .ce(grp_fu_3116_ce),
    .dout(grp_fu_3116_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3122_p0),
    .din1(grp_fu_3122_p1),
    .ce(grp_fu_3122_ce),
    .dout(grp_fu_3122_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3128_p0),
    .din1(grp_fu_3128_p1),
    .ce(grp_fu_3128_ce),
    .dout(grp_fu_3128_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3134_p0),
    .din1(grp_fu_3134_p1),
    .ce(grp_fu_3134_ce),
    .dout(grp_fu_3134_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3140_p0),
    .din1(grp_fu_3140_p1),
    .ce(grp_fu_3140_ce),
    .dout(grp_fu_3140_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_39_reg_8459),
    .din1(grp_fu_3152_p1),
    .ce(grp_fu_3152_ce),
    .dout(grp_fu_3152_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3158_p0),
    .din1(grp_fu_3158_p1),
    .ce(grp_fu_3158_ce),
    .dout(grp_fu_3158_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3164_p0),
    .din1(grp_fu_3164_p1),
    .ce(grp_fu_3164_ce),
    .dout(grp_fu_3164_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3170_p0),
    .din1(grp_fu_3170_p1),
    .ce(grp_fu_3170_ce),
    .dout(grp_fu_3170_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3176_p0),
    .din1(grp_fu_3176_p1),
    .ce(grp_fu_3176_ce),
    .dout(grp_fu_3176_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3182_p0),
    .din1(grp_fu_3182_p1),
    .ce(grp_fu_3182_ce),
    .dout(grp_fu_3182_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3188_p0),
    .din1(grp_fu_3188_p1),
    .ce(grp_fu_3188_ce),
    .dout(grp_fu_3188_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3194_p0),
    .din1(grp_fu_3194_p1),
    .ce(grp_fu_3194_ce),
    .dout(grp_fu_3194_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_47_reg_8499),
    .din1(grp_fu_3206_p1),
    .ce(grp_fu_3206_ce),
    .dout(grp_fu_3206_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3212_p0),
    .din1(grp_fu_3212_p1),
    .ce(grp_fu_3212_ce),
    .dout(grp_fu_3212_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3218_p0),
    .din1(grp_fu_3218_p1),
    .ce(grp_fu_3218_ce),
    .dout(grp_fu_3218_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3224_p0),
    .din1(grp_fu_3224_p1),
    .ce(grp_fu_3224_ce),
    .dout(grp_fu_3224_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3230_p0),
    .din1(grp_fu_3230_p1),
    .ce(grp_fu_3230_ce),
    .dout(grp_fu_3230_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3236_p0),
    .din1(grp_fu_3236_p1),
    .ce(grp_fu_3236_ce),
    .dout(grp_fu_3236_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3242_p0),
    .din1(grp_fu_3242_p1),
    .ce(grp_fu_3242_ce),
    .dout(grp_fu_3242_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3248_p0),
    .din1(grp_fu_3248_p1),
    .ce(grp_fu_3248_ce),
    .dout(grp_fu_3248_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_55_reg_8539),
    .din1(grp_fu_3260_p1),
    .ce(grp_fu_3260_ce),
    .dout(grp_fu_3260_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3266_p0),
    .din1(grp_fu_3266_p1),
    .ce(grp_fu_3266_ce),
    .dout(grp_fu_3266_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3272_p0),
    .din1(grp_fu_3272_p1),
    .ce(grp_fu_3272_ce),
    .dout(grp_fu_3272_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3278_p0),
    .din1(grp_fu_3278_p1),
    .ce(grp_fu_3278_ce),
    .dout(grp_fu_3278_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3284_p0),
    .din1(grp_fu_3284_p1),
    .ce(grp_fu_3284_ce),
    .dout(grp_fu_3284_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3290_p0),
    .din1(grp_fu_3290_p1),
    .ce(grp_fu_3290_ce),
    .dout(grp_fu_3290_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3296_p0),
    .din1(grp_fu_3296_p1),
    .ce(grp_fu_3296_ce),
    .dout(grp_fu_3296_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3302_p0),
    .din1(grp_fu_3302_p1),
    .ce(grp_fu_3302_ce),
    .dout(grp_fu_3302_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3362_p0),
    .din1(grp_fu_3362_p1),
    .ce(grp_fu_3362_ce),
    .dout(grp_fu_3362_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3371_p0),
    .din1(grp_fu_3371_p1),
    .ce(grp_fu_3371_ce),
    .dout(grp_fu_3371_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3380_p0),
    .din1(grp_fu_3380_p1),
    .ce(grp_fu_3380_ce),
    .dout(grp_fu_3380_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3389_p0),
    .din1(grp_fu_3389_p1),
    .ce(grp_fu_3389_ce),
    .dout(grp_fu_3389_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3398_p0),
    .din1(grp_fu_3398_p1),
    .ce(grp_fu_3398_ce),
    .dout(grp_fu_3398_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3407_p0),
    .din1(grp_fu_3407_p1),
    .ce(grp_fu_3407_ce),
    .dout(grp_fu_3407_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3416_p0),
    .din1(grp_fu_3416_p1),
    .ce(grp_fu_3416_ce),
    .dout(grp_fu_3416_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3425_p0),
    .din1(grp_fu_3425_p1),
    .ce(grp_fu_3425_ce),
    .dout(grp_fu_3425_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3434_p0),
    .din1(grp_fu_3434_p1),
    .ce(grp_fu_3434_ce),
    .dout(grp_fu_3434_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3440_p0),
    .din1(grp_fu_3440_p1),
    .ce(grp_fu_3440_ce),
    .dout(grp_fu_3440_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3446_p0),
    .din1(grp_fu_3446_p1),
    .ce(grp_fu_3446_ce),
    .dout(grp_fu_3446_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3452_p0),
    .din1(grp_fu_3452_p1),
    .ce(grp_fu_3452_ce),
    .dout(grp_fu_3452_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3458_p0),
    .din1(grp_fu_3458_p1),
    .ce(grp_fu_3458_ce),
    .dout(grp_fu_3458_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3464_p0),
    .din1(grp_fu_3464_p1),
    .ce(grp_fu_3464_ce),
    .dout(grp_fu_3464_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3470_p0),
    .din1(grp_fu_3470_p1),
    .ce(grp_fu_3470_ce),
    .dout(grp_fu_3470_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3476_p0),
    .din1(grp_fu_3476_p1),
    .ce(grp_fu_3476_ce),
    .dout(grp_fu_3476_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3485_p0),
    .din1(grp_fu_3485_p1),
    .ce(grp_fu_3485_ce),
    .dout(grp_fu_3485_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3491_p0),
    .din1(grp_fu_3491_p1),
    .ce(grp_fu_3491_ce),
    .dout(grp_fu_3491_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3497_p0),
    .din1(grp_fu_3497_p1),
    .ce(grp_fu_3497_ce),
    .dout(grp_fu_3497_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3503_p0),
    .din1(grp_fu_3503_p1),
    .ce(grp_fu_3503_ce),
    .dout(grp_fu_3503_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3509_p0),
    .din1(grp_fu_3509_p1),
    .ce(grp_fu_3509_ce),
    .dout(grp_fu_3509_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3515_p0),
    .din1(grp_fu_3515_p1),
    .ce(grp_fu_3515_ce),
    .dout(grp_fu_3515_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3521_p0),
    .din1(grp_fu_3521_p1),
    .ce(grp_fu_3521_ce),
    .dout(grp_fu_3521_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3527_p0),
    .din1(grp_fu_3527_p1),
    .ce(grp_fu_3527_ce),
    .dout(grp_fu_3527_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3536_p0),
    .din1(grp_fu_3536_p1),
    .ce(grp_fu_3536_ce),
    .dout(grp_fu_3536_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3542_p0),
    .din1(grp_fu_3542_p1),
    .ce(grp_fu_3542_ce),
    .dout(grp_fu_3542_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3548_p0),
    .din1(grp_fu_3548_p1),
    .ce(grp_fu_3548_ce),
    .dout(grp_fu_3548_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3554_p0),
    .din1(grp_fu_3554_p1),
    .ce(grp_fu_3554_ce),
    .dout(grp_fu_3554_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3560_p0),
    .din1(grp_fu_3560_p1),
    .ce(grp_fu_3560_ce),
    .dout(grp_fu_3560_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3566_p0),
    .din1(grp_fu_3566_p1),
    .ce(grp_fu_3566_ce),
    .dout(grp_fu_3566_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3572_p0),
    .din1(grp_fu_3572_p1),
    .ce(grp_fu_3572_ce),
    .dout(grp_fu_3572_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3578_p0),
    .din1(grp_fu_3578_p1),
    .ce(grp_fu_3578_ce),
    .dout(grp_fu_3578_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3587_p0),
    .din1(grp_fu_3587_p1),
    .ce(grp_fu_3587_ce),
    .dout(grp_fu_3587_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3593_p0),
    .din1(grp_fu_3593_p1),
    .ce(grp_fu_3593_ce),
    .dout(grp_fu_3593_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3599_p0),
    .din1(grp_fu_3599_p1),
    .ce(grp_fu_3599_ce),
    .dout(grp_fu_3599_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3605_p0),
    .din1(grp_fu_3605_p1),
    .ce(grp_fu_3605_ce),
    .dout(grp_fu_3605_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3611_p0),
    .din1(grp_fu_3611_p1),
    .ce(grp_fu_3611_ce),
    .dout(grp_fu_3611_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3617_p0),
    .din1(grp_fu_3617_p1),
    .ce(grp_fu_3617_ce),
    .dout(grp_fu_3617_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3623_p0),
    .din1(grp_fu_3623_p1),
    .ce(grp_fu_3623_ce),
    .dout(grp_fu_3623_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3629_p0),
    .din1(grp_fu_3629_p1),
    .ce(grp_fu_3629_ce),
    .dout(grp_fu_3629_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3638_p0),
    .din1(grp_fu_3638_p1),
    .ce(grp_fu_3638_ce),
    .dout(grp_fu_3638_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3644_p0),
    .din1(grp_fu_3644_p1),
    .ce(grp_fu_3644_ce),
    .dout(grp_fu_3644_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3650_p0),
    .din1(grp_fu_3650_p1),
    .ce(grp_fu_3650_ce),
    .dout(grp_fu_3650_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3656_p0),
    .din1(grp_fu_3656_p1),
    .ce(grp_fu_3656_ce),
    .dout(grp_fu_3656_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3662_p0),
    .din1(grp_fu_3662_p1),
    .ce(grp_fu_3662_ce),
    .dout(grp_fu_3662_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3668_p0),
    .din1(grp_fu_3668_p1),
    .ce(grp_fu_3668_ce),
    .dout(grp_fu_3668_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3674_p0),
    .din1(grp_fu_3674_p1),
    .ce(grp_fu_3674_ce),
    .dout(grp_fu_3674_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3680_p0),
    .din1(grp_fu_3680_p1),
    .ce(grp_fu_3680_ce),
    .dout(grp_fu_3680_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3689_p0),
    .din1(grp_fu_3689_p1),
    .ce(grp_fu_3689_ce),
    .dout(grp_fu_3689_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3695_p0),
    .din1(grp_fu_3695_p1),
    .ce(grp_fu_3695_ce),
    .dout(grp_fu_3695_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3701_p0),
    .din1(grp_fu_3701_p1),
    .ce(grp_fu_3701_ce),
    .dout(grp_fu_3701_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3707_p0),
    .din1(grp_fu_3707_p1),
    .ce(grp_fu_3707_ce),
    .dout(grp_fu_3707_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3713_p0),
    .din1(grp_fu_3713_p1),
    .ce(grp_fu_3713_ce),
    .dout(grp_fu_3713_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3719_p0),
    .din1(grp_fu_3719_p1),
    .ce(grp_fu_3719_ce),
    .dout(grp_fu_3719_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3725_p0),
    .din1(grp_fu_3725_p1),
    .ce(grp_fu_3725_ce),
    .dout(grp_fu_3725_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3731_p0),
    .din1(grp_fu_3731_p1),
    .ce(grp_fu_3731_ce),
    .dout(grp_fu_3731_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3740_p0),
    .din1(grp_fu_3740_p1),
    .ce(grp_fu_3740_ce),
    .dout(grp_fu_3740_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3746_p0),
    .din1(grp_fu_3746_p1),
    .ce(grp_fu_3746_ce),
    .dout(grp_fu_3746_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3752_p0),
    .din1(grp_fu_3752_p1),
    .ce(grp_fu_3752_ce),
    .dout(grp_fu_3752_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3758_p0),
    .din1(grp_fu_3758_p1),
    .ce(grp_fu_3758_ce),
    .dout(grp_fu_3758_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3764_p0),
    .din1(grp_fu_3764_p1),
    .ce(grp_fu_3764_ce),
    .dout(grp_fu_3764_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3770_p0),
    .din1(grp_fu_3770_p1),
    .ce(grp_fu_3770_ce),
    .dout(grp_fu_3770_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3776_p0),
    .din1(grp_fu_3776_p1),
    .ce(grp_fu_3776_ce),
    .dout(grp_fu_3776_p2)
);

GEMM_PERMUTE_mul_8s_5s_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_3_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3782_p0),
    .din1(grp_fu_3782_p1),
    .ce(grp_fu_3782_ce),
    .dout(grp_fu_3782_p2)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5353_p0),
    .din1(grp_fu_5353_p1),
    .din2(ret_V_1_reg_9364),
    .ce(grp_fu_5353_ce),
    .dout(grp_fu_5353_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5361_p0),
    .din1(grp_fu_5361_p1),
    .din2(ret_V_8_reg_9393),
    .ce(grp_fu_5361_ce),
    .dout(grp_fu_5361_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5369_p0),
    .din1(grp_fu_5369_p1),
    .din2(ret_V_16_reg_9410),
    .ce(grp_fu_5369_ce),
    .dout(grp_fu_5369_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5377_p0),
    .din1(grp_fu_5377_p1),
    .din2(ret_V_24_reg_9427),
    .ce(grp_fu_5377_ce),
    .dout(grp_fu_5377_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5385_p0),
    .din1(grp_fu_5385_p1),
    .din2(ret_V_32_reg_9444),
    .ce(grp_fu_5385_ce),
    .dout(grp_fu_5385_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5393_p0),
    .din1(grp_fu_5393_p1),
    .din2(ret_V_40_reg_9461),
    .ce(grp_fu_5393_ce),
    .dout(grp_fu_5393_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5401_p0),
    .din1(grp_fu_5401_p1),
    .din2(ret_V_48_reg_9478),
    .ce(grp_fu_5401_ce),
    .dout(grp_fu_5401_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5409_p0),
    .din1(grp_fu_5409_p1),
    .din2(ret_V_56_reg_9495),
    .ce(grp_fu_5409_ce),
    .dout(grp_fu_5409_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5417_p0),
    .din1(grp_fu_5417_p1),
    .din2(ret_V_65_reg_9512),
    .ce(grp_fu_5417_ce),
    .dout(grp_fu_5417_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5425_p0),
    .din1(grp_fu_5425_p1),
    .din2(ret_V_72_reg_9529),
    .ce(grp_fu_5425_ce),
    .dout(grp_fu_5425_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5433_p0),
    .din1(grp_fu_5433_p1),
    .din2(ret_V_80_reg_9534),
    .ce(grp_fu_5433_ce),
    .dout(grp_fu_5433_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5441_p0),
    .din1(grp_fu_5441_p1),
    .din2(ret_V_88_reg_9539),
    .ce(grp_fu_5441_ce),
    .dout(grp_fu_5441_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5449_p0),
    .din1(grp_fu_5449_p1),
    .din2(ret_V_96_reg_9544),
    .ce(grp_fu_5449_ce),
    .dout(grp_fu_5449_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5457_p0),
    .din1(grp_fu_5457_p1),
    .din2(ret_V_104_reg_9549),
    .ce(grp_fu_5457_ce),
    .dout(grp_fu_5457_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5465_p0),
    .din1(grp_fu_5465_p1),
    .din2(ret_V_112_reg_9554),
    .ce(grp_fu_5465_ce),
    .dout(grp_fu_5465_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5473_p0),
    .din1(grp_fu_5473_p1),
    .din2(ret_V_120_reg_9559),
    .ce(grp_fu_5473_ce),
    .dout(grp_fu_5473_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5481_p0),
    .din1(grp_fu_5481_p1),
    .din2(ret_V_129_reg_9564),
    .ce(grp_fu_5481_ce),
    .dout(grp_fu_5481_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5489_p0),
    .din1(grp_fu_5489_p1),
    .din2(ret_V_136_reg_9581),
    .ce(grp_fu_5489_ce),
    .dout(grp_fu_5489_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5497_p0),
    .din1(grp_fu_5497_p1),
    .din2(ret_V_144_reg_9586),
    .ce(grp_fu_5497_ce),
    .dout(grp_fu_5497_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5505_p0),
    .din1(grp_fu_5505_p1),
    .din2(ret_V_152_reg_9591),
    .ce(grp_fu_5505_ce),
    .dout(grp_fu_5505_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5513_p0),
    .din1(grp_fu_5513_p1),
    .din2(ret_V_160_reg_9596),
    .ce(grp_fu_5513_ce),
    .dout(grp_fu_5513_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5521_p0),
    .din1(grp_fu_5521_p1),
    .din2(ret_V_168_reg_9601),
    .ce(grp_fu_5521_ce),
    .dout(grp_fu_5521_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5529_p0),
    .din1(grp_fu_5529_p1),
    .din2(ret_V_176_reg_9606),
    .ce(grp_fu_5529_ce),
    .dout(grp_fu_5529_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5537_p0),
    .din1(grp_fu_5537_p1),
    .din2(ret_V_184_reg_9611),
    .ce(grp_fu_5537_ce),
    .dout(grp_fu_5537_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5545_p0),
    .din1(grp_fu_5545_p1),
    .din2(ret_V_193_reg_9616),
    .ce(grp_fu_5545_ce),
    .dout(grp_fu_5545_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5553_p0),
    .din1(grp_fu_5553_p1),
    .din2(ret_V_200_reg_9633),
    .ce(grp_fu_5553_ce),
    .dout(grp_fu_5553_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5561_p0),
    .din1(grp_fu_5561_p1),
    .din2(ret_V_208_reg_9638),
    .ce(grp_fu_5561_ce),
    .dout(grp_fu_5561_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5569_p0),
    .din1(grp_fu_5569_p1),
    .din2(ret_V_216_reg_9643),
    .ce(grp_fu_5569_ce),
    .dout(grp_fu_5569_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5577_p0),
    .din1(grp_fu_5577_p1),
    .din2(ret_V_224_reg_9648),
    .ce(grp_fu_5577_ce),
    .dout(grp_fu_5577_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5585_p0),
    .din1(grp_fu_5585_p1),
    .din2(ret_V_232_reg_9653),
    .ce(grp_fu_5585_ce),
    .dout(grp_fu_5585_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5593_p0),
    .din1(grp_fu_5593_p1),
    .din2(ret_V_240_reg_9658),
    .ce(grp_fu_5593_ce),
    .dout(grp_fu_5593_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5601_p0),
    .din1(grp_fu_5601_p1),
    .din2(ret_V_248_reg_9663),
    .ce(grp_fu_5601_ce),
    .dout(grp_fu_5601_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5609_p0),
    .din1(grp_fu_5609_p1),
    .din2(ret_V_257_reg_9668),
    .ce(grp_fu_5609_ce),
    .dout(grp_fu_5609_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5617_p0),
    .din1(grp_fu_5617_p1),
    .din2(ret_V_264_reg_9685),
    .ce(grp_fu_5617_ce),
    .dout(grp_fu_5617_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5625_p0),
    .din1(grp_fu_5625_p1),
    .din2(ret_V_272_reg_9690),
    .ce(grp_fu_5625_ce),
    .dout(grp_fu_5625_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5633_p0),
    .din1(grp_fu_5633_p1),
    .din2(ret_V_280_reg_9695),
    .ce(grp_fu_5633_ce),
    .dout(grp_fu_5633_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5641_p0),
    .din1(grp_fu_5641_p1),
    .din2(ret_V_288_reg_9700),
    .ce(grp_fu_5641_ce),
    .dout(grp_fu_5641_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5649_p0),
    .din1(grp_fu_5649_p1),
    .din2(ret_V_296_reg_9705),
    .ce(grp_fu_5649_ce),
    .dout(grp_fu_5649_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5657_p0),
    .din1(grp_fu_5657_p1),
    .din2(ret_V_304_reg_9710),
    .ce(grp_fu_5657_ce),
    .dout(grp_fu_5657_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5665_p0),
    .din1(grp_fu_5665_p1),
    .din2(ret_V_312_reg_9715),
    .ce(grp_fu_5665_ce),
    .dout(grp_fu_5665_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5673_p0),
    .din1(grp_fu_5673_p1),
    .din2(ret_V_321_reg_9720),
    .ce(grp_fu_5673_ce),
    .dout(grp_fu_5673_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5681_p0),
    .din1(grp_fu_5681_p1),
    .din2(ret_V_328_reg_9737),
    .ce(grp_fu_5681_ce),
    .dout(grp_fu_5681_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5689_p0),
    .din1(grp_fu_5689_p1),
    .din2(ret_V_336_reg_9742),
    .ce(grp_fu_5689_ce),
    .dout(grp_fu_5689_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5697_p0),
    .din1(grp_fu_5697_p1),
    .din2(ret_V_344_reg_9747),
    .ce(grp_fu_5697_ce),
    .dout(grp_fu_5697_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5705_p0),
    .din1(grp_fu_5705_p1),
    .din2(ret_V_352_reg_9752),
    .ce(grp_fu_5705_ce),
    .dout(grp_fu_5705_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5713_p0),
    .din1(grp_fu_5713_p1),
    .din2(ret_V_360_reg_9757),
    .ce(grp_fu_5713_ce),
    .dout(grp_fu_5713_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5721_p0),
    .din1(grp_fu_5721_p1),
    .din2(ret_V_368_reg_9762),
    .ce(grp_fu_5721_ce),
    .dout(grp_fu_5721_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5729_p0),
    .din1(grp_fu_5729_p1),
    .din2(ret_V_376_reg_9767),
    .ce(grp_fu_5729_ce),
    .dout(grp_fu_5729_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5737_p0),
    .din1(grp_fu_5737_p1),
    .din2(ret_V_385_reg_9772),
    .ce(grp_fu_5737_ce),
    .dout(grp_fu_5737_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5745_p0),
    .din1(grp_fu_5745_p1),
    .din2(ret_V_392_reg_9789),
    .ce(grp_fu_5745_ce),
    .dout(grp_fu_5745_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5753_p0),
    .din1(grp_fu_5753_p1),
    .din2(ret_V_400_reg_9794),
    .ce(grp_fu_5753_ce),
    .dout(grp_fu_5753_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5761_p0),
    .din1(grp_fu_5761_p1),
    .din2(ret_V_408_reg_9799),
    .ce(grp_fu_5761_ce),
    .dout(grp_fu_5761_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5769_p0),
    .din1(grp_fu_5769_p1),
    .din2(ret_V_416_reg_9804),
    .ce(grp_fu_5769_ce),
    .dout(grp_fu_5769_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5777_p0),
    .din1(grp_fu_5777_p1),
    .din2(ret_V_424_reg_9809),
    .ce(grp_fu_5777_ce),
    .dout(grp_fu_5777_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5785_p0),
    .din1(grp_fu_5785_p1),
    .din2(ret_V_432_reg_9814),
    .ce(grp_fu_5785_ce),
    .dout(grp_fu_5785_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5793_p0),
    .din1(grp_fu_5793_p1),
    .din2(ret_V_440_reg_9819),
    .ce(grp_fu_5793_ce),
    .dout(grp_fu_5793_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5801_p0),
    .din1(grp_fu_5801_p1),
    .din2(ret_V_449_reg_9824),
    .ce(grp_fu_5801_ce),
    .dout(grp_fu_5801_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5809_p0),
    .din1(grp_fu_5809_p1),
    .din2(ret_V_456_reg_9841),
    .ce(grp_fu_5809_ce),
    .dout(grp_fu_5809_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5817_p0),
    .din1(grp_fu_5817_p1),
    .din2(ret_V_464_reg_9846),
    .ce(grp_fu_5817_ce),
    .dout(grp_fu_5817_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5825_p0),
    .din1(grp_fu_5825_p1),
    .din2(ret_V_472_reg_9851),
    .ce(grp_fu_5825_ce),
    .dout(grp_fu_5825_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5833_p0),
    .din1(grp_fu_5833_p1),
    .din2(ret_V_480_reg_9856),
    .ce(grp_fu_5833_ce),
    .dout(grp_fu_5833_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5841_p0),
    .din1(grp_fu_5841_p1),
    .din2(ret_V_488_reg_9861),
    .ce(grp_fu_5841_ce),
    .dout(grp_fu_5841_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5849_p0),
    .din1(grp_fu_5849_p1),
    .din2(ret_V_496_reg_9866),
    .ce(grp_fu_5849_ce),
    .dout(grp_fu_5849_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5857_p0),
    .din1(grp_fu_5857_p1),
    .din2(ret_V_504_reg_9871),
    .ce(grp_fu_5857_ce),
    .dout(grp_fu_5857_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5865_p0),
    .din1(grp_fu_5865_p1),
    .din2(add_ln886_reg_10489),
    .ce(grp_fu_5865_ce),
    .dout(grp_fu_5865_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5871_p0),
    .din1(grp_fu_5871_p1),
    .din2(ret_V_5_reg_10484),
    .ce(grp_fu_5871_ce),
    .dout(grp_fu_5871_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5879_p0),
    .din1(grp_fu_5879_p1),
    .din2(add_ln886_7_reg_10499),
    .ce(grp_fu_5879_ce),
    .dout(grp_fu_5879_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5885_p0),
    .din1(grp_fu_5885_p1),
    .din2(ret_V_13_reg_10494),
    .ce(grp_fu_5885_ce),
    .dout(grp_fu_5885_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5893_p0),
    .din1(grp_fu_5893_p1),
    .din2(add_ln886_14_reg_10509),
    .ce(grp_fu_5893_ce),
    .dout(grp_fu_5893_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5899_p0),
    .din1(grp_fu_5899_p1),
    .din2(ret_V_21_reg_10504),
    .ce(grp_fu_5899_ce),
    .dout(grp_fu_5899_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5907_p0),
    .din1(grp_fu_5907_p1),
    .din2(add_ln886_21_reg_10519),
    .ce(grp_fu_5907_ce),
    .dout(grp_fu_5907_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5913_p0),
    .din1(grp_fu_5913_p1),
    .din2(ret_V_29_reg_10514),
    .ce(grp_fu_5913_ce),
    .dout(grp_fu_5913_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5921_p0),
    .din1(grp_fu_5921_p1),
    .din2(add_ln886_28_reg_10529),
    .ce(grp_fu_5921_ce),
    .dout(grp_fu_5921_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5927_p0),
    .din1(grp_fu_5927_p1),
    .din2(ret_V_37_reg_10524),
    .ce(grp_fu_5927_ce),
    .dout(grp_fu_5927_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5935_p0),
    .din1(grp_fu_5935_p1),
    .din2(add_ln886_35_reg_10539),
    .ce(grp_fu_5935_ce),
    .dout(grp_fu_5935_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5941_p0),
    .din1(grp_fu_5941_p1),
    .din2(ret_V_45_reg_10534),
    .ce(grp_fu_5941_ce),
    .dout(grp_fu_5941_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5949_p0),
    .din1(grp_fu_5949_p1),
    .din2(add_ln886_42_reg_10549),
    .ce(grp_fu_5949_ce),
    .dout(grp_fu_5949_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5955_p0),
    .din1(grp_fu_5955_p1),
    .din2(ret_V_53_reg_10544),
    .ce(grp_fu_5955_ce),
    .dout(grp_fu_5955_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5963_p0),
    .din1(grp_fu_5963_p1),
    .din2(add_ln886_49_reg_10559),
    .ce(grp_fu_5963_ce),
    .dout(grp_fu_5963_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5969_p0),
    .din1(grp_fu_5969_p1),
    .din2(ret_V_61_reg_10554),
    .ce(grp_fu_5969_ce),
    .dout(grp_fu_5969_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5977_p0),
    .din1(grp_fu_5977_p1),
    .din2(add_ln886_56_reg_10569),
    .ce(grp_fu_5977_ce),
    .dout(grp_fu_5977_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5983_p0),
    .din1(grp_fu_5983_p1),
    .din2(ret_V_69_reg_10564),
    .ce(grp_fu_5983_ce),
    .dout(grp_fu_5983_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5991_p0),
    .din1(grp_fu_5991_p1),
    .din2(add_ln886_63_reg_10579),
    .ce(grp_fu_5991_ce),
    .dout(grp_fu_5991_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5997_p0),
    .din1(grp_fu_5997_p1),
    .din2(ret_V_77_reg_10574),
    .ce(grp_fu_5997_ce),
    .dout(grp_fu_5997_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6005_p0),
    .din1(grp_fu_6005_p1),
    .din2(add_ln886_70_reg_10589),
    .ce(grp_fu_6005_ce),
    .dout(grp_fu_6005_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6011_p0),
    .din1(grp_fu_6011_p1),
    .din2(ret_V_85_reg_10584),
    .ce(grp_fu_6011_ce),
    .dout(grp_fu_6011_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6019_p0),
    .din1(grp_fu_6019_p1),
    .din2(add_ln886_77_reg_10599),
    .ce(grp_fu_6019_ce),
    .dout(grp_fu_6019_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6025_p0),
    .din1(grp_fu_6025_p1),
    .din2(ret_V_93_reg_10594),
    .ce(grp_fu_6025_ce),
    .dout(grp_fu_6025_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6033_p0),
    .din1(grp_fu_6033_p1),
    .din2(add_ln886_84_reg_10609),
    .ce(grp_fu_6033_ce),
    .dout(grp_fu_6033_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6039_p0),
    .din1(grp_fu_6039_p1),
    .din2(ret_V_101_reg_10604),
    .ce(grp_fu_6039_ce),
    .dout(grp_fu_6039_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6047_p0),
    .din1(grp_fu_6047_p1),
    .din2(add_ln886_91_reg_10619),
    .ce(grp_fu_6047_ce),
    .dout(grp_fu_6047_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6053_p0),
    .din1(grp_fu_6053_p1),
    .din2(ret_V_109_reg_10614),
    .ce(grp_fu_6053_ce),
    .dout(grp_fu_6053_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6061_p0),
    .din1(grp_fu_6061_p1),
    .din2(add_ln886_98_reg_10629),
    .ce(grp_fu_6061_ce),
    .dout(grp_fu_6061_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6067_p0),
    .din1(grp_fu_6067_p1),
    .din2(ret_V_117_reg_10624),
    .ce(grp_fu_6067_ce),
    .dout(grp_fu_6067_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6075_p0),
    .din1(grp_fu_6075_p1),
    .din2(add_ln886_105_reg_10639),
    .ce(grp_fu_6075_ce),
    .dout(grp_fu_6075_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6081_p0),
    .din1(grp_fu_6081_p1),
    .din2(ret_V_125_reg_10634),
    .ce(grp_fu_6081_ce),
    .dout(grp_fu_6081_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6089_p0),
    .din1(grp_fu_6089_p1),
    .din2(add_ln886_112_reg_10649),
    .ce(grp_fu_6089_ce),
    .dout(grp_fu_6089_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6095_p0),
    .din1(grp_fu_6095_p1),
    .din2(ret_V_133_reg_10644),
    .ce(grp_fu_6095_ce),
    .dout(grp_fu_6095_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6103_p0),
    .din1(grp_fu_6103_p1),
    .din2(add_ln886_119_reg_10659),
    .ce(grp_fu_6103_ce),
    .dout(grp_fu_6103_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6109_p0),
    .din1(grp_fu_6109_p1),
    .din2(ret_V_141_reg_10654),
    .ce(grp_fu_6109_ce),
    .dout(grp_fu_6109_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6117_p0),
    .din1(grp_fu_6117_p1),
    .din2(add_ln886_126_reg_10669),
    .ce(grp_fu_6117_ce),
    .dout(grp_fu_6117_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6123_p0),
    .din1(grp_fu_6123_p1),
    .din2(ret_V_149_reg_10664),
    .ce(grp_fu_6123_ce),
    .dout(grp_fu_6123_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6131_p0),
    .din1(grp_fu_6131_p1),
    .din2(add_ln886_133_reg_10679),
    .ce(grp_fu_6131_ce),
    .dout(grp_fu_6131_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6137_p0),
    .din1(grp_fu_6137_p1),
    .din2(ret_V_157_reg_10674),
    .ce(grp_fu_6137_ce),
    .dout(grp_fu_6137_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6145_p0),
    .din1(grp_fu_6145_p1),
    .din2(add_ln886_140_reg_10689),
    .ce(grp_fu_6145_ce),
    .dout(grp_fu_6145_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6151_p0),
    .din1(grp_fu_6151_p1),
    .din2(ret_V_165_reg_10684),
    .ce(grp_fu_6151_ce),
    .dout(grp_fu_6151_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6159_p0),
    .din1(grp_fu_6159_p1),
    .din2(add_ln886_147_reg_10699),
    .ce(grp_fu_6159_ce),
    .dout(grp_fu_6159_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6165_p0),
    .din1(grp_fu_6165_p1),
    .din2(ret_V_173_reg_10694),
    .ce(grp_fu_6165_ce),
    .dout(grp_fu_6165_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6173_p0),
    .din1(grp_fu_6173_p1),
    .din2(add_ln886_154_reg_10709),
    .ce(grp_fu_6173_ce),
    .dout(grp_fu_6173_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6179_p0),
    .din1(grp_fu_6179_p1),
    .din2(ret_V_181_reg_10704),
    .ce(grp_fu_6179_ce),
    .dout(grp_fu_6179_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6187_p0),
    .din1(grp_fu_6187_p1),
    .din2(add_ln886_161_reg_10719),
    .ce(grp_fu_6187_ce),
    .dout(grp_fu_6187_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6193_p0),
    .din1(grp_fu_6193_p1),
    .din2(ret_V_189_reg_10714),
    .ce(grp_fu_6193_ce),
    .dout(grp_fu_6193_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6201_p0),
    .din1(grp_fu_6201_p1),
    .din2(add_ln886_168_reg_10729),
    .ce(grp_fu_6201_ce),
    .dout(grp_fu_6201_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6207_p0),
    .din1(grp_fu_6207_p1),
    .din2(ret_V_197_reg_10724),
    .ce(grp_fu_6207_ce),
    .dout(grp_fu_6207_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6215_p0),
    .din1(grp_fu_6215_p1),
    .din2(add_ln886_175_reg_10739),
    .ce(grp_fu_6215_ce),
    .dout(grp_fu_6215_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6221_p0),
    .din1(grp_fu_6221_p1),
    .din2(ret_V_205_reg_10734),
    .ce(grp_fu_6221_ce),
    .dout(grp_fu_6221_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6229_p0),
    .din1(grp_fu_6229_p1),
    .din2(add_ln886_182_reg_10749),
    .ce(grp_fu_6229_ce),
    .dout(grp_fu_6229_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6235_p0),
    .din1(grp_fu_6235_p1),
    .din2(ret_V_213_reg_10744),
    .ce(grp_fu_6235_ce),
    .dout(grp_fu_6235_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6243_p0),
    .din1(grp_fu_6243_p1),
    .din2(add_ln886_189_reg_10759),
    .ce(grp_fu_6243_ce),
    .dout(grp_fu_6243_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6249_p0),
    .din1(grp_fu_6249_p1),
    .din2(ret_V_221_reg_10754),
    .ce(grp_fu_6249_ce),
    .dout(grp_fu_6249_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6257_p0),
    .din1(grp_fu_6257_p1),
    .din2(add_ln886_196_reg_10769),
    .ce(grp_fu_6257_ce),
    .dout(grp_fu_6257_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6263_p0),
    .din1(grp_fu_6263_p1),
    .din2(ret_V_229_reg_10764),
    .ce(grp_fu_6263_ce),
    .dout(grp_fu_6263_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6271_p0),
    .din1(grp_fu_6271_p1),
    .din2(add_ln886_203_reg_10779),
    .ce(grp_fu_6271_ce),
    .dout(grp_fu_6271_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6277_p0),
    .din1(grp_fu_6277_p1),
    .din2(ret_V_237_reg_10774),
    .ce(grp_fu_6277_ce),
    .dout(grp_fu_6277_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6285_p0),
    .din1(grp_fu_6285_p1),
    .din2(add_ln886_210_reg_10789),
    .ce(grp_fu_6285_ce),
    .dout(grp_fu_6285_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6291_p0),
    .din1(grp_fu_6291_p1),
    .din2(ret_V_245_reg_10784),
    .ce(grp_fu_6291_ce),
    .dout(grp_fu_6291_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6299_p0),
    .din1(grp_fu_6299_p1),
    .din2(add_ln886_217_reg_10799),
    .ce(grp_fu_6299_ce),
    .dout(grp_fu_6299_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6305_p0),
    .din1(grp_fu_6305_p1),
    .din2(ret_V_253_reg_10794),
    .ce(grp_fu_6305_ce),
    .dout(grp_fu_6305_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6313_p0),
    .din1(grp_fu_6313_p1),
    .din2(add_ln886_224_reg_10809),
    .ce(grp_fu_6313_ce),
    .dout(grp_fu_6313_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6319_p0),
    .din1(grp_fu_6319_p1),
    .din2(ret_V_261_reg_10804),
    .ce(grp_fu_6319_ce),
    .dout(grp_fu_6319_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6327_p0),
    .din1(grp_fu_6327_p1),
    .din2(add_ln886_231_reg_10819),
    .ce(grp_fu_6327_ce),
    .dout(grp_fu_6327_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U260(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6333_p0),
    .din1(grp_fu_6333_p1),
    .din2(ret_V_269_reg_10814),
    .ce(grp_fu_6333_ce),
    .dout(grp_fu_6333_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6341_p0),
    .din1(grp_fu_6341_p1),
    .din2(add_ln886_238_reg_10829),
    .ce(grp_fu_6341_ce),
    .dout(grp_fu_6341_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6347_p0),
    .din1(grp_fu_6347_p1),
    .din2(ret_V_277_reg_10824),
    .ce(grp_fu_6347_ce),
    .dout(grp_fu_6347_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6355_p0),
    .din1(grp_fu_6355_p1),
    .din2(add_ln886_245_reg_10839),
    .ce(grp_fu_6355_ce),
    .dout(grp_fu_6355_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6361_p0),
    .din1(grp_fu_6361_p1),
    .din2(ret_V_285_reg_10834),
    .ce(grp_fu_6361_ce),
    .dout(grp_fu_6361_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6369_p0),
    .din1(grp_fu_6369_p1),
    .din2(add_ln886_252_reg_10849),
    .ce(grp_fu_6369_ce),
    .dout(grp_fu_6369_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6375_p0),
    .din1(grp_fu_6375_p1),
    .din2(ret_V_293_reg_10844),
    .ce(grp_fu_6375_ce),
    .dout(grp_fu_6375_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6383_p0),
    .din1(grp_fu_6383_p1),
    .din2(add_ln886_259_reg_10859),
    .ce(grp_fu_6383_ce),
    .dout(grp_fu_6383_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6389_p0),
    .din1(grp_fu_6389_p1),
    .din2(ret_V_301_reg_10854),
    .ce(grp_fu_6389_ce),
    .dout(grp_fu_6389_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6397_p0),
    .din1(grp_fu_6397_p1),
    .din2(add_ln886_266_reg_10869),
    .ce(grp_fu_6397_ce),
    .dout(grp_fu_6397_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6403_p0),
    .din1(grp_fu_6403_p1),
    .din2(ret_V_309_reg_10864),
    .ce(grp_fu_6403_ce),
    .dout(grp_fu_6403_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6411_p0),
    .din1(grp_fu_6411_p1),
    .din2(add_ln886_273_reg_10879),
    .ce(grp_fu_6411_ce),
    .dout(grp_fu_6411_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6417_p0),
    .din1(grp_fu_6417_p1),
    .din2(ret_V_317_reg_10874),
    .ce(grp_fu_6417_ce),
    .dout(grp_fu_6417_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6425_p0),
    .din1(grp_fu_6425_p1),
    .din2(add_ln886_280_reg_10889),
    .ce(grp_fu_6425_ce),
    .dout(grp_fu_6425_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6431_p0),
    .din1(grp_fu_6431_p1),
    .din2(ret_V_325_reg_10884),
    .ce(grp_fu_6431_ce),
    .dout(grp_fu_6431_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6439_p0),
    .din1(grp_fu_6439_p1),
    .din2(add_ln886_287_reg_10899),
    .ce(grp_fu_6439_ce),
    .dout(grp_fu_6439_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6445_p0),
    .din1(grp_fu_6445_p1),
    .din2(ret_V_333_reg_10894),
    .ce(grp_fu_6445_ce),
    .dout(grp_fu_6445_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U277(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6453_p0),
    .din1(grp_fu_6453_p1),
    .din2(add_ln886_294_reg_10909),
    .ce(grp_fu_6453_ce),
    .dout(grp_fu_6453_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U278(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6459_p0),
    .din1(grp_fu_6459_p1),
    .din2(ret_V_341_reg_10904),
    .ce(grp_fu_6459_ce),
    .dout(grp_fu_6459_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U279(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6467_p0),
    .din1(grp_fu_6467_p1),
    .din2(add_ln886_301_reg_10919),
    .ce(grp_fu_6467_ce),
    .dout(grp_fu_6467_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U280(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6473_p0),
    .din1(grp_fu_6473_p1),
    .din2(ret_V_349_reg_10914),
    .ce(grp_fu_6473_ce),
    .dout(grp_fu_6473_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U281(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6481_p0),
    .din1(grp_fu_6481_p1),
    .din2(add_ln886_308_reg_10929),
    .ce(grp_fu_6481_ce),
    .dout(grp_fu_6481_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6487_p0),
    .din1(grp_fu_6487_p1),
    .din2(ret_V_357_reg_10924),
    .ce(grp_fu_6487_ce),
    .dout(grp_fu_6487_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6495_p0),
    .din1(grp_fu_6495_p1),
    .din2(add_ln886_315_reg_10939),
    .ce(grp_fu_6495_ce),
    .dout(grp_fu_6495_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6501_p0),
    .din1(grp_fu_6501_p1),
    .din2(ret_V_365_reg_10934),
    .ce(grp_fu_6501_ce),
    .dout(grp_fu_6501_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6509_p0),
    .din1(grp_fu_6509_p1),
    .din2(add_ln886_322_reg_10949),
    .ce(grp_fu_6509_ce),
    .dout(grp_fu_6509_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6515_p0),
    .din1(grp_fu_6515_p1),
    .din2(ret_V_373_reg_10944),
    .ce(grp_fu_6515_ce),
    .dout(grp_fu_6515_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6523_p0),
    .din1(grp_fu_6523_p1),
    .din2(add_ln886_329_reg_10959),
    .ce(grp_fu_6523_ce),
    .dout(grp_fu_6523_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6529_p0),
    .din1(grp_fu_6529_p1),
    .din2(ret_V_381_reg_10954),
    .ce(grp_fu_6529_ce),
    .dout(grp_fu_6529_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6537_p0),
    .din1(grp_fu_6537_p1),
    .din2(add_ln886_336_reg_10969),
    .ce(grp_fu_6537_ce),
    .dout(grp_fu_6537_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U290(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6543_p0),
    .din1(grp_fu_6543_p1),
    .din2(ret_V_389_reg_10964),
    .ce(grp_fu_6543_ce),
    .dout(grp_fu_6543_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U291(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6551_p0),
    .din1(grp_fu_6551_p1),
    .din2(add_ln886_343_reg_10979),
    .ce(grp_fu_6551_ce),
    .dout(grp_fu_6551_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U292(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6557_p0),
    .din1(grp_fu_6557_p1),
    .din2(ret_V_397_reg_10974),
    .ce(grp_fu_6557_ce),
    .dout(grp_fu_6557_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U293(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6565_p0),
    .din1(grp_fu_6565_p1),
    .din2(add_ln886_350_reg_10989),
    .ce(grp_fu_6565_ce),
    .dout(grp_fu_6565_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U294(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6571_p0),
    .din1(grp_fu_6571_p1),
    .din2(ret_V_405_reg_10984),
    .ce(grp_fu_6571_ce),
    .dout(grp_fu_6571_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U295(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6579_p0),
    .din1(grp_fu_6579_p1),
    .din2(add_ln886_357_reg_10999),
    .ce(grp_fu_6579_ce),
    .dout(grp_fu_6579_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U296(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6585_p0),
    .din1(grp_fu_6585_p1),
    .din2(ret_V_413_reg_10994),
    .ce(grp_fu_6585_ce),
    .dout(grp_fu_6585_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U297(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6593_p0),
    .din1(grp_fu_6593_p1),
    .din2(add_ln886_364_reg_11009),
    .ce(grp_fu_6593_ce),
    .dout(grp_fu_6593_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U298(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6599_p0),
    .din1(grp_fu_6599_p1),
    .din2(ret_V_421_reg_11004),
    .ce(grp_fu_6599_ce),
    .dout(grp_fu_6599_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U299(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6607_p0),
    .din1(grp_fu_6607_p1),
    .din2(add_ln886_371_reg_11019),
    .ce(grp_fu_6607_ce),
    .dout(grp_fu_6607_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U300(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6613_p0),
    .din1(grp_fu_6613_p1),
    .din2(ret_V_429_reg_11014),
    .ce(grp_fu_6613_ce),
    .dout(grp_fu_6613_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U301(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6621_p0),
    .din1(grp_fu_6621_p1),
    .din2(add_ln886_378_reg_11029),
    .ce(grp_fu_6621_ce),
    .dout(grp_fu_6621_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6627_p0),
    .din1(grp_fu_6627_p1),
    .din2(ret_V_437_reg_11024),
    .ce(grp_fu_6627_ce),
    .dout(grp_fu_6627_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6635_p0),
    .din1(grp_fu_6635_p1),
    .din2(add_ln886_385_reg_11039),
    .ce(grp_fu_6635_ce),
    .dout(grp_fu_6635_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6641_p0),
    .din1(grp_fu_6641_p1),
    .din2(ret_V_445_reg_11034),
    .ce(grp_fu_6641_ce),
    .dout(grp_fu_6641_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6649_p0),
    .din1(grp_fu_6649_p1),
    .din2(add_ln886_392_reg_11049),
    .ce(grp_fu_6649_ce),
    .dout(grp_fu_6649_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6655_p0),
    .din1(grp_fu_6655_p1),
    .din2(ret_V_453_reg_11044),
    .ce(grp_fu_6655_ce),
    .dout(grp_fu_6655_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6663_p0),
    .din1(grp_fu_6663_p1),
    .din2(add_ln886_399_reg_11059),
    .ce(grp_fu_6663_ce),
    .dout(grp_fu_6663_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6669_p0),
    .din1(grp_fu_6669_p1),
    .din2(ret_V_461_reg_11054),
    .ce(grp_fu_6669_ce),
    .dout(grp_fu_6669_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6677_p0),
    .din1(grp_fu_6677_p1),
    .din2(add_ln886_406_reg_11069),
    .ce(grp_fu_6677_ce),
    .dout(grp_fu_6677_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6683_p0),
    .din1(grp_fu_6683_p1),
    .din2(ret_V_469_reg_11064),
    .ce(grp_fu_6683_ce),
    .dout(grp_fu_6683_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6691_p0),
    .din1(grp_fu_6691_p1),
    .din2(add_ln886_413_reg_11079),
    .ce(grp_fu_6691_ce),
    .dout(grp_fu_6691_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6697_p0),
    .din1(grp_fu_6697_p1),
    .din2(ret_V_477_reg_11074),
    .ce(grp_fu_6697_ce),
    .dout(grp_fu_6697_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6705_p0),
    .din1(grp_fu_6705_p1),
    .din2(add_ln886_420_reg_11089),
    .ce(grp_fu_6705_ce),
    .dout(grp_fu_6705_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6711_p0),
    .din1(grp_fu_6711_p1),
    .din2(ret_V_485_reg_11084),
    .ce(grp_fu_6711_ce),
    .dout(grp_fu_6711_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6719_p0),
    .din1(grp_fu_6719_p1),
    .din2(add_ln886_427_reg_11099),
    .ce(grp_fu_6719_ce),
    .dout(grp_fu_6719_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U316(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6725_p0),
    .din1(grp_fu_6725_p1),
    .din2(ret_V_493_reg_11094),
    .ce(grp_fu_6725_ce),
    .dout(grp_fu_6725_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U317(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6733_p0),
    .din1(grp_fu_6733_p1),
    .din2(add_ln886_434_reg_11109),
    .ce(grp_fu_6733_ce),
    .dout(grp_fu_6733_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U318(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6739_p0),
    .din1(grp_fu_6739_p1),
    .din2(ret_V_501_reg_11104),
    .ce(grp_fu_6739_ce),
    .dout(grp_fu_6739_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U319(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6747_p0),
    .din1(grp_fu_6747_p1),
    .din2(add_ln886_441_reg_11119),
    .ce(grp_fu_6747_ce),
    .dout(grp_fu_6747_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_13s_14_4_1_U320(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6753_p0),
    .din1(grp_fu_6753_p1),
    .din2(ret_V_509_reg_11114),
    .ce(grp_fu_6753_ce),
    .dout(grp_fu_6753_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U321(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6761_p0),
    .din1(grp_fu_6761_p1),
    .din2(add_ln886_1_reg_11828),
    .ce(grp_fu_6761_ce),
    .dout(grp_fu_6761_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U322(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6769_p0),
    .din1(grp_fu_6769_p1),
    .din2(add_ln886_3_reg_11833),
    .ce(grp_fu_6769_ce),
    .dout(grp_fu_6769_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U323(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6776_p0),
    .din1(grp_fu_6776_p1),
    .din2(add_ln886_8_reg_11838),
    .ce(grp_fu_6776_ce),
    .dout(grp_fu_6776_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6784_p0),
    .din1(grp_fu_6784_p1),
    .din2(add_ln886_10_reg_11843),
    .ce(grp_fu_6784_ce),
    .dout(grp_fu_6784_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6791_p0),
    .din1(grp_fu_6791_p1),
    .din2(add_ln886_15_reg_11848),
    .ce(grp_fu_6791_ce),
    .dout(grp_fu_6791_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6799_p0),
    .din1(grp_fu_6799_p1),
    .din2(add_ln886_17_reg_11853),
    .ce(grp_fu_6799_ce),
    .dout(grp_fu_6799_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U327(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6806_p0),
    .din1(grp_fu_6806_p1),
    .din2(add_ln886_22_reg_11858),
    .ce(grp_fu_6806_ce),
    .dout(grp_fu_6806_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U328(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6814_p0),
    .din1(grp_fu_6814_p1),
    .din2(add_ln886_24_reg_11863),
    .ce(grp_fu_6814_ce),
    .dout(grp_fu_6814_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6821_p0),
    .din1(grp_fu_6821_p1),
    .din2(add_ln886_29_reg_11868),
    .ce(grp_fu_6821_ce),
    .dout(grp_fu_6821_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6829_p0),
    .din1(grp_fu_6829_p1),
    .din2(add_ln886_31_reg_11873),
    .ce(grp_fu_6829_ce),
    .dout(grp_fu_6829_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6836_p0),
    .din1(grp_fu_6836_p1),
    .din2(add_ln886_36_reg_11878),
    .ce(grp_fu_6836_ce),
    .dout(grp_fu_6836_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U332(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6844_p0),
    .din1(grp_fu_6844_p1),
    .din2(add_ln886_38_reg_11883),
    .ce(grp_fu_6844_ce),
    .dout(grp_fu_6844_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U333(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6851_p0),
    .din1(grp_fu_6851_p1),
    .din2(add_ln886_43_reg_11888),
    .ce(grp_fu_6851_ce),
    .dout(grp_fu_6851_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U334(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6859_p0),
    .din1(grp_fu_6859_p1),
    .din2(add_ln886_45_reg_11893),
    .ce(grp_fu_6859_ce),
    .dout(grp_fu_6859_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U335(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6866_p0),
    .din1(grp_fu_6866_p1),
    .din2(add_ln886_50_reg_11898),
    .ce(grp_fu_6866_ce),
    .dout(grp_fu_6866_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U336(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6874_p0),
    .din1(grp_fu_6874_p1),
    .din2(add_ln886_52_reg_11903),
    .ce(grp_fu_6874_ce),
    .dout(grp_fu_6874_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U337(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6881_p0),
    .din1(grp_fu_6881_p1),
    .din2(add_ln886_57_reg_11908),
    .ce(grp_fu_6881_ce),
    .dout(grp_fu_6881_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U338(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6889_p0),
    .din1(grp_fu_6889_p1),
    .din2(add_ln886_59_reg_11913),
    .ce(grp_fu_6889_ce),
    .dout(grp_fu_6889_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U339(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6896_p0),
    .din1(grp_fu_6896_p1),
    .din2(add_ln886_64_reg_11918),
    .ce(grp_fu_6896_ce),
    .dout(grp_fu_6896_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U340(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6904_p0),
    .din1(grp_fu_6904_p1),
    .din2(add_ln886_66_reg_11923),
    .ce(grp_fu_6904_ce),
    .dout(grp_fu_6904_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U341(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6911_p0),
    .din1(grp_fu_6911_p1),
    .din2(add_ln886_71_reg_11928),
    .ce(grp_fu_6911_ce),
    .dout(grp_fu_6911_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U342(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6919_p0),
    .din1(grp_fu_6919_p1),
    .din2(add_ln886_73_reg_11933),
    .ce(grp_fu_6919_ce),
    .dout(grp_fu_6919_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U343(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6926_p0),
    .din1(grp_fu_6926_p1),
    .din2(add_ln886_78_reg_11938),
    .ce(grp_fu_6926_ce),
    .dout(grp_fu_6926_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U344(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6934_p0),
    .din1(grp_fu_6934_p1),
    .din2(add_ln886_80_reg_11943),
    .ce(grp_fu_6934_ce),
    .dout(grp_fu_6934_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U345(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6941_p0),
    .din1(grp_fu_6941_p1),
    .din2(add_ln886_85_reg_11948),
    .ce(grp_fu_6941_ce),
    .dout(grp_fu_6941_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U346(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6949_p0),
    .din1(grp_fu_6949_p1),
    .din2(add_ln886_87_reg_11953),
    .ce(grp_fu_6949_ce),
    .dout(grp_fu_6949_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U347(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6956_p0),
    .din1(grp_fu_6956_p1),
    .din2(add_ln886_92_reg_11958),
    .ce(grp_fu_6956_ce),
    .dout(grp_fu_6956_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U348(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6964_p0),
    .din1(grp_fu_6964_p1),
    .din2(add_ln886_94_reg_11963),
    .ce(grp_fu_6964_ce),
    .dout(grp_fu_6964_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U349(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6971_p0),
    .din1(grp_fu_6971_p1),
    .din2(add_ln886_99_reg_11968),
    .ce(grp_fu_6971_ce),
    .dout(grp_fu_6971_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U350(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6979_p0),
    .din1(grp_fu_6979_p1),
    .din2(add_ln886_101_reg_11973),
    .ce(grp_fu_6979_ce),
    .dout(grp_fu_6979_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U351(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6986_p0),
    .din1(grp_fu_6986_p1),
    .din2(add_ln886_106_reg_11978),
    .ce(grp_fu_6986_ce),
    .dout(grp_fu_6986_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U352(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6994_p0),
    .din1(grp_fu_6994_p1),
    .din2(add_ln886_108_reg_11983),
    .ce(grp_fu_6994_ce),
    .dout(grp_fu_6994_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U353(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7001_p0),
    .din1(grp_fu_7001_p1),
    .din2(add_ln886_113_reg_11988),
    .ce(grp_fu_7001_ce),
    .dout(grp_fu_7001_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U354(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7009_p0),
    .din1(grp_fu_7009_p1),
    .din2(add_ln886_115_reg_11993),
    .ce(grp_fu_7009_ce),
    .dout(grp_fu_7009_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U355(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7016_p0),
    .din1(grp_fu_7016_p1),
    .din2(add_ln886_120_reg_11998),
    .ce(grp_fu_7016_ce),
    .dout(grp_fu_7016_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7024_p0),
    .din1(grp_fu_7024_p1),
    .din2(add_ln886_122_reg_12003),
    .ce(grp_fu_7024_ce),
    .dout(grp_fu_7024_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7031_p0),
    .din1(grp_fu_7031_p1),
    .din2(add_ln886_127_reg_12008),
    .ce(grp_fu_7031_ce),
    .dout(grp_fu_7031_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7039_p0),
    .din1(grp_fu_7039_p1),
    .din2(add_ln886_129_reg_12013),
    .ce(grp_fu_7039_ce),
    .dout(grp_fu_7039_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U359(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7046_p0),
    .din1(grp_fu_7046_p1),
    .din2(add_ln886_134_reg_12018),
    .ce(grp_fu_7046_ce),
    .dout(grp_fu_7046_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7054_p0),
    .din1(grp_fu_7054_p1),
    .din2(add_ln886_136_reg_12023),
    .ce(grp_fu_7054_ce),
    .dout(grp_fu_7054_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7061_p0),
    .din1(grp_fu_7061_p1),
    .din2(add_ln886_141_reg_12028),
    .ce(grp_fu_7061_ce),
    .dout(grp_fu_7061_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7069_p0),
    .din1(grp_fu_7069_p1),
    .din2(add_ln886_143_reg_12033),
    .ce(grp_fu_7069_ce),
    .dout(grp_fu_7069_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7076_p0),
    .din1(grp_fu_7076_p1),
    .din2(add_ln886_148_reg_12038),
    .ce(grp_fu_7076_ce),
    .dout(grp_fu_7076_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7084_p0),
    .din1(grp_fu_7084_p1),
    .din2(add_ln886_150_reg_12043),
    .ce(grp_fu_7084_ce),
    .dout(grp_fu_7084_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U365(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7091_p0),
    .din1(grp_fu_7091_p1),
    .din2(add_ln886_155_reg_12048),
    .ce(grp_fu_7091_ce),
    .dout(grp_fu_7091_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U366(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7099_p0),
    .din1(grp_fu_7099_p1),
    .din2(add_ln886_157_reg_12053),
    .ce(grp_fu_7099_ce),
    .dout(grp_fu_7099_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7106_p0),
    .din1(grp_fu_7106_p1),
    .din2(add_ln886_162_reg_12058),
    .ce(grp_fu_7106_ce),
    .dout(grp_fu_7106_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7114_p0),
    .din1(grp_fu_7114_p1),
    .din2(add_ln886_164_reg_12063),
    .ce(grp_fu_7114_ce),
    .dout(grp_fu_7114_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7121_p0),
    .din1(grp_fu_7121_p1),
    .din2(add_ln886_169_reg_12068),
    .ce(grp_fu_7121_ce),
    .dout(grp_fu_7121_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7129_p0),
    .din1(grp_fu_7129_p1),
    .din2(add_ln886_171_reg_12073),
    .ce(grp_fu_7129_ce),
    .dout(grp_fu_7129_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7136_p0),
    .din1(grp_fu_7136_p1),
    .din2(add_ln886_176_reg_12078),
    .ce(grp_fu_7136_ce),
    .dout(grp_fu_7136_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7144_p0),
    .din1(grp_fu_7144_p1),
    .din2(add_ln886_178_reg_12083),
    .ce(grp_fu_7144_ce),
    .dout(grp_fu_7144_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7151_p0),
    .din1(grp_fu_7151_p1),
    .din2(add_ln886_183_reg_12088),
    .ce(grp_fu_7151_ce),
    .dout(grp_fu_7151_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U374(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7159_p0),
    .din1(grp_fu_7159_p1),
    .din2(add_ln886_185_reg_12093),
    .ce(grp_fu_7159_ce),
    .dout(grp_fu_7159_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U375(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7166_p0),
    .din1(grp_fu_7166_p1),
    .din2(add_ln886_190_reg_12098),
    .ce(grp_fu_7166_ce),
    .dout(grp_fu_7166_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U376(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7174_p0),
    .din1(grp_fu_7174_p1),
    .din2(add_ln886_192_reg_12103),
    .ce(grp_fu_7174_ce),
    .dout(grp_fu_7174_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U377(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7181_p0),
    .din1(grp_fu_7181_p1),
    .din2(add_ln886_197_reg_12108),
    .ce(grp_fu_7181_ce),
    .dout(grp_fu_7181_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7189_p0),
    .din1(grp_fu_7189_p1),
    .din2(add_ln886_199_reg_12113),
    .ce(grp_fu_7189_ce),
    .dout(grp_fu_7189_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U379(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7196_p0),
    .din1(grp_fu_7196_p1),
    .din2(add_ln886_204_reg_12118),
    .ce(grp_fu_7196_ce),
    .dout(grp_fu_7196_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U380(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7204_p0),
    .din1(grp_fu_7204_p1),
    .din2(add_ln886_206_reg_12123),
    .ce(grp_fu_7204_ce),
    .dout(grp_fu_7204_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U381(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7211_p0),
    .din1(grp_fu_7211_p1),
    .din2(add_ln886_211_reg_12128),
    .ce(grp_fu_7211_ce),
    .dout(grp_fu_7211_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U382(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7219_p0),
    .din1(grp_fu_7219_p1),
    .din2(add_ln886_213_reg_12133),
    .ce(grp_fu_7219_ce),
    .dout(grp_fu_7219_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U383(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7226_p0),
    .din1(grp_fu_7226_p1),
    .din2(add_ln886_218_reg_12138),
    .ce(grp_fu_7226_ce),
    .dout(grp_fu_7226_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U384(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7234_p0),
    .din1(grp_fu_7234_p1),
    .din2(add_ln886_220_reg_12143),
    .ce(grp_fu_7234_ce),
    .dout(grp_fu_7234_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U385(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7241_p0),
    .din1(grp_fu_7241_p1),
    .din2(add_ln886_225_reg_12148),
    .ce(grp_fu_7241_ce),
    .dout(grp_fu_7241_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U386(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7249_p0),
    .din1(grp_fu_7249_p1),
    .din2(add_ln886_227_reg_12153),
    .ce(grp_fu_7249_ce),
    .dout(grp_fu_7249_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U387(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7256_p0),
    .din1(grp_fu_7256_p1),
    .din2(add_ln886_232_reg_12158),
    .ce(grp_fu_7256_ce),
    .dout(grp_fu_7256_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U388(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7264_p0),
    .din1(grp_fu_7264_p1),
    .din2(add_ln886_234_reg_12163),
    .ce(grp_fu_7264_ce),
    .dout(grp_fu_7264_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U389(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7271_p0),
    .din1(grp_fu_7271_p1),
    .din2(add_ln886_239_reg_12168),
    .ce(grp_fu_7271_ce),
    .dout(grp_fu_7271_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U390(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7279_p0),
    .din1(grp_fu_7279_p1),
    .din2(add_ln886_241_reg_12173),
    .ce(grp_fu_7279_ce),
    .dout(grp_fu_7279_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U391(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7286_p0),
    .din1(grp_fu_7286_p1),
    .din2(add_ln886_246_reg_12178),
    .ce(grp_fu_7286_ce),
    .dout(grp_fu_7286_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U392(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7294_p0),
    .din1(grp_fu_7294_p1),
    .din2(add_ln886_248_reg_12183),
    .ce(grp_fu_7294_ce),
    .dout(grp_fu_7294_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U393(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7301_p0),
    .din1(grp_fu_7301_p1),
    .din2(add_ln886_253_reg_12188),
    .ce(grp_fu_7301_ce),
    .dout(grp_fu_7301_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U394(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7309_p0),
    .din1(grp_fu_7309_p1),
    .din2(add_ln886_255_reg_12193),
    .ce(grp_fu_7309_ce),
    .dout(grp_fu_7309_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U395(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7316_p0),
    .din1(grp_fu_7316_p1),
    .din2(add_ln886_260_reg_12198),
    .ce(grp_fu_7316_ce),
    .dout(grp_fu_7316_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U396(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7324_p0),
    .din1(grp_fu_7324_p1),
    .din2(add_ln886_262_reg_12203),
    .ce(grp_fu_7324_ce),
    .dout(grp_fu_7324_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U397(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7331_p0),
    .din1(grp_fu_7331_p1),
    .din2(add_ln886_267_reg_12208),
    .ce(grp_fu_7331_ce),
    .dout(grp_fu_7331_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U398(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7339_p0),
    .din1(grp_fu_7339_p1),
    .din2(add_ln886_269_reg_12213),
    .ce(grp_fu_7339_ce),
    .dout(grp_fu_7339_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U399(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7346_p0),
    .din1(grp_fu_7346_p1),
    .din2(add_ln886_274_reg_12218),
    .ce(grp_fu_7346_ce),
    .dout(grp_fu_7346_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U400(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7354_p0),
    .din1(grp_fu_7354_p1),
    .din2(add_ln886_276_reg_12223),
    .ce(grp_fu_7354_ce),
    .dout(grp_fu_7354_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U401(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7361_p0),
    .din1(grp_fu_7361_p1),
    .din2(add_ln886_281_reg_12228),
    .ce(grp_fu_7361_ce),
    .dout(grp_fu_7361_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U402(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7369_p0),
    .din1(grp_fu_7369_p1),
    .din2(add_ln886_283_reg_12233),
    .ce(grp_fu_7369_ce),
    .dout(grp_fu_7369_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U403(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7376_p0),
    .din1(grp_fu_7376_p1),
    .din2(add_ln886_288_reg_12238),
    .ce(grp_fu_7376_ce),
    .dout(grp_fu_7376_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U404(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7384_p0),
    .din1(grp_fu_7384_p1),
    .din2(add_ln886_290_reg_12243),
    .ce(grp_fu_7384_ce),
    .dout(grp_fu_7384_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U405(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7391_p0),
    .din1(grp_fu_7391_p1),
    .din2(add_ln886_295_reg_12248),
    .ce(grp_fu_7391_ce),
    .dout(grp_fu_7391_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U406(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7399_p0),
    .din1(grp_fu_7399_p1),
    .din2(add_ln886_297_reg_12253),
    .ce(grp_fu_7399_ce),
    .dout(grp_fu_7399_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U407(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7406_p0),
    .din1(grp_fu_7406_p1),
    .din2(add_ln886_302_reg_12258),
    .ce(grp_fu_7406_ce),
    .dout(grp_fu_7406_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U408(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7414_p0),
    .din1(grp_fu_7414_p1),
    .din2(add_ln886_304_reg_12263),
    .ce(grp_fu_7414_ce),
    .dout(grp_fu_7414_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U409(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7421_p0),
    .din1(grp_fu_7421_p1),
    .din2(add_ln886_309_reg_12268),
    .ce(grp_fu_7421_ce),
    .dout(grp_fu_7421_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U410(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7429_p0),
    .din1(grp_fu_7429_p1),
    .din2(add_ln886_311_reg_12273),
    .ce(grp_fu_7429_ce),
    .dout(grp_fu_7429_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U411(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7436_p0),
    .din1(grp_fu_7436_p1),
    .din2(add_ln886_316_reg_12278),
    .ce(grp_fu_7436_ce),
    .dout(grp_fu_7436_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U412(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7444_p0),
    .din1(grp_fu_7444_p1),
    .din2(add_ln886_318_reg_12283),
    .ce(grp_fu_7444_ce),
    .dout(grp_fu_7444_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U413(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7451_p0),
    .din1(grp_fu_7451_p1),
    .din2(add_ln886_323_reg_12288),
    .ce(grp_fu_7451_ce),
    .dout(grp_fu_7451_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U414(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7459_p0),
    .din1(grp_fu_7459_p1),
    .din2(add_ln886_325_reg_12293),
    .ce(grp_fu_7459_ce),
    .dout(grp_fu_7459_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U415(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7466_p0),
    .din1(grp_fu_7466_p1),
    .din2(add_ln886_330_reg_12298),
    .ce(grp_fu_7466_ce),
    .dout(grp_fu_7466_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U416(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7474_p0),
    .din1(grp_fu_7474_p1),
    .din2(add_ln886_332_reg_12303),
    .ce(grp_fu_7474_ce),
    .dout(grp_fu_7474_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U417(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7481_p0),
    .din1(grp_fu_7481_p1),
    .din2(add_ln886_337_reg_12308),
    .ce(grp_fu_7481_ce),
    .dout(grp_fu_7481_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U418(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7489_p0),
    .din1(grp_fu_7489_p1),
    .din2(add_ln886_339_reg_12313),
    .ce(grp_fu_7489_ce),
    .dout(grp_fu_7489_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U419(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7496_p0),
    .din1(grp_fu_7496_p1),
    .din2(add_ln886_344_reg_12318),
    .ce(grp_fu_7496_ce),
    .dout(grp_fu_7496_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U420(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7504_p0),
    .din1(grp_fu_7504_p1),
    .din2(add_ln886_346_reg_12323),
    .ce(grp_fu_7504_ce),
    .dout(grp_fu_7504_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U421(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7511_p0),
    .din1(grp_fu_7511_p1),
    .din2(add_ln886_351_reg_12328),
    .ce(grp_fu_7511_ce),
    .dout(grp_fu_7511_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7519_p0),
    .din1(grp_fu_7519_p1),
    .din2(add_ln886_353_reg_12333),
    .ce(grp_fu_7519_ce),
    .dout(grp_fu_7519_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U423(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7526_p0),
    .din1(grp_fu_7526_p1),
    .din2(add_ln886_358_reg_12338),
    .ce(grp_fu_7526_ce),
    .dout(grp_fu_7526_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U424(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7534_p0),
    .din1(grp_fu_7534_p1),
    .din2(add_ln886_360_reg_12343),
    .ce(grp_fu_7534_ce),
    .dout(grp_fu_7534_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U425(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7541_p0),
    .din1(grp_fu_7541_p1),
    .din2(add_ln886_365_reg_12348),
    .ce(grp_fu_7541_ce),
    .dout(grp_fu_7541_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U426(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7549_p0),
    .din1(grp_fu_7549_p1),
    .din2(add_ln886_367_reg_12353),
    .ce(grp_fu_7549_ce),
    .dout(grp_fu_7549_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U427(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7556_p0),
    .din1(grp_fu_7556_p1),
    .din2(add_ln886_372_reg_12358),
    .ce(grp_fu_7556_ce),
    .dout(grp_fu_7556_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U428(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7564_p0),
    .din1(grp_fu_7564_p1),
    .din2(add_ln886_374_reg_12363),
    .ce(grp_fu_7564_ce),
    .dout(grp_fu_7564_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U429(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7571_p0),
    .din1(grp_fu_7571_p1),
    .din2(add_ln886_379_reg_12368),
    .ce(grp_fu_7571_ce),
    .dout(grp_fu_7571_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U430(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7579_p0),
    .din1(grp_fu_7579_p1),
    .din2(add_ln886_381_reg_12373),
    .ce(grp_fu_7579_ce),
    .dout(grp_fu_7579_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U431(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7586_p0),
    .din1(grp_fu_7586_p1),
    .din2(add_ln886_386_reg_12378),
    .ce(grp_fu_7586_ce),
    .dout(grp_fu_7586_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U432(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7594_p0),
    .din1(grp_fu_7594_p1),
    .din2(add_ln886_388_reg_12383),
    .ce(grp_fu_7594_ce),
    .dout(grp_fu_7594_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U433(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7601_p0),
    .din1(grp_fu_7601_p1),
    .din2(add_ln886_393_reg_12388),
    .ce(grp_fu_7601_ce),
    .dout(grp_fu_7601_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U434(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7609_p0),
    .din1(grp_fu_7609_p1),
    .din2(add_ln886_395_reg_12393),
    .ce(grp_fu_7609_ce),
    .dout(grp_fu_7609_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U435(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7616_p0),
    .din1(grp_fu_7616_p1),
    .din2(add_ln886_400_reg_12398),
    .ce(grp_fu_7616_ce),
    .dout(grp_fu_7616_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U436(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7624_p0),
    .din1(grp_fu_7624_p1),
    .din2(add_ln886_402_reg_12403),
    .ce(grp_fu_7624_ce),
    .dout(grp_fu_7624_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U437(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7631_p0),
    .din1(grp_fu_7631_p1),
    .din2(add_ln886_407_reg_12408),
    .ce(grp_fu_7631_ce),
    .dout(grp_fu_7631_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U438(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7639_p0),
    .din1(grp_fu_7639_p1),
    .din2(add_ln886_409_reg_12413),
    .ce(grp_fu_7639_ce),
    .dout(grp_fu_7639_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U439(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7646_p0),
    .din1(grp_fu_7646_p1),
    .din2(add_ln886_414_reg_12418),
    .ce(grp_fu_7646_ce),
    .dout(grp_fu_7646_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U440(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7654_p0),
    .din1(grp_fu_7654_p1),
    .din2(add_ln886_416_reg_12423),
    .ce(grp_fu_7654_ce),
    .dout(grp_fu_7654_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U441(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7661_p0),
    .din1(grp_fu_7661_p1),
    .din2(add_ln886_421_reg_12428),
    .ce(grp_fu_7661_ce),
    .dout(grp_fu_7661_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U442(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7669_p0),
    .din1(grp_fu_7669_p1),
    .din2(add_ln886_423_reg_12433),
    .ce(grp_fu_7669_ce),
    .dout(grp_fu_7669_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U443(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7676_p0),
    .din1(grp_fu_7676_p1),
    .din2(add_ln886_428_reg_12438),
    .ce(grp_fu_7676_ce),
    .dout(grp_fu_7676_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7684_p0),
    .din1(grp_fu_7684_p1),
    .din2(add_ln886_430_reg_12443),
    .ce(grp_fu_7684_ce),
    .dout(grp_fu_7684_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7691_p0),
    .din1(grp_fu_7691_p1),
    .din2(add_ln886_435_reg_12448),
    .ce(grp_fu_7691_ce),
    .dout(grp_fu_7691_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7699_p0),
    .din1(grp_fu_7699_p1),
    .din2(add_ln886_437_reg_12453),
    .ce(grp_fu_7699_ce),
    .dout(grp_fu_7699_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_5s_14s_15_4_1_U447(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7706_p0),
    .din1(grp_fu_7706_p1),
    .din2(add_ln886_442_reg_12458),
    .ce(grp_fu_7706_ce),
    .dout(grp_fu_7706_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_5s_14s_14_4_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7714_p0),
    .din1(grp_fu_7714_p1),
    .din2(add_ln886_444_reg_12463),
    .ce(grp_fu_7714_ce),
    .dout(grp_fu_7714_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U449(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7721_p0),
    .din1(grp_fu_7721_p1),
    .din2(add_ln886_5_reg_13620),
    .ce(grp_fu_7721_ce),
    .dout(grp_fu_7721_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U450(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7729_p0),
    .din1(grp_fu_7729_p1),
    .din2(add_ln886_12_reg_13625),
    .ce(grp_fu_7729_ce),
    .dout(grp_fu_7729_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U451(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7737_p0),
    .din1(grp_fu_7737_p1),
    .din2(add_ln886_19_reg_13630),
    .ce(grp_fu_7737_ce),
    .dout(grp_fu_7737_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U452(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7745_p0),
    .din1(grp_fu_7745_p1),
    .din2(add_ln886_26_reg_13635),
    .ce(grp_fu_7745_ce),
    .dout(grp_fu_7745_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U453(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7753_p0),
    .din1(grp_fu_7753_p1),
    .din2(add_ln886_33_reg_13640),
    .ce(grp_fu_7753_ce),
    .dout(grp_fu_7753_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U454(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7761_p0),
    .din1(grp_fu_7761_p1),
    .din2(add_ln886_40_reg_13645),
    .ce(grp_fu_7761_ce),
    .dout(grp_fu_7761_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U455(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7769_p0),
    .din1(grp_fu_7769_p1),
    .din2(add_ln886_47_reg_13650),
    .ce(grp_fu_7769_ce),
    .dout(grp_fu_7769_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U456(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7777_p0),
    .din1(grp_fu_7777_p1),
    .din2(add_ln886_54_reg_13655),
    .ce(grp_fu_7777_ce),
    .dout(grp_fu_7777_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U457(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7785_p0),
    .din1(grp_fu_7785_p1),
    .din2(add_ln886_61_reg_13660),
    .ce(grp_fu_7785_ce),
    .dout(grp_fu_7785_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U458(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7793_p0),
    .din1(grp_fu_7793_p1),
    .din2(add_ln886_68_reg_13665),
    .ce(grp_fu_7793_ce),
    .dout(grp_fu_7793_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U459(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7801_p0),
    .din1(grp_fu_7801_p1),
    .din2(add_ln886_75_reg_13670),
    .ce(grp_fu_7801_ce),
    .dout(grp_fu_7801_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U460(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7809_p0),
    .din1(grp_fu_7809_p1),
    .din2(add_ln886_82_reg_13675),
    .ce(grp_fu_7809_ce),
    .dout(grp_fu_7809_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U461(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7817_p0),
    .din1(grp_fu_7817_p1),
    .din2(add_ln886_89_reg_13680),
    .ce(grp_fu_7817_ce),
    .dout(grp_fu_7817_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U462(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7825_p0),
    .din1(grp_fu_7825_p1),
    .din2(add_ln886_96_reg_13685),
    .ce(grp_fu_7825_ce),
    .dout(grp_fu_7825_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U463(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7833_p0),
    .din1(grp_fu_7833_p1),
    .din2(add_ln886_103_reg_13690),
    .ce(grp_fu_7833_ce),
    .dout(grp_fu_7833_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U464(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7841_p0),
    .din1(grp_fu_7841_p1),
    .din2(add_ln886_110_reg_13695),
    .ce(grp_fu_7841_ce),
    .dout(grp_fu_7841_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U465(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7849_p0),
    .din1(grp_fu_7849_p1),
    .din2(add_ln886_117_reg_13700),
    .ce(grp_fu_7849_ce),
    .dout(grp_fu_7849_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7857_p0),
    .din1(grp_fu_7857_p1),
    .din2(add_ln886_124_reg_13705),
    .ce(grp_fu_7857_ce),
    .dout(grp_fu_7857_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7865_p0),
    .din1(grp_fu_7865_p1),
    .din2(add_ln886_131_reg_13710),
    .ce(grp_fu_7865_ce),
    .dout(grp_fu_7865_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7873_p0),
    .din1(grp_fu_7873_p1),
    .din2(add_ln886_138_reg_13715),
    .ce(grp_fu_7873_ce),
    .dout(grp_fu_7873_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U469(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7881_p0),
    .din1(grp_fu_7881_p1),
    .din2(add_ln886_145_reg_13720),
    .ce(grp_fu_7881_ce),
    .dout(grp_fu_7881_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U470(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7889_p0),
    .din1(grp_fu_7889_p1),
    .din2(add_ln886_152_reg_13725),
    .ce(grp_fu_7889_ce),
    .dout(grp_fu_7889_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U471(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7897_p0),
    .din1(grp_fu_7897_p1),
    .din2(add_ln886_159_reg_13730),
    .ce(grp_fu_7897_ce),
    .dout(grp_fu_7897_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U472(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7905_p0),
    .din1(grp_fu_7905_p1),
    .din2(add_ln886_166_reg_13735),
    .ce(grp_fu_7905_ce),
    .dout(grp_fu_7905_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U473(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7913_p0),
    .din1(grp_fu_7913_p1),
    .din2(add_ln886_173_reg_13740),
    .ce(grp_fu_7913_ce),
    .dout(grp_fu_7913_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U474(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7921_p0),
    .din1(grp_fu_7921_p1),
    .din2(add_ln886_180_reg_13745),
    .ce(grp_fu_7921_ce),
    .dout(grp_fu_7921_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U475(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7929_p0),
    .din1(grp_fu_7929_p1),
    .din2(add_ln886_187_reg_13750),
    .ce(grp_fu_7929_ce),
    .dout(grp_fu_7929_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U476(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7937_p0),
    .din1(grp_fu_7937_p1),
    .din2(add_ln886_194_reg_13755),
    .ce(grp_fu_7937_ce),
    .dout(grp_fu_7937_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U477(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7945_p0),
    .din1(grp_fu_7945_p1),
    .din2(add_ln886_201_reg_13760),
    .ce(grp_fu_7945_ce),
    .dout(grp_fu_7945_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U478(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7953_p0),
    .din1(grp_fu_7953_p1),
    .din2(add_ln886_208_reg_13765),
    .ce(grp_fu_7953_ce),
    .dout(grp_fu_7953_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U479(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7961_p0),
    .din1(grp_fu_7961_p1),
    .din2(add_ln886_215_reg_13770),
    .ce(grp_fu_7961_ce),
    .dout(grp_fu_7961_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U480(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7969_p0),
    .din1(grp_fu_7969_p1),
    .din2(add_ln886_222_reg_13775),
    .ce(grp_fu_7969_ce),
    .dout(grp_fu_7969_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U481(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7977_p0),
    .din1(grp_fu_7977_p1),
    .din2(add_ln886_229_reg_13780),
    .ce(grp_fu_7977_ce),
    .dout(grp_fu_7977_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U482(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7985_p0),
    .din1(grp_fu_7985_p1),
    .din2(add_ln886_236_reg_13785),
    .ce(grp_fu_7985_ce),
    .dout(grp_fu_7985_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U483(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7993_p0),
    .din1(grp_fu_7993_p1),
    .din2(add_ln886_243_reg_13790),
    .ce(grp_fu_7993_ce),
    .dout(grp_fu_7993_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U484(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8001_p0),
    .din1(grp_fu_8001_p1),
    .din2(add_ln886_250_reg_13795),
    .ce(grp_fu_8001_ce),
    .dout(grp_fu_8001_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U485(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8009_p0),
    .din1(grp_fu_8009_p1),
    .din2(add_ln886_257_reg_13800),
    .ce(grp_fu_8009_ce),
    .dout(grp_fu_8009_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U486(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8017_p0),
    .din1(grp_fu_8017_p1),
    .din2(add_ln886_264_reg_13805),
    .ce(grp_fu_8017_ce),
    .dout(grp_fu_8017_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U487(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8025_p0),
    .din1(grp_fu_8025_p1),
    .din2(add_ln886_271_reg_13810),
    .ce(grp_fu_8025_ce),
    .dout(grp_fu_8025_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U488(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8033_p0),
    .din1(grp_fu_8033_p1),
    .din2(add_ln886_278_reg_13815),
    .ce(grp_fu_8033_ce),
    .dout(grp_fu_8033_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U489(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8041_p0),
    .din1(grp_fu_8041_p1),
    .din2(add_ln886_285_reg_13820),
    .ce(grp_fu_8041_ce),
    .dout(grp_fu_8041_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U490(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8049_p0),
    .din1(grp_fu_8049_p1),
    .din2(add_ln886_292_reg_13825),
    .ce(grp_fu_8049_ce),
    .dout(grp_fu_8049_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U491(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8057_p0),
    .din1(grp_fu_8057_p1),
    .din2(add_ln886_299_reg_13830),
    .ce(grp_fu_8057_ce),
    .dout(grp_fu_8057_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U492(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8065_p0),
    .din1(grp_fu_8065_p1),
    .din2(add_ln886_306_reg_13835),
    .ce(grp_fu_8065_ce),
    .dout(grp_fu_8065_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U493(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8073_p0),
    .din1(grp_fu_8073_p1),
    .din2(add_ln886_313_reg_13840),
    .ce(grp_fu_8073_ce),
    .dout(grp_fu_8073_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U494(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8081_p0),
    .din1(grp_fu_8081_p1),
    .din2(add_ln886_320_reg_13845),
    .ce(grp_fu_8081_ce),
    .dout(grp_fu_8081_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U495(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8089_p0),
    .din1(grp_fu_8089_p1),
    .din2(add_ln886_327_reg_13850),
    .ce(grp_fu_8089_ce),
    .dout(grp_fu_8089_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U496(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8097_p0),
    .din1(grp_fu_8097_p1),
    .din2(add_ln886_334_reg_13855),
    .ce(grp_fu_8097_ce),
    .dout(grp_fu_8097_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U497(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8105_p0),
    .din1(grp_fu_8105_p1),
    .din2(add_ln886_341_reg_13860),
    .ce(grp_fu_8105_ce),
    .dout(grp_fu_8105_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U498(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8113_p0),
    .din1(grp_fu_8113_p1),
    .din2(add_ln886_348_reg_13865),
    .ce(grp_fu_8113_ce),
    .dout(grp_fu_8113_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U499(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8121_p0),
    .din1(grp_fu_8121_p1),
    .din2(add_ln886_355_reg_13870),
    .ce(grp_fu_8121_ce),
    .dout(grp_fu_8121_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U500(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8129_p0),
    .din1(grp_fu_8129_p1),
    .din2(add_ln886_362_reg_13875),
    .ce(grp_fu_8129_ce),
    .dout(grp_fu_8129_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U501(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8137_p0),
    .din1(grp_fu_8137_p1),
    .din2(add_ln886_369_reg_13880),
    .ce(grp_fu_8137_ce),
    .dout(grp_fu_8137_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U502(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8145_p0),
    .din1(grp_fu_8145_p1),
    .din2(add_ln886_376_reg_13885),
    .ce(grp_fu_8145_ce),
    .dout(grp_fu_8145_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U503(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8153_p0),
    .din1(grp_fu_8153_p1),
    .din2(add_ln886_383_reg_13890),
    .ce(grp_fu_8153_ce),
    .dout(grp_fu_8153_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U504(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8161_p0),
    .din1(grp_fu_8161_p1),
    .din2(add_ln886_390_reg_13895),
    .ce(grp_fu_8161_ce),
    .dout(grp_fu_8161_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U505(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8169_p0),
    .din1(grp_fu_8169_p1),
    .din2(add_ln886_397_reg_13900),
    .ce(grp_fu_8169_ce),
    .dout(grp_fu_8169_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U506(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8177_p0),
    .din1(grp_fu_8177_p1),
    .din2(add_ln886_404_reg_13905),
    .ce(grp_fu_8177_ce),
    .dout(grp_fu_8177_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U507(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8185_p0),
    .din1(grp_fu_8185_p1),
    .din2(add_ln886_411_reg_13910),
    .ce(grp_fu_8185_ce),
    .dout(grp_fu_8185_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U508(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8193_p0),
    .din1(grp_fu_8193_p1),
    .din2(add_ln886_418_reg_13915),
    .ce(grp_fu_8193_ce),
    .dout(grp_fu_8193_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U509(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8201_p0),
    .din1(grp_fu_8201_p1),
    .din2(add_ln886_425_reg_13920),
    .ce(grp_fu_8201_ce),
    .dout(grp_fu_8201_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U510(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8209_p0),
    .din1(grp_fu_8209_p1),
    .din2(add_ln886_432_reg_13925),
    .ce(grp_fu_8209_ce),
    .dout(grp_fu_8209_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U511(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8217_p0),
    .din1(grp_fu_8217_p1),
    .din2(add_ln886_439_reg_13930),
    .ce(grp_fu_8217_ce),
    .dout(grp_fu_8217_p3)
);

GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_5s_15s_16_4_1_U512(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8225_p0),
    .din1(grp_fu_8225_p1),
    .din2(add_ln886_446_reg_13935),
    .ce(grp_fu_8225_ce),
    .dout(grp_fu_8225_p3)
);

GEMM_PERMUTE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter10_fsm <= ap_ST_iter10_fsm_state0;
    end else begin
        ap_CS_iter10_fsm <= ap_NS_iter10_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter11_fsm <= ap_ST_iter11_fsm_state0;
    end else begin
        ap_CS_iter11_fsm <= ap_NS_iter11_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter12_fsm <= ap_ST_iter12_fsm_state0;
    end else begin
        ap_CS_iter12_fsm <= ap_NS_iter12_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter13_fsm <= ap_ST_iter13_fsm_state0;
    end else begin
        ap_CS_iter13_fsm <= ap_NS_iter13_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
    end else begin
        ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter8_fsm <= ap_ST_iter8_fsm_state0;
    end else begin
        ap_CS_iter8_fsm <= ap_NS_iter8_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter9_fsm <= ap_ST_iter9_fsm_state0;
    end else begin
        ap_CS_iter9_fsm <= ap_NS_iter9_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9038)) begin
        if ((icmp_ln41_fu_1567_p2 == 1'd0)) begin
            n_fu_1530 <= n_2_fu_1573_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_1530 <= 22'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
        add_ln886_100_reg_13048 <= grp_fu_6971_p3;
        add_ln886_102_reg_13053 <= grp_fu_6979_p3;
        add_ln886_107_reg_13058 <= grp_fu_6986_p3;
        add_ln886_109_reg_13063 <= grp_fu_6994_p3;
        add_ln886_114_reg_13080 <= grp_fu_7001_p3;
        add_ln886_116_reg_13085 <= grp_fu_7009_p3;
        add_ln886_11_reg_12839 <= grp_fu_6784_p3;
        add_ln886_121_reg_13090 <= grp_fu_7016_p3;
        add_ln886_123_reg_13095 <= grp_fu_7024_p3;
        add_ln886_128_reg_13100 <= grp_fu_7031_p3;
        add_ln886_130_reg_13105 <= grp_fu_7039_p3;
        add_ln886_135_reg_13110 <= grp_fu_7046_p3;
        add_ln886_137_reg_13115 <= grp_fu_7054_p3;
        add_ln886_142_reg_13120 <= grp_fu_7061_p3;
        add_ln886_144_reg_13125 <= grp_fu_7069_p3;
        add_ln886_149_reg_13130 <= grp_fu_7076_p3;
        add_ln886_151_reg_13135 <= grp_fu_7084_p3;
        add_ln886_156_reg_13140 <= grp_fu_7091_p3;
        add_ln886_158_reg_13145 <= grp_fu_7099_p3;
        add_ln886_163_reg_13150 <= grp_fu_7106_p3;
        add_ln886_165_reg_13155 <= grp_fu_7114_p3;
        add_ln886_16_reg_12856 <= grp_fu_6791_p3;
        add_ln886_170_reg_13172 <= grp_fu_7121_p3;
        add_ln886_172_reg_13177 <= grp_fu_7129_p3;
        add_ln886_177_reg_13182 <= grp_fu_7136_p3;
        add_ln886_179_reg_13187 <= grp_fu_7144_p3;
        add_ln886_184_reg_13192 <= grp_fu_7151_p3;
        add_ln886_186_reg_13197 <= grp_fu_7159_p3;
        add_ln886_18_reg_12861 <= grp_fu_6799_p3;
        add_ln886_191_reg_13202 <= grp_fu_7166_p3;
        add_ln886_193_reg_13207 <= grp_fu_7174_p3;
        add_ln886_198_reg_13212 <= grp_fu_7181_p3;
        add_ln886_200_reg_13217 <= grp_fu_7189_p3;
        add_ln886_205_reg_13222 <= grp_fu_7196_p3;
        add_ln886_207_reg_13227 <= grp_fu_7204_p3;
        add_ln886_212_reg_13232 <= grp_fu_7211_p3;
        add_ln886_214_reg_13237 <= grp_fu_7219_p3;
        add_ln886_219_reg_13242 <= grp_fu_7226_p3;
        add_ln886_221_reg_13247 <= grp_fu_7234_p3;
        add_ln886_226_reg_13264 <= grp_fu_7241_p3;
        add_ln886_228_reg_13269 <= grp_fu_7249_p3;
        add_ln886_233_reg_13274 <= grp_fu_7256_p3;
        add_ln886_235_reg_13279 <= grp_fu_7264_p3;
        add_ln886_23_reg_12878 <= grp_fu_6806_p3;
        add_ln886_240_reg_13284 <= grp_fu_7271_p3;
        add_ln886_242_reg_13289 <= grp_fu_7279_p3;
        add_ln886_247_reg_13294 <= grp_fu_7286_p3;
        add_ln886_249_reg_13299 <= grp_fu_7294_p3;
        add_ln886_254_reg_13304 <= grp_fu_7301_p3;
        add_ln886_256_reg_13309 <= grp_fu_7309_p3;
        add_ln886_25_reg_12883 <= grp_fu_6814_p3;
        add_ln886_261_reg_13314 <= grp_fu_7316_p3;
        add_ln886_263_reg_13319 <= grp_fu_7324_p3;
        add_ln886_268_reg_13324 <= grp_fu_7331_p3;
        add_ln886_270_reg_13329 <= grp_fu_7339_p3;
        add_ln886_275_reg_13334 <= grp_fu_7346_p3;
        add_ln886_277_reg_13339 <= grp_fu_7354_p3;
        add_ln886_282_reg_13356 <= grp_fu_7361_p3;
        add_ln886_284_reg_13361 <= grp_fu_7369_p3;
        add_ln886_289_reg_13366 <= grp_fu_7376_p3;
        add_ln886_291_reg_13371 <= grp_fu_7384_p3;
        add_ln886_296_reg_13376 <= grp_fu_7391_p3;
        add_ln886_298_reg_13381 <= grp_fu_7399_p3;
        add_ln886_2_reg_12812 <= grp_fu_6761_p3;
        add_ln886_303_reg_13386 <= grp_fu_7406_p3;
        add_ln886_305_reg_13391 <= grp_fu_7414_p3;
        add_ln886_30_reg_12900 <= grp_fu_6821_p3;
        add_ln886_310_reg_13396 <= grp_fu_7421_p3;
        add_ln886_312_reg_13401 <= grp_fu_7429_p3;
        add_ln886_317_reg_13406 <= grp_fu_7436_p3;
        add_ln886_319_reg_13411 <= grp_fu_7444_p3;
        add_ln886_324_reg_13416 <= grp_fu_7451_p3;
        add_ln886_326_reg_13421 <= grp_fu_7459_p3;
        add_ln886_32_reg_12905 <= grp_fu_6829_p3;
        add_ln886_331_reg_13426 <= grp_fu_7466_p3;
        add_ln886_333_reg_13431 <= grp_fu_7474_p3;
        add_ln886_338_reg_13448 <= grp_fu_7481_p3;
        add_ln886_340_reg_13453 <= grp_fu_7489_p3;
        add_ln886_345_reg_13458 <= grp_fu_7496_p3;
        add_ln886_347_reg_13463 <= grp_fu_7504_p3;
        add_ln886_352_reg_13468 <= grp_fu_7511_p3;
        add_ln886_354_reg_13473 <= grp_fu_7519_p3;
        add_ln886_359_reg_13478 <= grp_fu_7526_p3;
        add_ln886_361_reg_13483 <= grp_fu_7534_p3;
        add_ln886_366_reg_13488 <= grp_fu_7541_p3;
        add_ln886_368_reg_13493 <= grp_fu_7549_p3;
        add_ln886_373_reg_13498 <= grp_fu_7556_p3;
        add_ln886_375_reg_13503 <= grp_fu_7564_p3;
        add_ln886_37_reg_12922 <= grp_fu_6836_p3;
        add_ln886_380_reg_13508 <= grp_fu_7571_p3;
        add_ln886_382_reg_13513 <= grp_fu_7579_p3;
        add_ln886_387_reg_13518 <= grp_fu_7586_p3;
        add_ln886_389_reg_13523 <= grp_fu_7594_p3;
        add_ln886_394_reg_13540 <= grp_fu_7601_p3;
        add_ln886_396_reg_13545 <= grp_fu_7609_p3;
        add_ln886_39_reg_12927 <= grp_fu_6844_p3;
        add_ln886_401_reg_13550 <= grp_fu_7616_p3;
        add_ln886_403_reg_13555 <= grp_fu_7624_p3;
        add_ln886_408_reg_13560 <= grp_fu_7631_p3;
        add_ln886_410_reg_13565 <= grp_fu_7639_p3;
        add_ln886_415_reg_13570 <= grp_fu_7646_p3;
        add_ln886_417_reg_13575 <= grp_fu_7654_p3;
        add_ln886_422_reg_13580 <= grp_fu_7661_p3;
        add_ln886_424_reg_13585 <= grp_fu_7669_p3;
        add_ln886_429_reg_13590 <= grp_fu_7676_p3;
        add_ln886_431_reg_13595 <= grp_fu_7684_p3;
        add_ln886_436_reg_13600 <= grp_fu_7691_p3;
        add_ln886_438_reg_13605 <= grp_fu_7699_p3;
        add_ln886_443_reg_13610 <= grp_fu_7706_p3;
        add_ln886_445_reg_13615 <= grp_fu_7714_p3;
        add_ln886_44_reg_12944 <= grp_fu_6851_p3;
        add_ln886_46_reg_12949 <= grp_fu_6859_p3;
        add_ln886_4_reg_12817 <= grp_fu_6769_p3;
        add_ln886_51_reg_12966 <= grp_fu_6866_p3;
        add_ln886_53_reg_12971 <= grp_fu_6874_p3;
        add_ln886_58_reg_12988 <= grp_fu_6881_p3;
        add_ln886_60_reg_12993 <= grp_fu_6889_p3;
        add_ln886_65_reg_12998 <= grp_fu_6896_p3;
        add_ln886_67_reg_13003 <= grp_fu_6904_p3;
        add_ln886_72_reg_13008 <= grp_fu_6911_p3;
        add_ln886_74_reg_13013 <= grp_fu_6919_p3;
        add_ln886_79_reg_13018 <= grp_fu_6926_p3;
        add_ln886_81_reg_13023 <= grp_fu_6934_p3;
        add_ln886_86_reg_13028 <= grp_fu_6941_p3;
        add_ln886_88_reg_13033 <= grp_fu_6949_p3;
        add_ln886_93_reg_13038 <= grp_fu_6956_p3;
        add_ln886_95_reg_13043 <= grp_fu_6964_p3;
        add_ln886_9_reg_12834 <= grp_fu_6776_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
        add_ln886_101_reg_11973 <= grp_fu_6067_p3;
        add_ln886_106_reg_11978 <= grp_fu_6075_p3;
        add_ln886_108_reg_11983 <= grp_fu_6081_p3;
        add_ln886_10_reg_11843 <= grp_fu_5885_p3;
        add_ln886_113_reg_11988 <= grp_fu_6089_p3;
        add_ln886_115_reg_11993 <= grp_fu_6095_p3;
        add_ln886_120_reg_11998 <= grp_fu_6103_p3;
        add_ln886_122_reg_12003 <= grp_fu_6109_p3;
        add_ln886_127_reg_12008 <= grp_fu_6117_p3;
        add_ln886_129_reg_12013 <= grp_fu_6123_p3;
        add_ln886_134_reg_12018 <= grp_fu_6131_p3;
        add_ln886_136_reg_12023 <= grp_fu_6137_p3;
        add_ln886_141_reg_12028 <= grp_fu_6145_p3;
        add_ln886_143_reg_12033 <= grp_fu_6151_p3;
        add_ln886_148_reg_12038 <= grp_fu_6159_p3;
        add_ln886_150_reg_12043 <= grp_fu_6165_p3;
        add_ln886_155_reg_12048 <= grp_fu_6173_p3;
        add_ln886_157_reg_12053 <= grp_fu_6179_p3;
        add_ln886_15_reg_11848 <= grp_fu_5893_p3;
        add_ln886_162_reg_12058 <= grp_fu_6187_p3;
        add_ln886_164_reg_12063 <= grp_fu_6193_p3;
        add_ln886_169_reg_12068 <= grp_fu_6201_p3;
        add_ln886_171_reg_12073 <= grp_fu_6207_p3;
        add_ln886_176_reg_12078 <= grp_fu_6215_p3;
        add_ln886_178_reg_12083 <= grp_fu_6221_p3;
        add_ln886_17_reg_11853 <= grp_fu_5899_p3;
        add_ln886_183_reg_12088 <= grp_fu_6229_p3;
        add_ln886_185_reg_12093 <= grp_fu_6235_p3;
        add_ln886_190_reg_12098 <= grp_fu_6243_p3;
        add_ln886_192_reg_12103 <= grp_fu_6249_p3;
        add_ln886_197_reg_12108 <= grp_fu_6257_p3;
        add_ln886_199_reg_12113 <= grp_fu_6263_p3;
        add_ln886_1_reg_11828 <= grp_fu_5865_p3;
        add_ln886_204_reg_12118 <= grp_fu_6271_p3;
        add_ln886_206_reg_12123 <= grp_fu_6277_p3;
        add_ln886_211_reg_12128 <= grp_fu_6285_p3;
        add_ln886_213_reg_12133 <= grp_fu_6291_p3;
        add_ln886_218_reg_12138 <= grp_fu_6299_p3;
        add_ln886_220_reg_12143 <= grp_fu_6305_p3;
        add_ln886_225_reg_12148 <= grp_fu_6313_p3;
        add_ln886_227_reg_12153 <= grp_fu_6319_p3;
        add_ln886_22_reg_11858 <= grp_fu_5907_p3;
        add_ln886_232_reg_12158 <= grp_fu_6327_p3;
        add_ln886_234_reg_12163 <= grp_fu_6333_p3;
        add_ln886_239_reg_12168 <= grp_fu_6341_p3;
        add_ln886_241_reg_12173 <= grp_fu_6347_p3;
        add_ln886_246_reg_12178 <= grp_fu_6355_p3;
        add_ln886_248_reg_12183 <= grp_fu_6361_p3;
        add_ln886_24_reg_11863 <= grp_fu_5913_p3;
        add_ln886_253_reg_12188 <= grp_fu_6369_p3;
        add_ln886_255_reg_12193 <= grp_fu_6375_p3;
        add_ln886_260_reg_12198 <= grp_fu_6383_p3;
        add_ln886_262_reg_12203 <= grp_fu_6389_p3;
        add_ln886_267_reg_12208 <= grp_fu_6397_p3;
        add_ln886_269_reg_12213 <= grp_fu_6403_p3;
        add_ln886_274_reg_12218 <= grp_fu_6411_p3;
        add_ln886_276_reg_12223 <= grp_fu_6417_p3;
        add_ln886_281_reg_12228 <= grp_fu_6425_p3;
        add_ln886_283_reg_12233 <= grp_fu_6431_p3;
        add_ln886_288_reg_12238 <= grp_fu_6439_p3;
        add_ln886_290_reg_12243 <= grp_fu_6445_p3;
        add_ln886_295_reg_12248 <= grp_fu_6453_p3;
        add_ln886_297_reg_12253 <= grp_fu_6459_p3;
        add_ln886_29_reg_11868 <= grp_fu_5921_p3;
        add_ln886_302_reg_12258 <= grp_fu_6467_p3;
        add_ln886_304_reg_12263 <= grp_fu_6473_p3;
        add_ln886_309_reg_12268 <= grp_fu_6481_p3;
        add_ln886_311_reg_12273 <= grp_fu_6487_p3;
        add_ln886_316_reg_12278 <= grp_fu_6495_p3;
        add_ln886_318_reg_12283 <= grp_fu_6501_p3;
        add_ln886_31_reg_11873 <= grp_fu_5927_p3;
        add_ln886_323_reg_12288 <= grp_fu_6509_p3;
        add_ln886_325_reg_12293 <= grp_fu_6515_p3;
        add_ln886_330_reg_12298 <= grp_fu_6523_p3;
        add_ln886_332_reg_12303 <= grp_fu_6529_p3;
        add_ln886_337_reg_12308 <= grp_fu_6537_p3;
        add_ln886_339_reg_12313 <= grp_fu_6543_p3;
        add_ln886_344_reg_12318 <= grp_fu_6551_p3;
        add_ln886_346_reg_12323 <= grp_fu_6557_p3;
        add_ln886_351_reg_12328 <= grp_fu_6565_p3;
        add_ln886_353_reg_12333 <= grp_fu_6571_p3;
        add_ln886_358_reg_12338 <= grp_fu_6579_p3;
        add_ln886_360_reg_12343 <= grp_fu_6585_p3;
        add_ln886_365_reg_12348 <= grp_fu_6593_p3;
        add_ln886_367_reg_12353 <= grp_fu_6599_p3;
        add_ln886_36_reg_11878 <= grp_fu_5935_p3;
        add_ln886_372_reg_12358 <= grp_fu_6607_p3;
        add_ln886_374_reg_12363 <= grp_fu_6613_p3;
        add_ln886_379_reg_12368 <= grp_fu_6621_p3;
        add_ln886_381_reg_12373 <= grp_fu_6627_p3;
        add_ln886_386_reg_12378 <= grp_fu_6635_p3;
        add_ln886_388_reg_12383 <= grp_fu_6641_p3;
        add_ln886_38_reg_11883 <= grp_fu_5941_p3;
        add_ln886_393_reg_12388 <= grp_fu_6649_p3;
        add_ln886_395_reg_12393 <= grp_fu_6655_p3;
        add_ln886_3_reg_11833 <= grp_fu_5871_p3;
        add_ln886_400_reg_12398 <= grp_fu_6663_p3;
        add_ln886_402_reg_12403 <= grp_fu_6669_p3;
        add_ln886_407_reg_12408 <= grp_fu_6677_p3;
        add_ln886_409_reg_12413 <= grp_fu_6683_p3;
        add_ln886_414_reg_12418 <= grp_fu_6691_p3;
        add_ln886_416_reg_12423 <= grp_fu_6697_p3;
        add_ln886_421_reg_12428 <= grp_fu_6705_p3;
        add_ln886_423_reg_12433 <= grp_fu_6711_p3;
        add_ln886_428_reg_12438 <= grp_fu_6719_p3;
        add_ln886_430_reg_12443 <= grp_fu_6725_p3;
        add_ln886_435_reg_12448 <= grp_fu_6733_p3;
        add_ln886_437_reg_12453 <= grp_fu_6739_p3;
        add_ln886_43_reg_11888 <= grp_fu_5949_p3;
        add_ln886_442_reg_12458 <= grp_fu_6747_p3;
        add_ln886_444_reg_12463 <= grp_fu_6753_p3;
        add_ln886_45_reg_11893 <= grp_fu_5955_p3;
        add_ln886_50_reg_11898 <= grp_fu_5963_p3;
        add_ln886_52_reg_11903 <= grp_fu_5969_p3;
        add_ln886_57_reg_11908 <= grp_fu_5977_p3;
        add_ln886_59_reg_11913 <= grp_fu_5983_p3;
        add_ln886_64_reg_11918 <= grp_fu_5991_p3;
        add_ln886_66_reg_11923 <= grp_fu_5997_p3;
        add_ln886_71_reg_11928 <= grp_fu_6005_p3;
        add_ln886_73_reg_11933 <= grp_fu_6011_p3;
        add_ln886_78_reg_11938 <= grp_fu_6019_p3;
        add_ln886_80_reg_11943 <= grp_fu_6025_p3;
        add_ln886_85_reg_11948 <= grp_fu_6033_p3;
        add_ln886_87_reg_11953 <= grp_fu_6039_p3;
        add_ln886_8_reg_11838 <= grp_fu_5879_p3;
        add_ln886_92_reg_11958 <= grp_fu_6047_p3;
        add_ln886_94_reg_11963 <= grp_fu_6053_p3;
        add_ln886_99_reg_11968 <= grp_fu_6061_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
        add_ln886_103_reg_13690 <= add_ln886_103_fu_4695_p2;
        add_ln886_110_reg_13695 <= add_ln886_110_fu_4703_p2;
        add_ln886_117_reg_13700 <= add_ln886_117_fu_4711_p2;
        add_ln886_124_reg_13705 <= add_ln886_124_fu_4719_p2;
        add_ln886_12_reg_13625 <= add_ln886_12_fu_4591_p2;
        add_ln886_131_reg_13710 <= add_ln886_131_fu_4727_p2;
        add_ln886_138_reg_13715 <= add_ln886_138_fu_4735_p2;
        add_ln886_145_reg_13720 <= add_ln886_145_fu_4743_p2;
        add_ln886_152_reg_13725 <= add_ln886_152_fu_4751_p2;
        add_ln886_159_reg_13730 <= add_ln886_159_fu_4759_p2;
        add_ln886_166_reg_13735 <= add_ln886_166_fu_4767_p2;
        add_ln886_173_reg_13740 <= add_ln886_173_fu_4775_p2;
        add_ln886_180_reg_13745 <= add_ln886_180_fu_4783_p2;
        add_ln886_187_reg_13750 <= add_ln886_187_fu_4791_p2;
        add_ln886_194_reg_13755 <= add_ln886_194_fu_4799_p2;
        add_ln886_19_reg_13630 <= add_ln886_19_fu_4599_p2;
        add_ln886_201_reg_13760 <= add_ln886_201_fu_4807_p2;
        add_ln886_208_reg_13765 <= add_ln886_208_fu_4815_p2;
        add_ln886_215_reg_13770 <= add_ln886_215_fu_4823_p2;
        add_ln886_222_reg_13775 <= add_ln886_222_fu_4831_p2;
        add_ln886_229_reg_13780 <= add_ln886_229_fu_4839_p2;
        add_ln886_236_reg_13785 <= add_ln886_236_fu_4847_p2;
        add_ln886_243_reg_13790 <= add_ln886_243_fu_4855_p2;
        add_ln886_250_reg_13795 <= add_ln886_250_fu_4863_p2;
        add_ln886_257_reg_13800 <= add_ln886_257_fu_4871_p2;
        add_ln886_264_reg_13805 <= add_ln886_264_fu_4879_p2;
        add_ln886_26_reg_13635 <= add_ln886_26_fu_4607_p2;
        add_ln886_271_reg_13810 <= add_ln886_271_fu_4887_p2;
        add_ln886_278_reg_13815 <= add_ln886_278_fu_4895_p2;
        add_ln886_285_reg_13820 <= add_ln886_285_fu_4903_p2;
        add_ln886_292_reg_13825 <= add_ln886_292_fu_4911_p2;
        add_ln886_299_reg_13830 <= add_ln886_299_fu_4919_p2;
        add_ln886_306_reg_13835 <= add_ln886_306_fu_4927_p2;
        add_ln886_313_reg_13840 <= add_ln886_313_fu_4935_p2;
        add_ln886_320_reg_13845 <= add_ln886_320_fu_4943_p2;
        add_ln886_327_reg_13850 <= add_ln886_327_fu_4951_p2;
        add_ln886_334_reg_13855 <= add_ln886_334_fu_4959_p2;
        add_ln886_33_reg_13640 <= add_ln886_33_fu_4615_p2;
        add_ln886_341_reg_13860 <= add_ln886_341_fu_4967_p2;
        add_ln886_348_reg_13865 <= add_ln886_348_fu_4975_p2;
        add_ln886_355_reg_13870 <= add_ln886_355_fu_4983_p2;
        add_ln886_362_reg_13875 <= add_ln886_362_fu_4991_p2;
        add_ln886_369_reg_13880 <= add_ln886_369_fu_4999_p2;
        add_ln886_376_reg_13885 <= add_ln886_376_fu_5007_p2;
        add_ln886_383_reg_13890 <= add_ln886_383_fu_5015_p2;
        add_ln886_390_reg_13895 <= add_ln886_390_fu_5023_p2;
        add_ln886_397_reg_13900 <= add_ln886_397_fu_5031_p2;
        add_ln886_404_reg_13905 <= add_ln886_404_fu_5039_p2;
        add_ln886_40_reg_13645 <= add_ln886_40_fu_4623_p2;
        add_ln886_411_reg_13910 <= add_ln886_411_fu_5047_p2;
        add_ln886_418_reg_13915 <= add_ln886_418_fu_5055_p2;
        add_ln886_425_reg_13920 <= add_ln886_425_fu_5063_p2;
        add_ln886_432_reg_13925 <= add_ln886_432_fu_5071_p2;
        add_ln886_439_reg_13930 <= add_ln886_439_fu_5079_p2;
        add_ln886_446_reg_13935 <= add_ln886_446_fu_5087_p2;
        add_ln886_47_reg_13650 <= add_ln886_47_fu_4631_p2;
        add_ln886_54_reg_13655 <= add_ln886_54_fu_4639_p2;
        add_ln886_5_reg_13620 <= add_ln886_5_fu_4583_p2;
        add_ln886_61_reg_13660 <= add_ln886_61_fu_4647_p2;
        add_ln886_68_reg_13665 <= add_ln886_68_fu_4655_p2;
        add_ln886_75_reg_13670 <= add_ln886_75_fu_4663_p2;
        add_ln886_82_reg_13675 <= add_ln886_82_fu_4671_p2;
        add_ln886_89_reg_13680 <= add_ln886_89_fu_4679_p2;
        add_ln886_96_reg_13685 <= add_ln886_96_fu_4687_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
        add_ln886_104_reg_14330 <= grp_fu_7833_p3;
        add_ln886_111_reg_14335 <= grp_fu_7841_p3;
        add_ln886_118_reg_14340 <= grp_fu_7849_p3;
        add_ln886_125_reg_14345 <= grp_fu_7857_p3;
        add_ln886_132_reg_14350 <= grp_fu_7865_p3;
        add_ln886_139_reg_14355 <= grp_fu_7873_p3;
        add_ln886_13_reg_14265 <= grp_fu_7729_p3;
        add_ln886_146_reg_14360 <= grp_fu_7881_p3;
        add_ln886_153_reg_14365 <= grp_fu_7889_p3;
        add_ln886_160_reg_14370 <= grp_fu_7897_p3;
        add_ln886_167_reg_14375 <= grp_fu_7905_p3;
        add_ln886_174_reg_14380 <= grp_fu_7913_p3;
        add_ln886_181_reg_14385 <= grp_fu_7921_p3;
        add_ln886_188_reg_14390 <= grp_fu_7929_p3;
        add_ln886_195_reg_14395 <= grp_fu_7937_p3;
        add_ln886_202_reg_14400 <= grp_fu_7945_p3;
        add_ln886_209_reg_14405 <= grp_fu_7953_p3;
        add_ln886_20_reg_14270 <= grp_fu_7737_p3;
        add_ln886_216_reg_14410 <= grp_fu_7961_p3;
        add_ln886_223_reg_14415 <= grp_fu_7969_p3;
        add_ln886_230_reg_14420 <= grp_fu_7977_p3;
        add_ln886_237_reg_14425 <= grp_fu_7985_p3;
        add_ln886_244_reg_14430 <= grp_fu_7993_p3;
        add_ln886_251_reg_14435 <= grp_fu_8001_p3;
        add_ln886_258_reg_14440 <= grp_fu_8009_p3;
        add_ln886_265_reg_14445 <= grp_fu_8017_p3;
        add_ln886_272_reg_14450 <= grp_fu_8025_p3;
        add_ln886_279_reg_14455 <= grp_fu_8033_p3;
        add_ln886_27_reg_14275 <= grp_fu_7745_p3;
        add_ln886_286_reg_14460 <= grp_fu_8041_p3;
        add_ln886_293_reg_14465 <= grp_fu_8049_p3;
        add_ln886_300_reg_14470 <= grp_fu_8057_p3;
        add_ln886_307_reg_14475 <= grp_fu_8065_p3;
        add_ln886_314_reg_14480 <= grp_fu_8073_p3;
        add_ln886_321_reg_14485 <= grp_fu_8081_p3;
        add_ln886_328_reg_14490 <= grp_fu_8089_p3;
        add_ln886_335_reg_14495 <= grp_fu_8097_p3;
        add_ln886_342_reg_14500 <= grp_fu_8105_p3;
        add_ln886_349_reg_14505 <= grp_fu_8113_p3;
        add_ln886_34_reg_14280 <= grp_fu_7753_p3;
        add_ln886_356_reg_14510 <= grp_fu_8121_p3;
        add_ln886_363_reg_14515 <= grp_fu_8129_p3;
        add_ln886_370_reg_14520 <= grp_fu_8137_p3;
        add_ln886_377_reg_14525 <= grp_fu_8145_p3;
        add_ln886_384_reg_14530 <= grp_fu_8153_p3;
        add_ln886_391_reg_14535 <= grp_fu_8161_p3;
        add_ln886_398_reg_14540 <= grp_fu_8169_p3;
        add_ln886_405_reg_14545 <= grp_fu_8177_p3;
        add_ln886_412_reg_14550 <= grp_fu_8185_p3;
        add_ln886_419_reg_14555 <= grp_fu_8193_p3;
        add_ln886_41_reg_14285 <= grp_fu_7761_p3;
        add_ln886_426_reg_14560 <= grp_fu_8201_p3;
        add_ln886_433_reg_14565 <= grp_fu_8209_p3;
        add_ln886_440_reg_14570 <= grp_fu_8217_p3;
        add_ln886_447_reg_14575 <= grp_fu_8225_p3;
        add_ln886_48_reg_14290 <= grp_fu_7769_p3;
        add_ln886_55_reg_14295 <= grp_fu_7777_p3;
        add_ln886_62_reg_14300 <= grp_fu_7785_p3;
        add_ln886_69_reg_14305 <= grp_fu_7793_p3;
        add_ln886_6_reg_14260 <= grp_fu_7721_p3;
        add_ln886_76_reg_14310 <= grp_fu_7801_p3;
        add_ln886_83_reg_14315 <= grp_fu_7809_p3;
        add_ln886_90_reg_14320 <= grp_fu_7817_p3;
        add_ln886_97_reg_14325 <= grp_fu_7825_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        add_ln886_105_reg_10639 <= grp_fu_5473_p3;
        add_ln886_112_reg_10649 <= grp_fu_5481_p3;
        add_ln886_119_reg_10659 <= grp_fu_5489_p3;
        add_ln886_126_reg_10669 <= grp_fu_5497_p3;
        add_ln886_133_reg_10679 <= grp_fu_5505_p3;
        add_ln886_140_reg_10689 <= grp_fu_5513_p3;
        add_ln886_147_reg_10699 <= grp_fu_5521_p3;
        add_ln886_14_reg_10509 <= grp_fu_5369_p3;
        add_ln886_154_reg_10709 <= grp_fu_5529_p3;
        add_ln886_161_reg_10719 <= grp_fu_5537_p3;
        add_ln886_168_reg_10729 <= grp_fu_5545_p3;
        add_ln886_175_reg_10739 <= grp_fu_5553_p3;
        add_ln886_182_reg_10749 <= grp_fu_5561_p3;
        add_ln886_189_reg_10759 <= grp_fu_5569_p3;
        add_ln886_196_reg_10769 <= grp_fu_5577_p3;
        add_ln886_203_reg_10779 <= grp_fu_5585_p3;
        add_ln886_210_reg_10789 <= grp_fu_5593_p3;
        add_ln886_217_reg_10799 <= grp_fu_5601_p3;
        add_ln886_21_reg_10519 <= grp_fu_5377_p3;
        add_ln886_224_reg_10809 <= grp_fu_5609_p3;
        add_ln886_231_reg_10819 <= grp_fu_5617_p3;
        add_ln886_238_reg_10829 <= grp_fu_5625_p3;
        add_ln886_245_reg_10839 <= grp_fu_5633_p3;
        add_ln886_252_reg_10849 <= grp_fu_5641_p3;
        add_ln886_259_reg_10859 <= grp_fu_5649_p3;
        add_ln886_266_reg_10869 <= grp_fu_5657_p3;
        add_ln886_273_reg_10879 <= grp_fu_5665_p3;
        add_ln886_280_reg_10889 <= grp_fu_5673_p3;
        add_ln886_287_reg_10899 <= grp_fu_5681_p3;
        add_ln886_28_reg_10529 <= grp_fu_5385_p3;
        add_ln886_294_reg_10909 <= grp_fu_5689_p3;
        add_ln886_301_reg_10919 <= grp_fu_5697_p3;
        add_ln886_308_reg_10929 <= grp_fu_5705_p3;
        add_ln886_315_reg_10939 <= grp_fu_5713_p3;
        add_ln886_322_reg_10949 <= grp_fu_5721_p3;
        add_ln886_329_reg_10959 <= grp_fu_5729_p3;
        add_ln886_336_reg_10969 <= grp_fu_5737_p3;
        add_ln886_343_reg_10979 <= grp_fu_5745_p3;
        add_ln886_350_reg_10989 <= grp_fu_5753_p3;
        add_ln886_357_reg_10999 <= grp_fu_5761_p3;
        add_ln886_35_reg_10539 <= grp_fu_5393_p3;
        add_ln886_364_reg_11009 <= grp_fu_5769_p3;
        add_ln886_371_reg_11019 <= grp_fu_5777_p3;
        add_ln886_378_reg_11029 <= grp_fu_5785_p3;
        add_ln886_385_reg_11039 <= grp_fu_5793_p3;
        add_ln886_392_reg_11049 <= grp_fu_5801_p3;
        add_ln886_399_reg_11059 <= grp_fu_5809_p3;
        add_ln886_406_reg_11069 <= grp_fu_5817_p3;
        add_ln886_413_reg_11079 <= grp_fu_5825_p3;
        add_ln886_420_reg_11089 <= grp_fu_5833_p3;
        add_ln886_427_reg_11099 <= grp_fu_5841_p3;
        add_ln886_42_reg_10549 <= grp_fu_5401_p3;
        add_ln886_434_reg_11109 <= grp_fu_5849_p3;
        add_ln886_441_reg_11119 <= grp_fu_5857_p3;
        add_ln886_49_reg_10559 <= grp_fu_5409_p3;
        add_ln886_56_reg_10569 <= grp_fu_5417_p3;
        add_ln886_63_reg_10579 <= grp_fu_5425_p3;
        add_ln886_70_reg_10589 <= grp_fu_5433_p3;
        add_ln886_77_reg_10599 <= grp_fu_5441_p3;
        add_ln886_7_reg_10499 <= grp_fu_5361_p3;
        add_ln886_84_reg_10609 <= grp_fu_5449_p3;
        add_ln886_91_reg_10619 <= grp_fu_5457_p3;
        add_ln886_98_reg_10629 <= grp_fu_5465_p3;
        add_ln886_reg_10489 <= grp_fu_5353_p3;
        ret_V_101_reg_10604 <= grp_fu_3458_p2;
        ret_V_109_reg_10614 <= grp_fu_3464_p2;
        ret_V_117_reg_10624 <= grp_fu_3470_p2;
        ret_V_125_reg_10634 <= grp_fu_3476_p2;
        ret_V_133_reg_10644 <= grp_fu_3485_p2;
        ret_V_13_reg_10494 <= grp_fu_3371_p2;
        ret_V_141_reg_10654 <= grp_fu_3491_p2;
        ret_V_149_reg_10664 <= grp_fu_3497_p2;
        ret_V_157_reg_10674 <= grp_fu_3503_p2;
        ret_V_165_reg_10684 <= grp_fu_3509_p2;
        ret_V_173_reg_10694 <= grp_fu_3515_p2;
        ret_V_181_reg_10704 <= grp_fu_3521_p2;
        ret_V_189_reg_10714 <= grp_fu_3527_p2;
        ret_V_197_reg_10724 <= grp_fu_3536_p2;
        ret_V_205_reg_10734 <= grp_fu_3542_p2;
        ret_V_213_reg_10744 <= grp_fu_3548_p2;
        ret_V_21_reg_10504 <= grp_fu_3380_p2;
        ret_V_221_reg_10754 <= grp_fu_3554_p2;
        ret_V_229_reg_10764 <= grp_fu_3560_p2;
        ret_V_237_reg_10774 <= grp_fu_3566_p2;
        ret_V_245_reg_10784 <= grp_fu_3572_p2;
        ret_V_253_reg_10794 <= grp_fu_3578_p2;
        ret_V_261_reg_10804 <= grp_fu_3587_p2;
        ret_V_269_reg_10814 <= grp_fu_3593_p2;
        ret_V_277_reg_10824 <= grp_fu_3599_p2;
        ret_V_285_reg_10834 <= grp_fu_3605_p2;
        ret_V_293_reg_10844 <= grp_fu_3611_p2;
        ret_V_29_reg_10514 <= grp_fu_3389_p2;
        ret_V_301_reg_10854 <= grp_fu_3617_p2;
        ret_V_309_reg_10864 <= grp_fu_3623_p2;
        ret_V_317_reg_10874 <= grp_fu_3629_p2;
        ret_V_325_reg_10884 <= grp_fu_3638_p2;
        ret_V_333_reg_10894 <= grp_fu_3644_p2;
        ret_V_341_reg_10904 <= grp_fu_3650_p2;
        ret_V_349_reg_10914 <= grp_fu_3656_p2;
        ret_V_357_reg_10924 <= grp_fu_3662_p2;
        ret_V_365_reg_10934 <= grp_fu_3668_p2;
        ret_V_373_reg_10944 <= grp_fu_3674_p2;
        ret_V_37_reg_10524 <= grp_fu_3398_p2;
        ret_V_381_reg_10954 <= grp_fu_3680_p2;
        ret_V_389_reg_10964 <= grp_fu_3689_p2;
        ret_V_397_reg_10974 <= grp_fu_3695_p2;
        ret_V_405_reg_10984 <= grp_fu_3701_p2;
        ret_V_413_reg_10994 <= grp_fu_3707_p2;
        ret_V_421_reg_11004 <= grp_fu_3713_p2;
        ret_V_429_reg_11014 <= grp_fu_3719_p2;
        ret_V_437_reg_11024 <= grp_fu_3725_p2;
        ret_V_445_reg_11034 <= grp_fu_3731_p2;
        ret_V_453_reg_11044 <= grp_fu_3740_p2;
        ret_V_45_reg_10534 <= grp_fu_3407_p2;
        ret_V_461_reg_11054 <= grp_fu_3746_p2;
        ret_V_469_reg_11064 <= grp_fu_3752_p2;
        ret_V_477_reg_11074 <= grp_fu_3758_p2;
        ret_V_485_reg_11084 <= grp_fu_3764_p2;
        ret_V_493_reg_11094 <= grp_fu_3770_p2;
        ret_V_501_reg_11104 <= grp_fu_3776_p2;
        ret_V_509_reg_11114 <= grp_fu_3782_p2;
        ret_V_53_reg_10544 <= grp_fu_3416_p2;
        ret_V_5_reg_10484 <= grp_fu_3362_p2;
        ret_V_61_reg_10554 <= grp_fu_3425_p2;
        ret_V_69_reg_10564 <= grp_fu_3434_p2;
        ret_V_77_reg_10574 <= grp_fu_3440_p2;
        ret_V_85_reg_10584 <= grp_fu_3446_p2;
        ret_V_93_reg_10594 <= grp_fu_3452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        icmp_ln41_reg_8240_pp0_iter9_reg <= icmp_ln41_reg_8240_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        icmp_ln41_reg_8240_pp0_iter10_reg <= icmp_ln41_reg_8240_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        icmp_ln41_reg_8240_pp0_iter11_reg <= icmp_ln41_reg_8240_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln41_reg_8240 <= icmp_ln41_fu_1567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln41_reg_8240_pp0_iter1_reg <= icmp_ln41_reg_8240;
        tmp_10_reg_8314_pp0_iter1_reg <= tmp_10_reg_8314;
        tmp_11_reg_8319_pp0_iter1_reg <= tmp_11_reg_8319;
        tmp_12_reg_8324_pp0_iter1_reg <= tmp_12_reg_8324;
        tmp_13_reg_8329_pp0_iter1_reg <= tmp_13_reg_8329;
        tmp_16_reg_8344_pp0_iter1_reg <= tmp_16_reg_8344;
        tmp_17_reg_8349_pp0_iter1_reg <= tmp_17_reg_8349;
        tmp_18_reg_8354_pp0_iter1_reg <= tmp_18_reg_8354;
        tmp_19_reg_8359_pp0_iter1_reg <= tmp_19_reg_8359;
        tmp_1_reg_8264_pp0_iter1_reg <= tmp_1_reg_8264;
        tmp_20_reg_8364_pp0_iter1_reg <= tmp_20_reg_8364;
        tmp_21_reg_8369_pp0_iter1_reg <= tmp_21_reg_8369;
        tmp_24_reg_8384_pp0_iter1_reg <= tmp_24_reg_8384;
        tmp_25_reg_8389_pp0_iter1_reg <= tmp_25_reg_8389;
        tmp_26_reg_8394_pp0_iter1_reg <= tmp_26_reg_8394;
        tmp_27_reg_8399_pp0_iter1_reg <= tmp_27_reg_8399;
        tmp_28_reg_8404_pp0_iter1_reg <= tmp_28_reg_8404;
        tmp_29_reg_8409_pp0_iter1_reg <= tmp_29_reg_8409;
        tmp_2_reg_8269_pp0_iter1_reg <= tmp_2_reg_8269;
        tmp_32_reg_8424_pp0_iter1_reg <= tmp_32_reg_8424;
        tmp_33_reg_8429_pp0_iter1_reg <= tmp_33_reg_8429;
        tmp_34_reg_8434_pp0_iter1_reg <= tmp_34_reg_8434;
        tmp_35_reg_8439_pp0_iter1_reg <= tmp_35_reg_8439;
        tmp_36_reg_8444_pp0_iter1_reg <= tmp_36_reg_8444;
        tmp_37_reg_8449_pp0_iter1_reg <= tmp_37_reg_8449;
        tmp_3_reg_8274_pp0_iter1_reg <= tmp_3_reg_8274;
        tmp_40_reg_8464_pp0_iter1_reg <= tmp_40_reg_8464;
        tmp_41_reg_8469_pp0_iter1_reg <= tmp_41_reg_8469;
        tmp_42_reg_8474_pp0_iter1_reg <= tmp_42_reg_8474;
        tmp_43_reg_8479_pp0_iter1_reg <= tmp_43_reg_8479;
        tmp_44_reg_8484_pp0_iter1_reg <= tmp_44_reg_8484;
        tmp_45_reg_8489_pp0_iter1_reg <= tmp_45_reg_8489;
        tmp_48_reg_8504_pp0_iter1_reg <= tmp_48_reg_8504;
        tmp_49_reg_8509_pp0_iter1_reg <= tmp_49_reg_8509;
        tmp_4_reg_8279_pp0_iter1_reg <= tmp_4_reg_8279;
        tmp_50_reg_8514_pp0_iter1_reg <= tmp_50_reg_8514;
        tmp_51_reg_8519_pp0_iter1_reg <= tmp_51_reg_8519;
        tmp_52_reg_8524_pp0_iter1_reg <= tmp_52_reg_8524;
        tmp_53_reg_8529_pp0_iter1_reg <= tmp_53_reg_8529;
        tmp_56_reg_8544_pp0_iter1_reg <= tmp_56_reg_8544;
        tmp_57_reg_8549_pp0_iter1_reg <= tmp_57_reg_8549;
        tmp_58_reg_8554_pp0_iter1_reg <= tmp_58_reg_8554;
        tmp_59_reg_8559_pp0_iter1_reg <= tmp_59_reg_8559;
        tmp_5_reg_8284_pp0_iter1_reg <= tmp_5_reg_8284;
        tmp_6_reg_8289_pp0_iter1_reg <= tmp_6_reg_8289;
        tmp_9_reg_8304_pp0_iter1_reg <= tmp_9_reg_8304;
        tmp_s_reg_8309_pp0_iter1_reg <= tmp_s_reg_8309;
        trunc_ln145_100_reg_8719_pp0_iter1_reg <= trunc_ln145_100_reg_8719;
        trunc_ln145_101_reg_8724_pp0_iter1_reg <= trunc_ln145_101_reg_8724;
        trunc_ln145_102_reg_8729_pp0_iter1_reg <= trunc_ln145_102_reg_8729;
        trunc_ln145_104_reg_8739_pp0_iter1_reg <= trunc_ln145_104_reg_8739;
        trunc_ln145_105_reg_8744_pp0_iter1_reg <= trunc_ln145_105_reg_8744;
        trunc_ln145_106_reg_8749_pp0_iter1_reg <= trunc_ln145_106_reg_8749;
        trunc_ln145_107_reg_8754_pp0_iter1_reg <= trunc_ln145_107_reg_8754;
        trunc_ln145_108_reg_8759_pp0_iter1_reg <= trunc_ln145_108_reg_8759;
        trunc_ln145_109_reg_8764_pp0_iter1_reg <= trunc_ln145_109_reg_8764;
        trunc_ln145_110_reg_8769_pp0_iter1_reg <= trunc_ln145_110_reg_8769;
        trunc_ln145_112_reg_8779_pp0_iter1_reg <= trunc_ln145_112_reg_8779;
        trunc_ln145_113_reg_8784_pp0_iter1_reg <= trunc_ln145_113_reg_8784;
        trunc_ln145_114_reg_8789_pp0_iter1_reg <= trunc_ln145_114_reg_8789;
        trunc_ln145_115_reg_8794_pp0_iter1_reg <= trunc_ln145_115_reg_8794;
        trunc_ln145_116_reg_8799_pp0_iter1_reg <= trunc_ln145_116_reg_8799;
        trunc_ln145_117_reg_8804_pp0_iter1_reg <= trunc_ln145_117_reg_8804;
        trunc_ln145_118_reg_8809_pp0_iter1_reg <= trunc_ln145_118_reg_8809;
        trunc_ln145_120_reg_8819_pp0_iter1_reg <= trunc_ln145_120_reg_8819;
        trunc_ln145_121_reg_8824_pp0_iter1_reg <= trunc_ln145_121_reg_8824;
        trunc_ln145_122_reg_8829_pp0_iter1_reg <= trunc_ln145_122_reg_8829;
        trunc_ln145_123_reg_8834_pp0_iter1_reg <= trunc_ln145_123_reg_8834;
        trunc_ln145_124_reg_8839_pp0_iter1_reg <= trunc_ln145_124_reg_8839;
        trunc_ln145_125_reg_8844_pp0_iter1_reg <= trunc_ln145_125_reg_8844;
        trunc_ln145_126_reg_8849_pp0_iter1_reg <= trunc_ln145_126_reg_8849;
        trunc_ln145_128_reg_8859_pp0_iter1_reg <= trunc_ln145_128_reg_8859;
        trunc_ln145_129_reg_8864_pp0_iter1_reg <= trunc_ln145_129_reg_8864;
        trunc_ln145_130_reg_8869_pp0_iter1_reg <= trunc_ln145_130_reg_8869;
        trunc_ln145_131_reg_8874_pp0_iter1_reg <= trunc_ln145_131_reg_8874;
        trunc_ln145_132_reg_8879_pp0_iter1_reg <= trunc_ln145_132_reg_8879;
        trunc_ln145_35_reg_8564_pp0_iter1_reg <= trunc_ln145_35_reg_8564;
        trunc_ln145_62_reg_8249_pp0_iter1_reg <= trunc_ln145_62_reg_8249;
        trunc_ln145_63_reg_8254_pp0_iter1_reg <= trunc_ln145_63_reg_8254;
        trunc_ln145_71_reg_8574_pp0_iter1_reg <= trunc_ln145_71_reg_8574;
        trunc_ln145_73_reg_8584_pp0_iter1_reg <= trunc_ln145_73_reg_8584;
        trunc_ln145_74_reg_8589_pp0_iter1_reg <= trunc_ln145_74_reg_8589;
        trunc_ln145_75_reg_8594_pp0_iter1_reg <= trunc_ln145_75_reg_8594;
        trunc_ln145_76_reg_8599_pp0_iter1_reg <= trunc_ln145_76_reg_8599;
        trunc_ln145_77_reg_8604_pp0_iter1_reg <= trunc_ln145_77_reg_8604;
        trunc_ln145_78_reg_8609_pp0_iter1_reg <= trunc_ln145_78_reg_8609;
        trunc_ln145_80_reg_8619_pp0_iter1_reg <= trunc_ln145_80_reg_8619;
        trunc_ln145_81_reg_8624_pp0_iter1_reg <= trunc_ln145_81_reg_8624;
        trunc_ln145_82_reg_8629_pp0_iter1_reg <= trunc_ln145_82_reg_8629;
        trunc_ln145_83_reg_8634_pp0_iter1_reg <= trunc_ln145_83_reg_8634;
        trunc_ln145_84_reg_8639_pp0_iter1_reg <= trunc_ln145_84_reg_8639;
        trunc_ln145_85_reg_8644_pp0_iter1_reg <= trunc_ln145_85_reg_8644;
        trunc_ln145_86_reg_8649_pp0_iter1_reg <= trunc_ln145_86_reg_8649;
        trunc_ln145_88_reg_8659_pp0_iter1_reg <= trunc_ln145_88_reg_8659;
        trunc_ln145_89_reg_8664_pp0_iter1_reg <= trunc_ln145_89_reg_8664;
        trunc_ln145_90_reg_8669_pp0_iter1_reg <= trunc_ln145_90_reg_8669;
        trunc_ln145_91_reg_8674_pp0_iter1_reg <= trunc_ln145_91_reg_8674;
        trunc_ln145_92_reg_8679_pp0_iter1_reg <= trunc_ln145_92_reg_8679;
        trunc_ln145_93_reg_8684_pp0_iter1_reg <= trunc_ln145_93_reg_8684;
        trunc_ln145_94_reg_8689_pp0_iter1_reg <= trunc_ln145_94_reg_8689;
        trunc_ln145_96_reg_8699_pp0_iter1_reg <= trunc_ln145_96_reg_8699;
        trunc_ln145_97_reg_8704_pp0_iter1_reg <= trunc_ln145_97_reg_8704;
        trunc_ln145_98_reg_8709_pp0_iter1_reg <= trunc_ln145_98_reg_8709;
        trunc_ln145_99_reg_8714_pp0_iter1_reg <= trunc_ln145_99_reg_8714;
        trunc_ln145_s_reg_8569_pp0_iter1_reg <= trunc_ln145_s_reg_8569;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln41_reg_8240_pp0_iter2_reg <= icmp_ln41_reg_8240_pp0_iter1_reg;
        sext_ln1540_104_reg_9100_pp0_iter2_reg <= sext_ln1540_104_reg_9100;
        sext_ln1540_105_reg_9112_pp0_iter2_reg <= sext_ln1540_105_reg_9112;
        sext_ln1540_112_reg_9124_pp0_iter2_reg <= sext_ln1540_112_reg_9124;
        sext_ln1540_113_reg_9136_pp0_iter2_reg <= sext_ln1540_113_reg_9136;
        sext_ln1540_120_reg_9148_pp0_iter2_reg <= sext_ln1540_120_reg_9148;
        sext_ln1540_121_reg_9160_pp0_iter2_reg <= sext_ln1540_121_reg_9160;
        sext_ln1540_2_reg_8896_pp0_iter2_reg <= sext_ln1540_2_reg_8896;
        sext_ln1540_72_reg_9004_pp0_iter2_reg <= sext_ln1540_72_reg_9004;
        sext_ln1540_73_reg_9016_pp0_iter2_reg <= sext_ln1540_73_reg_9016;
        sext_ln1540_80_reg_9028_pp0_iter2_reg <= sext_ln1540_80_reg_9028;
        sext_ln1540_81_reg_9040_pp0_iter2_reg <= sext_ln1540_81_reg_9040;
        sext_ln1540_88_reg_9052_pp0_iter2_reg <= sext_ln1540_88_reg_9052;
        sext_ln1540_89_reg_9064_pp0_iter2_reg <= sext_ln1540_89_reg_9064;
        sext_ln1540_96_reg_9076_pp0_iter2_reg <= sext_ln1540_96_reg_9076;
        sext_ln1540_97_reg_9088_pp0_iter2_reg <= sext_ln1540_97_reg_9088;
        sext_ln1540_reg_8884_pp0_iter2_reg <= sext_ln1540_reg_8884;
        tmp_10_reg_8314_pp0_iter2_reg <= tmp_10_reg_8314_pp0_iter1_reg;
        tmp_11_reg_8319_pp0_iter2_reg <= tmp_11_reg_8319_pp0_iter1_reg;
        tmp_12_reg_8324_pp0_iter2_reg <= tmp_12_reg_8324_pp0_iter1_reg;
        tmp_13_reg_8329_pp0_iter2_reg <= tmp_13_reg_8329_pp0_iter1_reg;
        tmp_17_reg_8349_pp0_iter2_reg <= tmp_17_reg_8349_pp0_iter1_reg;
        tmp_18_reg_8354_pp0_iter2_reg <= tmp_18_reg_8354_pp0_iter1_reg;
        tmp_19_reg_8359_pp0_iter2_reg <= tmp_19_reg_8359_pp0_iter1_reg;
        tmp_20_reg_8364_pp0_iter2_reg <= tmp_20_reg_8364_pp0_iter1_reg;
        tmp_21_reg_8369_pp0_iter2_reg <= tmp_21_reg_8369_pp0_iter1_reg;
        tmp_25_reg_8389_pp0_iter2_reg <= tmp_25_reg_8389_pp0_iter1_reg;
        tmp_26_reg_8394_pp0_iter2_reg <= tmp_26_reg_8394_pp0_iter1_reg;
        tmp_27_reg_8399_pp0_iter2_reg <= tmp_27_reg_8399_pp0_iter1_reg;
        tmp_28_reg_8404_pp0_iter2_reg <= tmp_28_reg_8404_pp0_iter1_reg;
        tmp_29_reg_8409_pp0_iter2_reg <= tmp_29_reg_8409_pp0_iter1_reg;
        tmp_2_reg_8269_pp0_iter2_reg <= tmp_2_reg_8269_pp0_iter1_reg;
        tmp_33_reg_8429_pp0_iter2_reg <= tmp_33_reg_8429_pp0_iter1_reg;
        tmp_34_reg_8434_pp0_iter2_reg <= tmp_34_reg_8434_pp0_iter1_reg;
        tmp_35_reg_8439_pp0_iter2_reg <= tmp_35_reg_8439_pp0_iter1_reg;
        tmp_36_reg_8444_pp0_iter2_reg <= tmp_36_reg_8444_pp0_iter1_reg;
        tmp_37_reg_8449_pp0_iter2_reg <= tmp_37_reg_8449_pp0_iter1_reg;
        tmp_3_reg_8274_pp0_iter2_reg <= tmp_3_reg_8274_pp0_iter1_reg;
        tmp_41_reg_8469_pp0_iter2_reg <= tmp_41_reg_8469_pp0_iter1_reg;
        tmp_42_reg_8474_pp0_iter2_reg <= tmp_42_reg_8474_pp0_iter1_reg;
        tmp_43_reg_8479_pp0_iter2_reg <= tmp_43_reg_8479_pp0_iter1_reg;
        tmp_44_reg_8484_pp0_iter2_reg <= tmp_44_reg_8484_pp0_iter1_reg;
        tmp_45_reg_8489_pp0_iter2_reg <= tmp_45_reg_8489_pp0_iter1_reg;
        tmp_49_reg_8509_pp0_iter2_reg <= tmp_49_reg_8509_pp0_iter1_reg;
        tmp_4_reg_8279_pp0_iter2_reg <= tmp_4_reg_8279_pp0_iter1_reg;
        tmp_50_reg_8514_pp0_iter2_reg <= tmp_50_reg_8514_pp0_iter1_reg;
        tmp_51_reg_8519_pp0_iter2_reg <= tmp_51_reg_8519_pp0_iter1_reg;
        tmp_52_reg_8524_pp0_iter2_reg <= tmp_52_reg_8524_pp0_iter1_reg;
        tmp_53_reg_8529_pp0_iter2_reg <= tmp_53_reg_8529_pp0_iter1_reg;
        tmp_57_reg_8549_pp0_iter2_reg <= tmp_57_reg_8549_pp0_iter1_reg;
        tmp_58_reg_8554_pp0_iter2_reg <= tmp_58_reg_8554_pp0_iter1_reg;
        tmp_59_reg_8559_pp0_iter2_reg <= tmp_59_reg_8559_pp0_iter1_reg;
        tmp_5_reg_8284_pp0_iter2_reg <= tmp_5_reg_8284_pp0_iter1_reg;
        tmp_6_reg_8289_pp0_iter2_reg <= tmp_6_reg_8289_pp0_iter1_reg;
        tmp_s_reg_8309_pp0_iter2_reg <= tmp_s_reg_8309_pp0_iter1_reg;
        trunc_ln145_100_reg_8719_pp0_iter2_reg <= trunc_ln145_100_reg_8719_pp0_iter1_reg;
        trunc_ln145_101_reg_8724_pp0_iter2_reg <= trunc_ln145_101_reg_8724_pp0_iter1_reg;
        trunc_ln145_102_reg_8729_pp0_iter2_reg <= trunc_ln145_102_reg_8729_pp0_iter1_reg;
        trunc_ln145_104_reg_8739_pp0_iter2_reg <= trunc_ln145_104_reg_8739_pp0_iter1_reg;
        trunc_ln145_106_reg_8749_pp0_iter2_reg <= trunc_ln145_106_reg_8749_pp0_iter1_reg;
        trunc_ln145_107_reg_8754_pp0_iter2_reg <= trunc_ln145_107_reg_8754_pp0_iter1_reg;
        trunc_ln145_108_reg_8759_pp0_iter2_reg <= trunc_ln145_108_reg_8759_pp0_iter1_reg;
        trunc_ln145_109_reg_8764_pp0_iter2_reg <= trunc_ln145_109_reg_8764_pp0_iter1_reg;
        trunc_ln145_110_reg_8769_pp0_iter2_reg <= trunc_ln145_110_reg_8769_pp0_iter1_reg;
        trunc_ln145_112_reg_8779_pp0_iter2_reg <= trunc_ln145_112_reg_8779_pp0_iter1_reg;
        trunc_ln145_114_reg_8789_pp0_iter2_reg <= trunc_ln145_114_reg_8789_pp0_iter1_reg;
        trunc_ln145_115_reg_8794_pp0_iter2_reg <= trunc_ln145_115_reg_8794_pp0_iter1_reg;
        trunc_ln145_116_reg_8799_pp0_iter2_reg <= trunc_ln145_116_reg_8799_pp0_iter1_reg;
        trunc_ln145_117_reg_8804_pp0_iter2_reg <= trunc_ln145_117_reg_8804_pp0_iter1_reg;
        trunc_ln145_118_reg_8809_pp0_iter2_reg <= trunc_ln145_118_reg_8809_pp0_iter1_reg;
        trunc_ln145_120_reg_8819_pp0_iter2_reg <= trunc_ln145_120_reg_8819_pp0_iter1_reg;
        trunc_ln145_122_reg_8829_pp0_iter2_reg <= trunc_ln145_122_reg_8829_pp0_iter1_reg;
        trunc_ln145_123_reg_8834_pp0_iter2_reg <= trunc_ln145_123_reg_8834_pp0_iter1_reg;
        trunc_ln145_124_reg_8839_pp0_iter2_reg <= trunc_ln145_124_reg_8839_pp0_iter1_reg;
        trunc_ln145_125_reg_8844_pp0_iter2_reg <= trunc_ln145_125_reg_8844_pp0_iter1_reg;
        trunc_ln145_126_reg_8849_pp0_iter2_reg <= trunc_ln145_126_reg_8849_pp0_iter1_reg;
        trunc_ln145_128_reg_8859_pp0_iter2_reg <= trunc_ln145_128_reg_8859_pp0_iter1_reg;
        trunc_ln145_130_reg_8869_pp0_iter2_reg <= trunc_ln145_130_reg_8869_pp0_iter1_reg;
        trunc_ln145_131_reg_8874_pp0_iter2_reg <= trunc_ln145_131_reg_8874_pp0_iter1_reg;
        trunc_ln145_132_reg_8879_pp0_iter2_reg <= trunc_ln145_132_reg_8879_pp0_iter1_reg;
        trunc_ln145_35_reg_8564_pp0_iter2_reg <= trunc_ln145_35_reg_8564_pp0_iter1_reg;
        trunc_ln145_62_reg_8249_pp0_iter2_reg <= trunc_ln145_62_reg_8249_pp0_iter1_reg;
        trunc_ln145_63_reg_8254_pp0_iter2_reg <= trunc_ln145_63_reg_8254_pp0_iter1_reg;
        trunc_ln145_71_reg_8574_pp0_iter2_reg <= trunc_ln145_71_reg_8574_pp0_iter1_reg;
        trunc_ln145_74_reg_8589_pp0_iter2_reg <= trunc_ln145_74_reg_8589_pp0_iter1_reg;
        trunc_ln145_75_reg_8594_pp0_iter2_reg <= trunc_ln145_75_reg_8594_pp0_iter1_reg;
        trunc_ln145_76_reg_8599_pp0_iter2_reg <= trunc_ln145_76_reg_8599_pp0_iter1_reg;
        trunc_ln145_77_reg_8604_pp0_iter2_reg <= trunc_ln145_77_reg_8604_pp0_iter1_reg;
        trunc_ln145_78_reg_8609_pp0_iter2_reg <= trunc_ln145_78_reg_8609_pp0_iter1_reg;
        trunc_ln145_80_reg_8619_pp0_iter2_reg <= trunc_ln145_80_reg_8619_pp0_iter1_reg;
        trunc_ln145_82_reg_8629_pp0_iter2_reg <= trunc_ln145_82_reg_8629_pp0_iter1_reg;
        trunc_ln145_83_reg_8634_pp0_iter2_reg <= trunc_ln145_83_reg_8634_pp0_iter1_reg;
        trunc_ln145_84_reg_8639_pp0_iter2_reg <= trunc_ln145_84_reg_8639_pp0_iter1_reg;
        trunc_ln145_85_reg_8644_pp0_iter2_reg <= trunc_ln145_85_reg_8644_pp0_iter1_reg;
        trunc_ln145_86_reg_8649_pp0_iter2_reg <= trunc_ln145_86_reg_8649_pp0_iter1_reg;
        trunc_ln145_88_reg_8659_pp0_iter2_reg <= trunc_ln145_88_reg_8659_pp0_iter1_reg;
        trunc_ln145_90_reg_8669_pp0_iter2_reg <= trunc_ln145_90_reg_8669_pp0_iter1_reg;
        trunc_ln145_91_reg_8674_pp0_iter2_reg <= trunc_ln145_91_reg_8674_pp0_iter1_reg;
        trunc_ln145_92_reg_8679_pp0_iter2_reg <= trunc_ln145_92_reg_8679_pp0_iter1_reg;
        trunc_ln145_93_reg_8684_pp0_iter2_reg <= trunc_ln145_93_reg_8684_pp0_iter1_reg;
        trunc_ln145_94_reg_8689_pp0_iter2_reg <= trunc_ln145_94_reg_8689_pp0_iter1_reg;
        trunc_ln145_96_reg_8699_pp0_iter2_reg <= trunc_ln145_96_reg_8699_pp0_iter1_reg;
        trunc_ln145_98_reg_8709_pp0_iter2_reg <= trunc_ln145_98_reg_8709_pp0_iter1_reg;
        trunc_ln145_99_reg_8714_pp0_iter2_reg <= trunc_ln145_99_reg_8714_pp0_iter1_reg;
        trunc_ln145_s_reg_8569_pp0_iter2_reg <= trunc_ln145_s_reg_8569_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln41_reg_8240_pp0_iter3_reg <= icmp_ln41_reg_8240_pp0_iter2_reg;
        sext_ln1540_104_reg_9100_pp0_iter3_reg <= sext_ln1540_104_reg_9100_pp0_iter2_reg;
        sext_ln1540_105_reg_9112_pp0_iter3_reg <= sext_ln1540_105_reg_9112_pp0_iter2_reg;
        sext_ln1540_112_reg_9124_pp0_iter3_reg <= sext_ln1540_112_reg_9124_pp0_iter2_reg;
        sext_ln1540_113_reg_9136_pp0_iter3_reg <= sext_ln1540_113_reg_9136_pp0_iter2_reg;
        sext_ln1540_120_reg_9148_pp0_iter3_reg <= sext_ln1540_120_reg_9148_pp0_iter2_reg;
        sext_ln1540_121_reg_9160_pp0_iter3_reg <= sext_ln1540_121_reg_9160_pp0_iter2_reg;
        sext_ln1540_2_reg_8896_pp0_iter3_reg <= sext_ln1540_2_reg_8896_pp0_iter2_reg;
        sext_ln1540_72_reg_9004_pp0_iter3_reg <= sext_ln1540_72_reg_9004_pp0_iter2_reg;
        sext_ln1540_73_reg_9016_pp0_iter3_reg <= sext_ln1540_73_reg_9016_pp0_iter2_reg;
        sext_ln1540_80_reg_9028_pp0_iter3_reg <= sext_ln1540_80_reg_9028_pp0_iter2_reg;
        sext_ln1540_81_reg_9040_pp0_iter3_reg <= sext_ln1540_81_reg_9040_pp0_iter2_reg;
        sext_ln1540_88_reg_9052_pp0_iter3_reg <= sext_ln1540_88_reg_9052_pp0_iter2_reg;
        sext_ln1540_89_reg_9064_pp0_iter3_reg <= sext_ln1540_89_reg_9064_pp0_iter2_reg;
        sext_ln1540_96_reg_9076_pp0_iter3_reg <= sext_ln1540_96_reg_9076_pp0_iter2_reg;
        sext_ln1540_97_reg_9088_pp0_iter3_reg <= sext_ln1540_97_reg_9088_pp0_iter2_reg;
        sext_ln1540_reg_8884_pp0_iter3_reg <= sext_ln1540_reg_8884_pp0_iter2_reg;
        tmp_10_reg_8314_pp0_iter3_reg <= tmp_10_reg_8314_pp0_iter2_reg;
        tmp_12_reg_8324_pp0_iter3_reg <= tmp_12_reg_8324_pp0_iter2_reg;
        tmp_13_reg_8329_pp0_iter3_reg <= tmp_13_reg_8329_pp0_iter2_reg;
        tmp_17_reg_8349_pp0_iter3_reg <= tmp_17_reg_8349_pp0_iter2_reg;
        tmp_18_reg_8354_pp0_iter3_reg <= tmp_18_reg_8354_pp0_iter2_reg;
        tmp_20_reg_8364_pp0_iter3_reg <= tmp_20_reg_8364_pp0_iter2_reg;
        tmp_21_reg_8369_pp0_iter3_reg <= tmp_21_reg_8369_pp0_iter2_reg;
        tmp_25_reg_8389_pp0_iter3_reg <= tmp_25_reg_8389_pp0_iter2_reg;
        tmp_26_reg_8394_pp0_iter3_reg <= tmp_26_reg_8394_pp0_iter2_reg;
        tmp_28_reg_8404_pp0_iter3_reg <= tmp_28_reg_8404_pp0_iter2_reg;
        tmp_29_reg_8409_pp0_iter3_reg <= tmp_29_reg_8409_pp0_iter2_reg;
        tmp_2_reg_8269_pp0_iter3_reg <= tmp_2_reg_8269_pp0_iter2_reg;
        tmp_33_reg_8429_pp0_iter3_reg <= tmp_33_reg_8429_pp0_iter2_reg;
        tmp_34_reg_8434_pp0_iter3_reg <= tmp_34_reg_8434_pp0_iter2_reg;
        tmp_36_reg_8444_pp0_iter3_reg <= tmp_36_reg_8444_pp0_iter2_reg;
        tmp_37_reg_8449_pp0_iter3_reg <= tmp_37_reg_8449_pp0_iter2_reg;
        tmp_3_reg_8274_pp0_iter3_reg <= tmp_3_reg_8274_pp0_iter2_reg;
        tmp_41_reg_8469_pp0_iter3_reg <= tmp_41_reg_8469_pp0_iter2_reg;
        tmp_42_reg_8474_pp0_iter3_reg <= tmp_42_reg_8474_pp0_iter2_reg;
        tmp_44_reg_8484_pp0_iter3_reg <= tmp_44_reg_8484_pp0_iter2_reg;
        tmp_45_reg_8489_pp0_iter3_reg <= tmp_45_reg_8489_pp0_iter2_reg;
        tmp_49_reg_8509_pp0_iter3_reg <= tmp_49_reg_8509_pp0_iter2_reg;
        tmp_50_reg_8514_pp0_iter3_reg <= tmp_50_reg_8514_pp0_iter2_reg;
        tmp_52_reg_8524_pp0_iter3_reg <= tmp_52_reg_8524_pp0_iter2_reg;
        tmp_53_reg_8529_pp0_iter3_reg <= tmp_53_reg_8529_pp0_iter2_reg;
        tmp_57_reg_8549_pp0_iter3_reg <= tmp_57_reg_8549_pp0_iter2_reg;
        tmp_58_reg_8554_pp0_iter3_reg <= tmp_58_reg_8554_pp0_iter2_reg;
        tmp_5_reg_8284_pp0_iter3_reg <= tmp_5_reg_8284_pp0_iter2_reg;
        tmp_6_reg_8289_pp0_iter3_reg <= tmp_6_reg_8289_pp0_iter2_reg;
        tmp_s_reg_8309_pp0_iter3_reg <= tmp_s_reg_8309_pp0_iter2_reg;
        trunc_ln145_101_reg_8724_pp0_iter3_reg <= trunc_ln145_101_reg_8724_pp0_iter2_reg;
        trunc_ln145_102_reg_8729_pp0_iter3_reg <= trunc_ln145_102_reg_8729_pp0_iter2_reg;
        trunc_ln145_104_reg_8739_pp0_iter3_reg <= trunc_ln145_104_reg_8739_pp0_iter2_reg;
        trunc_ln145_106_reg_8749_pp0_iter3_reg <= trunc_ln145_106_reg_8749_pp0_iter2_reg;
        trunc_ln145_107_reg_8754_pp0_iter3_reg <= trunc_ln145_107_reg_8754_pp0_iter2_reg;
        trunc_ln145_109_reg_8764_pp0_iter3_reg <= trunc_ln145_109_reg_8764_pp0_iter2_reg;
        trunc_ln145_110_reg_8769_pp0_iter3_reg <= trunc_ln145_110_reg_8769_pp0_iter2_reg;
        trunc_ln145_112_reg_8779_pp0_iter3_reg <= trunc_ln145_112_reg_8779_pp0_iter2_reg;
        trunc_ln145_114_reg_8789_pp0_iter3_reg <= trunc_ln145_114_reg_8789_pp0_iter2_reg;
        trunc_ln145_115_reg_8794_pp0_iter3_reg <= trunc_ln145_115_reg_8794_pp0_iter2_reg;
        trunc_ln145_117_reg_8804_pp0_iter3_reg <= trunc_ln145_117_reg_8804_pp0_iter2_reg;
        trunc_ln145_118_reg_8809_pp0_iter3_reg <= trunc_ln145_118_reg_8809_pp0_iter2_reg;
        trunc_ln145_120_reg_8819_pp0_iter3_reg <= trunc_ln145_120_reg_8819_pp0_iter2_reg;
        trunc_ln145_122_reg_8829_pp0_iter3_reg <= trunc_ln145_122_reg_8829_pp0_iter2_reg;
        trunc_ln145_123_reg_8834_pp0_iter3_reg <= trunc_ln145_123_reg_8834_pp0_iter2_reg;
        trunc_ln145_125_reg_8844_pp0_iter3_reg <= trunc_ln145_125_reg_8844_pp0_iter2_reg;
        trunc_ln145_126_reg_8849_pp0_iter3_reg <= trunc_ln145_126_reg_8849_pp0_iter2_reg;
        trunc_ln145_128_reg_8859_pp0_iter3_reg <= trunc_ln145_128_reg_8859_pp0_iter2_reg;
        trunc_ln145_130_reg_8869_pp0_iter3_reg <= trunc_ln145_130_reg_8869_pp0_iter2_reg;
        trunc_ln145_131_reg_8874_pp0_iter3_reg <= trunc_ln145_131_reg_8874_pp0_iter2_reg;
        trunc_ln145_35_reg_8564_pp0_iter3_reg <= trunc_ln145_35_reg_8564_pp0_iter2_reg;
        trunc_ln145_62_reg_8249_pp0_iter3_reg <= trunc_ln145_62_reg_8249_pp0_iter2_reg;
        trunc_ln145_63_reg_8254_pp0_iter3_reg <= trunc_ln145_63_reg_8254_pp0_iter2_reg;
        trunc_ln145_71_reg_8574_pp0_iter3_reg <= trunc_ln145_71_reg_8574_pp0_iter2_reg;
        trunc_ln145_74_reg_8589_pp0_iter3_reg <= trunc_ln145_74_reg_8589_pp0_iter2_reg;
        trunc_ln145_75_reg_8594_pp0_iter3_reg <= trunc_ln145_75_reg_8594_pp0_iter2_reg;
        trunc_ln145_77_reg_8604_pp0_iter3_reg <= trunc_ln145_77_reg_8604_pp0_iter2_reg;
        trunc_ln145_78_reg_8609_pp0_iter3_reg <= trunc_ln145_78_reg_8609_pp0_iter2_reg;
        trunc_ln145_80_reg_8619_pp0_iter3_reg <= trunc_ln145_80_reg_8619_pp0_iter2_reg;
        trunc_ln145_82_reg_8629_pp0_iter3_reg <= trunc_ln145_82_reg_8629_pp0_iter2_reg;
        trunc_ln145_83_reg_8634_pp0_iter3_reg <= trunc_ln145_83_reg_8634_pp0_iter2_reg;
        trunc_ln145_85_reg_8644_pp0_iter3_reg <= trunc_ln145_85_reg_8644_pp0_iter2_reg;
        trunc_ln145_86_reg_8649_pp0_iter3_reg <= trunc_ln145_86_reg_8649_pp0_iter2_reg;
        trunc_ln145_88_reg_8659_pp0_iter3_reg <= trunc_ln145_88_reg_8659_pp0_iter2_reg;
        trunc_ln145_90_reg_8669_pp0_iter3_reg <= trunc_ln145_90_reg_8669_pp0_iter2_reg;
        trunc_ln145_91_reg_8674_pp0_iter3_reg <= trunc_ln145_91_reg_8674_pp0_iter2_reg;
        trunc_ln145_93_reg_8684_pp0_iter3_reg <= trunc_ln145_93_reg_8684_pp0_iter2_reg;
        trunc_ln145_94_reg_8689_pp0_iter3_reg <= trunc_ln145_94_reg_8689_pp0_iter2_reg;
        trunc_ln145_96_reg_8699_pp0_iter3_reg <= trunc_ln145_96_reg_8699_pp0_iter2_reg;
        trunc_ln145_98_reg_8709_pp0_iter3_reg <= trunc_ln145_98_reg_8709_pp0_iter2_reg;
        trunc_ln145_99_reg_8714_pp0_iter3_reg <= trunc_ln145_99_reg_8714_pp0_iter2_reg;
        trunc_ln145_s_reg_8569_pp0_iter3_reg <= trunc_ln145_s_reg_8569_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln41_reg_8240_pp0_iter4_reg <= icmp_ln41_reg_8240_pp0_iter3_reg;
        tmp_10_reg_8314_pp0_iter4_reg <= tmp_10_reg_8314_pp0_iter3_reg;
        tmp_13_reg_8329_pp0_iter4_reg <= tmp_13_reg_8329_pp0_iter3_reg;
        tmp_17_reg_8349_pp0_iter4_reg <= tmp_17_reg_8349_pp0_iter3_reg;
        tmp_18_reg_8354_pp0_iter4_reg <= tmp_18_reg_8354_pp0_iter3_reg;
        tmp_21_reg_8369_pp0_iter4_reg <= tmp_21_reg_8369_pp0_iter3_reg;
        tmp_25_reg_8389_pp0_iter4_reg <= tmp_25_reg_8389_pp0_iter3_reg;
        tmp_26_reg_8394_pp0_iter4_reg <= tmp_26_reg_8394_pp0_iter3_reg;
        tmp_29_reg_8409_pp0_iter4_reg <= tmp_29_reg_8409_pp0_iter3_reg;
        tmp_2_reg_8269_pp0_iter4_reg <= tmp_2_reg_8269_pp0_iter3_reg;
        tmp_33_reg_8429_pp0_iter4_reg <= tmp_33_reg_8429_pp0_iter3_reg;
        tmp_34_reg_8434_pp0_iter4_reg <= tmp_34_reg_8434_pp0_iter3_reg;
        tmp_37_reg_8449_pp0_iter4_reg <= tmp_37_reg_8449_pp0_iter3_reg;
        tmp_3_reg_8274_pp0_iter4_reg <= tmp_3_reg_8274_pp0_iter3_reg;
        tmp_41_reg_8469_pp0_iter4_reg <= tmp_41_reg_8469_pp0_iter3_reg;
        tmp_42_reg_8474_pp0_iter4_reg <= tmp_42_reg_8474_pp0_iter3_reg;
        tmp_45_reg_8489_pp0_iter4_reg <= tmp_45_reg_8489_pp0_iter3_reg;
        tmp_49_reg_8509_pp0_iter4_reg <= tmp_49_reg_8509_pp0_iter3_reg;
        tmp_50_reg_8514_pp0_iter4_reg <= tmp_50_reg_8514_pp0_iter3_reg;
        tmp_53_reg_8529_pp0_iter4_reg <= tmp_53_reg_8529_pp0_iter3_reg;
        tmp_57_reg_8549_pp0_iter4_reg <= tmp_57_reg_8549_pp0_iter3_reg;
        tmp_58_reg_8554_pp0_iter4_reg <= tmp_58_reg_8554_pp0_iter3_reg;
        tmp_6_reg_8289_pp0_iter4_reg <= tmp_6_reg_8289_pp0_iter3_reg;
        tmp_s_reg_8309_pp0_iter4_reg <= tmp_s_reg_8309_pp0_iter3_reg;
        trunc_ln145_102_reg_8729_pp0_iter4_reg <= trunc_ln145_102_reg_8729_pp0_iter3_reg;
        trunc_ln145_106_reg_8749_pp0_iter4_reg <= trunc_ln145_106_reg_8749_pp0_iter3_reg;
        trunc_ln145_107_reg_8754_pp0_iter4_reg <= trunc_ln145_107_reg_8754_pp0_iter3_reg;
        trunc_ln145_110_reg_8769_pp0_iter4_reg <= trunc_ln145_110_reg_8769_pp0_iter3_reg;
        trunc_ln145_114_reg_8789_pp0_iter4_reg <= trunc_ln145_114_reg_8789_pp0_iter3_reg;
        trunc_ln145_115_reg_8794_pp0_iter4_reg <= trunc_ln145_115_reg_8794_pp0_iter3_reg;
        trunc_ln145_118_reg_8809_pp0_iter4_reg <= trunc_ln145_118_reg_8809_pp0_iter3_reg;
        trunc_ln145_122_reg_8829_pp0_iter4_reg <= trunc_ln145_122_reg_8829_pp0_iter3_reg;
        trunc_ln145_123_reg_8834_pp0_iter4_reg <= trunc_ln145_123_reg_8834_pp0_iter3_reg;
        trunc_ln145_126_reg_8849_pp0_iter4_reg <= trunc_ln145_126_reg_8849_pp0_iter3_reg;
        trunc_ln145_130_reg_8869_pp0_iter4_reg <= trunc_ln145_130_reg_8869_pp0_iter3_reg;
        trunc_ln145_131_reg_8874_pp0_iter4_reg <= trunc_ln145_131_reg_8874_pp0_iter3_reg;
        trunc_ln145_63_reg_8254_pp0_iter4_reg <= trunc_ln145_63_reg_8254_pp0_iter3_reg;
        trunc_ln145_71_reg_8574_pp0_iter4_reg <= trunc_ln145_71_reg_8574_pp0_iter3_reg;
        trunc_ln145_74_reg_8589_pp0_iter4_reg <= trunc_ln145_74_reg_8589_pp0_iter3_reg;
        trunc_ln145_75_reg_8594_pp0_iter4_reg <= trunc_ln145_75_reg_8594_pp0_iter3_reg;
        trunc_ln145_78_reg_8609_pp0_iter4_reg <= trunc_ln145_78_reg_8609_pp0_iter3_reg;
        trunc_ln145_82_reg_8629_pp0_iter4_reg <= trunc_ln145_82_reg_8629_pp0_iter3_reg;
        trunc_ln145_83_reg_8634_pp0_iter4_reg <= trunc_ln145_83_reg_8634_pp0_iter3_reg;
        trunc_ln145_86_reg_8649_pp0_iter4_reg <= trunc_ln145_86_reg_8649_pp0_iter3_reg;
        trunc_ln145_90_reg_8669_pp0_iter4_reg <= trunc_ln145_90_reg_8669_pp0_iter3_reg;
        trunc_ln145_91_reg_8674_pp0_iter4_reg <= trunc_ln145_91_reg_8674_pp0_iter3_reg;
        trunc_ln145_94_reg_8689_pp0_iter4_reg <= trunc_ln145_94_reg_8689_pp0_iter3_reg;
        trunc_ln145_98_reg_8709_pp0_iter4_reg <= trunc_ln145_98_reg_8709_pp0_iter3_reg;
        trunc_ln145_99_reg_8714_pp0_iter4_reg <= trunc_ln145_99_reg_8714_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        icmp_ln41_reg_8240_pp0_iter5_reg <= icmp_ln41_reg_8240_pp0_iter4_reg;
        tmp_10_reg_8314_pp0_iter5_reg <= tmp_10_reg_8314_pp0_iter4_reg;
        tmp_13_reg_8329_pp0_iter5_reg <= tmp_13_reg_8329_pp0_iter4_reg;
        tmp_17_reg_8349_pp0_iter5_reg <= tmp_17_reg_8349_pp0_iter4_reg;
        tmp_18_reg_8354_pp0_iter5_reg <= tmp_18_reg_8354_pp0_iter4_reg;
        tmp_21_reg_8369_pp0_iter5_reg <= tmp_21_reg_8369_pp0_iter4_reg;
        tmp_25_reg_8389_pp0_iter5_reg <= tmp_25_reg_8389_pp0_iter4_reg;
        tmp_26_reg_8394_pp0_iter5_reg <= tmp_26_reg_8394_pp0_iter4_reg;
        tmp_29_reg_8409_pp0_iter5_reg <= tmp_29_reg_8409_pp0_iter4_reg;
        tmp_2_reg_8269_pp0_iter5_reg <= tmp_2_reg_8269_pp0_iter4_reg;
        tmp_33_reg_8429_pp0_iter5_reg <= tmp_33_reg_8429_pp0_iter4_reg;
        tmp_34_reg_8434_pp0_iter5_reg <= tmp_34_reg_8434_pp0_iter4_reg;
        tmp_37_reg_8449_pp0_iter5_reg <= tmp_37_reg_8449_pp0_iter4_reg;
        tmp_3_reg_8274_pp0_iter5_reg <= tmp_3_reg_8274_pp0_iter4_reg;
        tmp_41_reg_8469_pp0_iter5_reg <= tmp_41_reg_8469_pp0_iter4_reg;
        tmp_42_reg_8474_pp0_iter5_reg <= tmp_42_reg_8474_pp0_iter4_reg;
        tmp_45_reg_8489_pp0_iter5_reg <= tmp_45_reg_8489_pp0_iter4_reg;
        tmp_49_reg_8509_pp0_iter5_reg <= tmp_49_reg_8509_pp0_iter4_reg;
        tmp_50_reg_8514_pp0_iter5_reg <= tmp_50_reg_8514_pp0_iter4_reg;
        tmp_53_reg_8529_pp0_iter5_reg <= tmp_53_reg_8529_pp0_iter4_reg;
        tmp_57_reg_8549_pp0_iter5_reg <= tmp_57_reg_8549_pp0_iter4_reg;
        tmp_58_reg_8554_pp0_iter5_reg <= tmp_58_reg_8554_pp0_iter4_reg;
        tmp_6_reg_8289_pp0_iter5_reg <= tmp_6_reg_8289_pp0_iter4_reg;
        tmp_s_reg_8309_pp0_iter5_reg <= tmp_s_reg_8309_pp0_iter4_reg;
        trunc_ln145_102_reg_8729_pp0_iter5_reg <= trunc_ln145_102_reg_8729_pp0_iter4_reg;
        trunc_ln145_106_reg_8749_pp0_iter5_reg <= trunc_ln145_106_reg_8749_pp0_iter4_reg;
        trunc_ln145_107_reg_8754_pp0_iter5_reg <= trunc_ln145_107_reg_8754_pp0_iter4_reg;
        trunc_ln145_110_reg_8769_pp0_iter5_reg <= trunc_ln145_110_reg_8769_pp0_iter4_reg;
        trunc_ln145_114_reg_8789_pp0_iter5_reg <= trunc_ln145_114_reg_8789_pp0_iter4_reg;
        trunc_ln145_115_reg_8794_pp0_iter5_reg <= trunc_ln145_115_reg_8794_pp0_iter4_reg;
        trunc_ln145_118_reg_8809_pp0_iter5_reg <= trunc_ln145_118_reg_8809_pp0_iter4_reg;
        trunc_ln145_122_reg_8829_pp0_iter5_reg <= trunc_ln145_122_reg_8829_pp0_iter4_reg;
        trunc_ln145_123_reg_8834_pp0_iter5_reg <= trunc_ln145_123_reg_8834_pp0_iter4_reg;
        trunc_ln145_126_reg_8849_pp0_iter5_reg <= trunc_ln145_126_reg_8849_pp0_iter4_reg;
        trunc_ln145_130_reg_8869_pp0_iter5_reg <= trunc_ln145_130_reg_8869_pp0_iter4_reg;
        trunc_ln145_131_reg_8874_pp0_iter5_reg <= trunc_ln145_131_reg_8874_pp0_iter4_reg;
        trunc_ln145_63_reg_8254_pp0_iter5_reg <= trunc_ln145_63_reg_8254_pp0_iter4_reg;
        trunc_ln145_71_reg_8574_pp0_iter5_reg <= trunc_ln145_71_reg_8574_pp0_iter4_reg;
        trunc_ln145_74_reg_8589_pp0_iter5_reg <= trunc_ln145_74_reg_8589_pp0_iter4_reg;
        trunc_ln145_75_reg_8594_pp0_iter5_reg <= trunc_ln145_75_reg_8594_pp0_iter4_reg;
        trunc_ln145_78_reg_8609_pp0_iter5_reg <= trunc_ln145_78_reg_8609_pp0_iter4_reg;
        trunc_ln145_82_reg_8629_pp0_iter5_reg <= trunc_ln145_82_reg_8629_pp0_iter4_reg;
        trunc_ln145_83_reg_8634_pp0_iter5_reg <= trunc_ln145_83_reg_8634_pp0_iter4_reg;
        trunc_ln145_86_reg_8649_pp0_iter5_reg <= trunc_ln145_86_reg_8649_pp0_iter4_reg;
        trunc_ln145_90_reg_8669_pp0_iter5_reg <= trunc_ln145_90_reg_8669_pp0_iter4_reg;
        trunc_ln145_91_reg_8674_pp0_iter5_reg <= trunc_ln145_91_reg_8674_pp0_iter4_reg;
        trunc_ln145_94_reg_8689_pp0_iter5_reg <= trunc_ln145_94_reg_8689_pp0_iter4_reg;
        trunc_ln145_98_reg_8709_pp0_iter5_reg <= trunc_ln145_98_reg_8709_pp0_iter4_reg;
        trunc_ln145_99_reg_8714_pp0_iter5_reg <= trunc_ln145_99_reg_8714_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln41_reg_8240_pp0_iter6_reg <= icmp_ln41_reg_8240_pp0_iter5_reg;
        tmp_13_reg_8329_pp0_iter6_reg <= tmp_13_reg_8329_pp0_iter5_reg;
        tmp_21_reg_8369_pp0_iter6_reg <= tmp_21_reg_8369_pp0_iter5_reg;
        tmp_29_reg_8409_pp0_iter6_reg <= tmp_29_reg_8409_pp0_iter5_reg;
        tmp_37_reg_8449_pp0_iter6_reg <= tmp_37_reg_8449_pp0_iter5_reg;
        tmp_45_reg_8489_pp0_iter6_reg <= tmp_45_reg_8489_pp0_iter5_reg;
        tmp_53_reg_8529_pp0_iter6_reg <= tmp_53_reg_8529_pp0_iter5_reg;
        tmp_6_reg_8289_pp0_iter6_reg <= tmp_6_reg_8289_pp0_iter5_reg;
        trunc_ln145_102_reg_8729_pp0_iter6_reg <= trunc_ln145_102_reg_8729_pp0_iter5_reg;
        trunc_ln145_110_reg_8769_pp0_iter6_reg <= trunc_ln145_110_reg_8769_pp0_iter5_reg;
        trunc_ln145_118_reg_8809_pp0_iter6_reg <= trunc_ln145_118_reg_8809_pp0_iter5_reg;
        trunc_ln145_126_reg_8849_pp0_iter6_reg <= trunc_ln145_126_reg_8849_pp0_iter5_reg;
        trunc_ln145_63_reg_8254_pp0_iter6_reg <= trunc_ln145_63_reg_8254_pp0_iter5_reg;
        trunc_ln145_71_reg_8574_pp0_iter6_reg <= trunc_ln145_71_reg_8574_pp0_iter5_reg;
        trunc_ln145_78_reg_8609_pp0_iter6_reg <= trunc_ln145_78_reg_8609_pp0_iter5_reg;
        trunc_ln145_86_reg_8649_pp0_iter6_reg <= trunc_ln145_86_reg_8649_pp0_iter5_reg;
        trunc_ln145_94_reg_8689_pp0_iter6_reg <= trunc_ln145_94_reg_8689_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln41_reg_8240_pp0_iter7_reg <= icmp_ln41_reg_8240_pp0_iter6_reg;
        tmp_13_reg_8329_pp0_iter7_reg <= tmp_13_reg_8329_pp0_iter6_reg;
        tmp_21_reg_8369_pp0_iter7_reg <= tmp_21_reg_8369_pp0_iter6_reg;
        tmp_29_reg_8409_pp0_iter7_reg <= tmp_29_reg_8409_pp0_iter6_reg;
        tmp_37_reg_8449_pp0_iter7_reg <= tmp_37_reg_8449_pp0_iter6_reg;
        tmp_45_reg_8489_pp0_iter7_reg <= tmp_45_reg_8489_pp0_iter6_reg;
        tmp_53_reg_8529_pp0_iter7_reg <= tmp_53_reg_8529_pp0_iter6_reg;
        tmp_6_reg_8289_pp0_iter7_reg <= tmp_6_reg_8289_pp0_iter6_reg;
        trunc_ln145_102_reg_8729_pp0_iter7_reg <= trunc_ln145_102_reg_8729_pp0_iter6_reg;
        trunc_ln145_110_reg_8769_pp0_iter7_reg <= trunc_ln145_110_reg_8769_pp0_iter6_reg;
        trunc_ln145_118_reg_8809_pp0_iter7_reg <= trunc_ln145_118_reg_8809_pp0_iter6_reg;
        trunc_ln145_126_reg_8849_pp0_iter7_reg <= trunc_ln145_126_reg_8849_pp0_iter6_reg;
        trunc_ln145_63_reg_8254_pp0_iter7_reg <= trunc_ln145_63_reg_8254_pp0_iter6_reg;
        trunc_ln145_71_reg_8574_pp0_iter7_reg <= trunc_ln145_71_reg_8574_pp0_iter6_reg;
        trunc_ln145_78_reg_8609_pp0_iter7_reg <= trunc_ln145_78_reg_8609_pp0_iter6_reg;
        trunc_ln145_86_reg_8649_pp0_iter7_reg <= trunc_ln145_86_reg_8649_pp0_iter6_reg;
        trunc_ln145_94_reg_8689_pp0_iter7_reg <= trunc_ln145_94_reg_8689_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln41_reg_8240_pp0_iter8_reg <= icmp_ln41_reg_8240_pp0_iter7_reg;
        tmp_13_reg_8329_pp0_iter8_reg <= tmp_13_reg_8329_pp0_iter7_reg;
        tmp_21_reg_8369_pp0_iter8_reg <= tmp_21_reg_8369_pp0_iter7_reg;
        tmp_29_reg_8409_pp0_iter8_reg <= tmp_29_reg_8409_pp0_iter7_reg;
        tmp_37_reg_8449_pp0_iter8_reg <= tmp_37_reg_8449_pp0_iter7_reg;
        tmp_45_reg_8489_pp0_iter8_reg <= tmp_45_reg_8489_pp0_iter7_reg;
        tmp_53_reg_8529_pp0_iter8_reg <= tmp_53_reg_8529_pp0_iter7_reg;
        tmp_6_reg_8289_pp0_iter8_reg <= tmp_6_reg_8289_pp0_iter7_reg;
        trunc_ln145_102_reg_8729_pp0_iter8_reg <= trunc_ln145_102_reg_8729_pp0_iter7_reg;
        trunc_ln145_110_reg_8769_pp0_iter8_reg <= trunc_ln145_110_reg_8769_pp0_iter7_reg;
        trunc_ln145_118_reg_8809_pp0_iter8_reg <= trunc_ln145_118_reg_8809_pp0_iter7_reg;
        trunc_ln145_126_reg_8849_pp0_iter8_reg <= trunc_ln145_126_reg_8849_pp0_iter7_reg;
        trunc_ln145_63_reg_8254_pp0_iter8_reg <= trunc_ln145_63_reg_8254_pp0_iter7_reg;
        trunc_ln145_71_reg_8574_pp0_iter8_reg <= trunc_ln145_71_reg_8574_pp0_iter7_reg;
        trunc_ln145_78_reg_8609_pp0_iter8_reg <= trunc_ln145_78_reg_8609_pp0_iter7_reg;
        trunc_ln145_86_reg_8649_pp0_iter8_reg <= trunc_ln145_86_reg_8649_pp0_iter7_reg;
        trunc_ln145_94_reg_8689_pp0_iter8_reg <= trunc_ln145_94_reg_8689_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
        icmp_ln41_reg_8240_pp0_iter12_reg <= icmp_ln41_reg_8240_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ret_V_104_reg_9549 <= grp_fu_2966_p2;
        ret_V_112_reg_9554 <= grp_fu_2972_p2;
        ret_V_120_reg_9559 <= grp_fu_2978_p2;
        ret_V_129_reg_9564 <= grp_fu_2990_p2;
        ret_V_136_reg_9581 <= grp_fu_2996_p2;
        ret_V_144_reg_9586 <= grp_fu_3002_p2;
        ret_V_152_reg_9591 <= grp_fu_3008_p2;
        ret_V_160_reg_9596 <= grp_fu_3014_p2;
        ret_V_168_reg_9601 <= grp_fu_3020_p2;
        ret_V_16_reg_9410 <= grp_fu_2879_p2;
        ret_V_176_reg_9606 <= grp_fu_3026_p2;
        ret_V_184_reg_9611 <= grp_fu_3032_p2;
        ret_V_193_reg_9616 <= grp_fu_3044_p2;
        ret_V_1_reg_9364 <= grp_fu_2861_p2;
        ret_V_200_reg_9633 <= grp_fu_3050_p2;
        ret_V_208_reg_9638 <= grp_fu_3056_p2;
        ret_V_216_reg_9643 <= grp_fu_3062_p2;
        ret_V_224_reg_9648 <= grp_fu_3068_p2;
        ret_V_232_reg_9653 <= grp_fu_3074_p2;
        ret_V_240_reg_9658 <= grp_fu_3080_p2;
        ret_V_248_reg_9663 <= grp_fu_3086_p2;
        ret_V_24_reg_9427 <= grp_fu_2888_p2;
        ret_V_257_reg_9668 <= grp_fu_3098_p2;
        ret_V_264_reg_9685 <= grp_fu_3104_p2;
        ret_V_272_reg_9690 <= grp_fu_3110_p2;
        ret_V_280_reg_9695 <= grp_fu_3116_p2;
        ret_V_288_reg_9700 <= grp_fu_3122_p2;
        ret_V_296_reg_9705 <= grp_fu_3128_p2;
        ret_V_304_reg_9710 <= grp_fu_3134_p2;
        ret_V_312_reg_9715 <= grp_fu_3140_p2;
        ret_V_321_reg_9720 <= grp_fu_3152_p2;
        ret_V_328_reg_9737 <= grp_fu_3158_p2;
        ret_V_32_reg_9444 <= grp_fu_2897_p2;
        ret_V_336_reg_9742 <= grp_fu_3164_p2;
        ret_V_344_reg_9747 <= grp_fu_3170_p2;
        ret_V_352_reg_9752 <= grp_fu_3176_p2;
        ret_V_360_reg_9757 <= grp_fu_3182_p2;
        ret_V_368_reg_9762 <= grp_fu_3188_p2;
        ret_V_376_reg_9767 <= grp_fu_3194_p2;
        ret_V_385_reg_9772 <= grp_fu_3206_p2;
        ret_V_392_reg_9789 <= grp_fu_3212_p2;
        ret_V_400_reg_9794 <= grp_fu_3218_p2;
        ret_V_408_reg_9799 <= grp_fu_3224_p2;
        ret_V_40_reg_9461 <= grp_fu_2906_p2;
        ret_V_416_reg_9804 <= grp_fu_3230_p2;
        ret_V_424_reg_9809 <= grp_fu_3236_p2;
        ret_V_432_reg_9814 <= grp_fu_3242_p2;
        ret_V_440_reg_9819 <= grp_fu_3248_p2;
        ret_V_449_reg_9824 <= grp_fu_3260_p2;
        ret_V_456_reg_9841 <= grp_fu_3266_p2;
        ret_V_464_reg_9846 <= grp_fu_3272_p2;
        ret_V_472_reg_9851 <= grp_fu_3278_p2;
        ret_V_480_reg_9856 <= grp_fu_3284_p2;
        ret_V_488_reg_9861 <= grp_fu_3290_p2;
        ret_V_48_reg_9478 <= grp_fu_2915_p2;
        ret_V_496_reg_9866 <= grp_fu_3296_p2;
        ret_V_504_reg_9871 <= grp_fu_3302_p2;
        ret_V_56_reg_9495 <= grp_fu_2924_p2;
        ret_V_65_reg_9512 <= grp_fu_2936_p2;
        ret_V_72_reg_9529 <= grp_fu_2942_p2;
        ret_V_80_reg_9534 <= grp_fu_2948_p2;
        ret_V_88_reg_9539 <= grp_fu_2954_p2;
        ret_V_8_reg_9393 <= grp_fu_2870_p2;
        ret_V_96_reg_9544 <= grp_fu_2960_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (icmp_ln41_reg_8240_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        sext_ln1540_104_reg_9100 <= sext_ln1540_104_fu_3146_p1;
        sext_ln1540_105_reg_9112 <= sext_ln1540_105_fu_3149_p1;
        sext_ln1540_112_reg_9124 <= sext_ln1540_112_fu_3200_p1;
        sext_ln1540_113_reg_9136 <= sext_ln1540_113_fu_3203_p1;
        sext_ln1540_120_reg_9148 <= sext_ln1540_120_fu_3254_p1;
        sext_ln1540_121_reg_9160 <= sext_ln1540_121_fu_3257_p1;
        sext_ln1540_2_reg_8896 <= sext_ln1540_2_fu_2855_p1;
        sext_ln1540_72_reg_9004 <= sext_ln1540_72_fu_2930_p1;
        sext_ln1540_73_reg_9016 <= sext_ln1540_73_fu_2933_p1;
        sext_ln1540_80_reg_9028 <= sext_ln1540_80_fu_2984_p1;
        sext_ln1540_81_reg_9040 <= sext_ln1540_81_fu_2987_p1;
        sext_ln1540_88_reg_9052 <= sext_ln1540_88_fu_3038_p1;
        sext_ln1540_89_reg_9064 <= sext_ln1540_89_fu_3041_p1;
        sext_ln1540_96_reg_9076 <= sext_ln1540_96_fu_3092_p1;
        sext_ln1540_97_reg_9088 <= sext_ln1540_97_fu_3095_p1;
        sext_ln1540_reg_8884 <= sext_ln1540_fu_2852_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln41_fu_1567_p2 == 1'd0))) begin
        tmp_10_reg_8314 <= {{i_stream_TDATA[103:96]}};
        tmp_11_reg_8319 <= {{i_stream_TDATA[111:104]}};
        tmp_12_reg_8324 <= {{i_stream_TDATA[119:112]}};
        tmp_13_reg_8329 <= {{i_stream_TDATA[127:120]}};
        tmp_14_reg_8334 <= {{i_stream_TDATA[135:128]}};
        tmp_15_reg_8339 <= {{i_stream_TDATA[143:136]}};
        tmp_16_reg_8344 <= {{i_stream_TDATA[151:144]}};
        tmp_17_reg_8349 <= {{i_stream_TDATA[159:152]}};
        tmp_18_reg_8354 <= {{i_stream_TDATA[167:160]}};
        tmp_19_reg_8359 <= {{i_stream_TDATA[175:168]}};
        tmp_1_reg_8264 <= {{i_stream_TDATA[23:16]}};
        tmp_20_reg_8364 <= {{i_stream_TDATA[183:176]}};
        tmp_21_reg_8369 <= {{i_stream_TDATA[191:184]}};
        tmp_22_reg_8374 <= {{i_stream_TDATA[199:192]}};
        tmp_23_reg_8379 <= {{i_stream_TDATA[207:200]}};
        tmp_24_reg_8384 <= {{i_stream_TDATA[215:208]}};
        tmp_25_reg_8389 <= {{i_stream_TDATA[223:216]}};
        tmp_26_reg_8394 <= {{i_stream_TDATA[231:224]}};
        tmp_27_reg_8399 <= {{i_stream_TDATA[239:232]}};
        tmp_28_reg_8404 <= {{i_stream_TDATA[247:240]}};
        tmp_29_reg_8409 <= {{i_stream_TDATA[255:248]}};
        tmp_2_reg_8269 <= {{i_stream_TDATA[31:24]}};
        tmp_30_reg_8414 <= {{i_stream_TDATA[263:256]}};
        tmp_31_reg_8419 <= {{i_stream_TDATA[271:264]}};
        tmp_32_reg_8424 <= {{i_stream_TDATA[279:272]}};
        tmp_33_reg_8429 <= {{i_stream_TDATA[287:280]}};
        tmp_34_reg_8434 <= {{i_stream_TDATA[295:288]}};
        tmp_35_reg_8439 <= {{i_stream_TDATA[303:296]}};
        tmp_36_reg_8444 <= {{i_stream_TDATA[311:304]}};
        tmp_37_reg_8449 <= {{i_stream_TDATA[319:312]}};
        tmp_38_reg_8454 <= {{i_stream_TDATA[327:320]}};
        tmp_39_reg_8459 <= {{i_stream_TDATA[335:328]}};
        tmp_3_reg_8274 <= {{i_stream_TDATA[39:32]}};
        tmp_40_reg_8464 <= {{i_stream_TDATA[343:336]}};
        tmp_41_reg_8469 <= {{i_stream_TDATA[351:344]}};
        tmp_42_reg_8474 <= {{i_stream_TDATA[359:352]}};
        tmp_43_reg_8479 <= {{i_stream_TDATA[367:360]}};
        tmp_44_reg_8484 <= {{i_stream_TDATA[375:368]}};
        tmp_45_reg_8489 <= {{i_stream_TDATA[383:376]}};
        tmp_46_reg_8494 <= {{i_stream_TDATA[391:384]}};
        tmp_47_reg_8499 <= {{i_stream_TDATA[399:392]}};
        tmp_48_reg_8504 <= {{i_stream_TDATA[407:400]}};
        tmp_49_reg_8509 <= {{i_stream_TDATA[415:408]}};
        tmp_4_reg_8279 <= {{i_stream_TDATA[47:40]}};
        tmp_50_reg_8514 <= {{i_stream_TDATA[423:416]}};
        tmp_51_reg_8519 <= {{i_stream_TDATA[431:424]}};
        tmp_52_reg_8524 <= {{i_stream_TDATA[439:432]}};
        tmp_53_reg_8529 <= {{i_stream_TDATA[447:440]}};
        tmp_54_reg_8534 <= {{i_stream_TDATA[455:448]}};
        tmp_55_reg_8539 <= {{i_stream_TDATA[463:456]}};
        tmp_56_reg_8544 <= {{i_stream_TDATA[471:464]}};
        tmp_57_reg_8549 <= {{i_stream_TDATA[479:472]}};
        tmp_58_reg_8554 <= {{i_stream_TDATA[487:480]}};
        tmp_59_reg_8559 <= {{i_stream_TDATA[495:488]}};
        tmp_5_reg_8284 <= {{i_stream_TDATA[55:48]}};
        tmp_6_reg_8289 <= {{i_stream_TDATA[63:56]}};
        tmp_7_reg_8294 <= {{i_stream_TDATA[71:64]}};
        tmp_8_reg_8299 <= {{i_stream_TDATA[79:72]}};
        tmp_9_reg_8304 <= {{i_stream_TDATA[87:80]}};
        tmp_reg_8259 <= {{i_stream_TDATA[15:8]}};
        tmp_s_reg_8309 <= {{i_stream_TDATA[95:88]}};
        trunc_ln145_100_reg_8719 <= {{w_stream_TDATA[149:145]}};
        trunc_ln145_101_reg_8724 <= {{w_stream_TDATA[154:150]}};
        trunc_ln145_102_reg_8729 <= {{w_stream_TDATA[159:155]}};
        trunc_ln145_103_reg_8734 <= {{w_stream_TDATA[164:160]}};
        trunc_ln145_104_reg_8739 <= {{w_stream_TDATA[169:165]}};
        trunc_ln145_105_reg_8744 <= {{w_stream_TDATA[174:170]}};
        trunc_ln145_106_reg_8749 <= {{w_stream_TDATA[179:175]}};
        trunc_ln145_107_reg_8754 <= {{w_stream_TDATA[184:180]}};
        trunc_ln145_108_reg_8759 <= {{w_stream_TDATA[189:185]}};
        trunc_ln145_109_reg_8764 <= {{w_stream_TDATA[194:190]}};
        trunc_ln145_110_reg_8769 <= {{w_stream_TDATA[199:195]}};
        trunc_ln145_111_reg_8774 <= {{w_stream_TDATA[204:200]}};
        trunc_ln145_112_reg_8779 <= {{w_stream_TDATA[209:205]}};
        trunc_ln145_113_reg_8784 <= {{w_stream_TDATA[214:210]}};
        trunc_ln145_114_reg_8789 <= {{w_stream_TDATA[219:215]}};
        trunc_ln145_115_reg_8794 <= {{w_stream_TDATA[224:220]}};
        trunc_ln145_116_reg_8799 <= {{w_stream_TDATA[229:225]}};
        trunc_ln145_117_reg_8804 <= {{w_stream_TDATA[234:230]}};
        trunc_ln145_118_reg_8809 <= {{w_stream_TDATA[239:235]}};
        trunc_ln145_119_reg_8814 <= {{w_stream_TDATA[244:240]}};
        trunc_ln145_120_reg_8819 <= {{w_stream_TDATA[249:245]}};
        trunc_ln145_121_reg_8824 <= {{w_stream_TDATA[254:250]}};
        trunc_ln145_122_reg_8829 <= {{w_stream_TDATA[259:255]}};
        trunc_ln145_123_reg_8834 <= {{w_stream_TDATA[264:260]}};
        trunc_ln145_124_reg_8839 <= {{w_stream_TDATA[269:265]}};
        trunc_ln145_125_reg_8844 <= {{w_stream_TDATA[274:270]}};
        trunc_ln145_126_reg_8849 <= {{w_stream_TDATA[279:275]}};
        trunc_ln145_127_reg_8854 <= {{w_stream_TDATA[284:280]}};
        trunc_ln145_128_reg_8859 <= {{w_stream_TDATA[289:285]}};
        trunc_ln145_129_reg_8864 <= {{w_stream_TDATA[294:290]}};
        trunc_ln145_130_reg_8869 <= {{w_stream_TDATA[299:295]}};
        trunc_ln145_131_reg_8874 <= {{w_stream_TDATA[304:300]}};
        trunc_ln145_132_reg_8879 <= {{w_stream_TDATA[309:305]}};
        trunc_ln145_35_reg_8564 <= trunc_ln145_35_fu_2213_p1;
        trunc_ln145_62_reg_8249 <= {{i_stream_TDATA[503:496]}};
        trunc_ln145_63_reg_8254 <= {{i_stream_TDATA[511:504]}};
        trunc_ln145_71_reg_8574 <= {{w_stream_TDATA[319:315]}};
        trunc_ln145_72_reg_8579 <= {{w_stream_TDATA[9:5]}};
        trunc_ln145_73_reg_8584 <= {{w_stream_TDATA[14:10]}};
        trunc_ln145_74_reg_8589 <= {{w_stream_TDATA[19:15]}};
        trunc_ln145_75_reg_8594 <= {{w_stream_TDATA[24:20]}};
        trunc_ln145_76_reg_8599 <= {{w_stream_TDATA[29:25]}};
        trunc_ln145_77_reg_8604 <= {{w_stream_TDATA[34:30]}};
        trunc_ln145_78_reg_8609 <= {{w_stream_TDATA[39:35]}};
        trunc_ln145_79_reg_8614 <= {{w_stream_TDATA[44:40]}};
        trunc_ln145_80_reg_8619 <= {{w_stream_TDATA[49:45]}};
        trunc_ln145_81_reg_8624 <= {{w_stream_TDATA[54:50]}};
        trunc_ln145_82_reg_8629 <= {{w_stream_TDATA[59:55]}};
        trunc_ln145_83_reg_8634 <= {{w_stream_TDATA[64:60]}};
        trunc_ln145_84_reg_8639 <= {{w_stream_TDATA[69:65]}};
        trunc_ln145_85_reg_8644 <= {{w_stream_TDATA[74:70]}};
        trunc_ln145_86_reg_8649 <= {{w_stream_TDATA[79:75]}};
        trunc_ln145_87_reg_8654 <= {{w_stream_TDATA[84:80]}};
        trunc_ln145_88_reg_8659 <= {{w_stream_TDATA[89:85]}};
        trunc_ln145_89_reg_8664 <= {{w_stream_TDATA[94:90]}};
        trunc_ln145_90_reg_8669 <= {{w_stream_TDATA[99:95]}};
        trunc_ln145_91_reg_8674 <= {{w_stream_TDATA[104:100]}};
        trunc_ln145_92_reg_8679 <= {{w_stream_TDATA[109:105]}};
        trunc_ln145_93_reg_8684 <= {{w_stream_TDATA[114:110]}};
        trunc_ln145_94_reg_8689 <= {{w_stream_TDATA[119:115]}};
        trunc_ln145_95_reg_8694 <= {{w_stream_TDATA[124:120]}};
        trunc_ln145_96_reg_8699 <= {{w_stream_TDATA[129:125]}};
        trunc_ln145_97_reg_8704 <= {{w_stream_TDATA[134:130]}};
        trunc_ln145_98_reg_8709 <= {{w_stream_TDATA[139:135]}};
        trunc_ln145_99_reg_8714 <= {{w_stream_TDATA[144:140]}};
        trunc_ln145_reg_8244 <= trunc_ln145_fu_1579_p1;
        trunc_ln145_s_reg_8569 <= {{w_stream_TDATA[314:310]}};
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter10_fsm_state11_blk = 1'b0;

assign ap_ST_iter11_fsm_state12_blk = 1'b0;

assign ap_ST_iter12_fsm_state13_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0))) begin
        ap_ST_iter13_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_iter13_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

assign ap_ST_iter5_fsm_state6_blk = 1'b0;

assign ap_ST_iter6_fsm_state7_blk = 1'b0;

assign ap_ST_iter7_fsm_state8_blk = 1'b0;

assign ap_ST_iter8_fsm_state9_blk = 1'b0;

assign ap_ST_iter9_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln41_fu_1567_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_iter7_fsm_state0) & (1'b1 == ap_CS_iter6_fsm_state0) & (1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_CS_iter13_fsm_state0) & (1'b1 == ap_CS_iter12_fsm_state0) & (1'b1 == ap_CS_iter11_fsm_state0) & (1'b1 == ap_CS_iter10_fsm_state0) & (1'b1 == ap_CS_iter9_fsm_state0) & (1'b1 == ap_CS_iter8_fsm_state0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_n_1 = 22'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_1530;
    end
end

always @ (*) begin
    if (((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
        gemm_stream_blk_n = gemm_stream_full_n;
    end else begin
        gemm_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
        gemm_stream_write = 1'b1;
    end else begin
        gemm_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2861_ce = 1'b1;
    end else begin
        grp_fu_2861_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2870_ce = 1'b1;
    end else begin
        grp_fu_2870_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2879_ce = 1'b1;
    end else begin
        grp_fu_2879_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2888_ce = 1'b1;
    end else begin
        grp_fu_2888_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2897_ce = 1'b1;
    end else begin
        grp_fu_2897_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2906_ce = 1'b1;
    end else begin
        grp_fu_2906_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2915_ce = 1'b1;
    end else begin
        grp_fu_2915_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2924_ce = 1'b1;
    end else begin
        grp_fu_2924_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2936_ce = 1'b1;
    end else begin
        grp_fu_2936_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2942_ce = 1'b1;
    end else begin
        grp_fu_2942_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2948_ce = 1'b1;
    end else begin
        grp_fu_2948_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2954_ce = 1'b1;
    end else begin
        grp_fu_2954_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2960_ce = 1'b1;
    end else begin
        grp_fu_2960_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2966_ce = 1'b1;
    end else begin
        grp_fu_2966_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2972_ce = 1'b1;
    end else begin
        grp_fu_2972_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2978_ce = 1'b1;
    end else begin
        grp_fu_2978_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2990_ce = 1'b1;
    end else begin
        grp_fu_2990_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2996_ce = 1'b1;
    end else begin
        grp_fu_2996_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3002_ce = 1'b1;
    end else begin
        grp_fu_3002_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3008_ce = 1'b1;
    end else begin
        grp_fu_3008_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3014_ce = 1'b1;
    end else begin
        grp_fu_3014_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3020_ce = 1'b1;
    end else begin
        grp_fu_3020_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3026_ce = 1'b1;
    end else begin
        grp_fu_3026_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3032_ce = 1'b1;
    end else begin
        grp_fu_3032_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3044_ce = 1'b1;
    end else begin
        grp_fu_3044_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3050_ce = 1'b1;
    end else begin
        grp_fu_3050_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3056_ce = 1'b1;
    end else begin
        grp_fu_3056_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3062_ce = 1'b1;
    end else begin
        grp_fu_3062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3068_ce = 1'b1;
    end else begin
        grp_fu_3068_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3074_ce = 1'b1;
    end else begin
        grp_fu_3074_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3080_ce = 1'b1;
    end else begin
        grp_fu_3080_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3086_ce = 1'b1;
    end else begin
        grp_fu_3086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3098_ce = 1'b1;
    end else begin
        grp_fu_3098_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3104_ce = 1'b1;
    end else begin
        grp_fu_3104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3110_ce = 1'b1;
    end else begin
        grp_fu_3110_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3116_ce = 1'b1;
    end else begin
        grp_fu_3116_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3122_ce = 1'b1;
    end else begin
        grp_fu_3122_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3128_ce = 1'b1;
    end else begin
        grp_fu_3128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3134_ce = 1'b1;
    end else begin
        grp_fu_3134_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3140_ce = 1'b1;
    end else begin
        grp_fu_3140_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3152_ce = 1'b1;
    end else begin
        grp_fu_3152_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3158_ce = 1'b1;
    end else begin
        grp_fu_3158_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3164_ce = 1'b1;
    end else begin
        grp_fu_3164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3170_ce = 1'b1;
    end else begin
        grp_fu_3170_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3176_ce = 1'b1;
    end else begin
        grp_fu_3176_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3182_ce = 1'b1;
    end else begin
        grp_fu_3182_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3188_ce = 1'b1;
    end else begin
        grp_fu_3188_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3194_ce = 1'b1;
    end else begin
        grp_fu_3194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3206_ce = 1'b1;
    end else begin
        grp_fu_3206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3212_ce = 1'b1;
    end else begin
        grp_fu_3212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3218_ce = 1'b1;
    end else begin
        grp_fu_3218_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3224_ce = 1'b1;
    end else begin
        grp_fu_3224_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3230_ce = 1'b1;
    end else begin
        grp_fu_3230_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3236_ce = 1'b1;
    end else begin
        grp_fu_3236_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3242_ce = 1'b1;
    end else begin
        grp_fu_3242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3248_ce = 1'b1;
    end else begin
        grp_fu_3248_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3260_ce = 1'b1;
    end else begin
        grp_fu_3260_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3266_ce = 1'b1;
    end else begin
        grp_fu_3266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3272_ce = 1'b1;
    end else begin
        grp_fu_3272_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3278_ce = 1'b1;
    end else begin
        grp_fu_3278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3284_ce = 1'b1;
    end else begin
        grp_fu_3284_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3290_ce = 1'b1;
    end else begin
        grp_fu_3290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3296_ce = 1'b1;
    end else begin
        grp_fu_3296_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3302_ce = 1'b1;
    end else begin
        grp_fu_3302_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3362_ce = 1'b1;
    end else begin
        grp_fu_3362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3371_ce = 1'b1;
    end else begin
        grp_fu_3371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3380_ce = 1'b1;
    end else begin
        grp_fu_3380_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3389_ce = 1'b1;
    end else begin
        grp_fu_3389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3398_ce = 1'b1;
    end else begin
        grp_fu_3398_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3407_ce = 1'b1;
    end else begin
        grp_fu_3407_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3416_ce = 1'b1;
    end else begin
        grp_fu_3416_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3425_ce = 1'b1;
    end else begin
        grp_fu_3425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3434_ce = 1'b1;
    end else begin
        grp_fu_3434_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3440_ce = 1'b1;
    end else begin
        grp_fu_3440_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3446_ce = 1'b1;
    end else begin
        grp_fu_3446_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3452_ce = 1'b1;
    end else begin
        grp_fu_3452_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3458_ce = 1'b1;
    end else begin
        grp_fu_3458_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3464_ce = 1'b1;
    end else begin
        grp_fu_3464_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3470_ce = 1'b1;
    end else begin
        grp_fu_3470_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3476_ce = 1'b1;
    end else begin
        grp_fu_3476_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3485_ce = 1'b1;
    end else begin
        grp_fu_3485_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3491_ce = 1'b1;
    end else begin
        grp_fu_3491_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3497_ce = 1'b1;
    end else begin
        grp_fu_3497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3503_ce = 1'b1;
    end else begin
        grp_fu_3503_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3509_ce = 1'b1;
    end else begin
        grp_fu_3509_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3515_ce = 1'b1;
    end else begin
        grp_fu_3515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3521_ce = 1'b1;
    end else begin
        grp_fu_3521_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3527_ce = 1'b1;
    end else begin
        grp_fu_3527_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3536_ce = 1'b1;
    end else begin
        grp_fu_3536_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3542_ce = 1'b1;
    end else begin
        grp_fu_3542_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3548_ce = 1'b1;
    end else begin
        grp_fu_3548_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3554_ce = 1'b1;
    end else begin
        grp_fu_3554_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3560_ce = 1'b1;
    end else begin
        grp_fu_3560_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3566_ce = 1'b1;
    end else begin
        grp_fu_3566_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3572_ce = 1'b1;
    end else begin
        grp_fu_3572_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3578_ce = 1'b1;
    end else begin
        grp_fu_3578_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3587_ce = 1'b1;
    end else begin
        grp_fu_3587_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3593_ce = 1'b1;
    end else begin
        grp_fu_3593_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3599_ce = 1'b1;
    end else begin
        grp_fu_3599_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3605_ce = 1'b1;
    end else begin
        grp_fu_3605_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3611_ce = 1'b1;
    end else begin
        grp_fu_3611_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3617_ce = 1'b1;
    end else begin
        grp_fu_3617_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3623_ce = 1'b1;
    end else begin
        grp_fu_3623_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3629_ce = 1'b1;
    end else begin
        grp_fu_3629_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3638_ce = 1'b1;
    end else begin
        grp_fu_3638_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3644_ce = 1'b1;
    end else begin
        grp_fu_3644_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3650_ce = 1'b1;
    end else begin
        grp_fu_3650_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3656_ce = 1'b1;
    end else begin
        grp_fu_3656_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3662_ce = 1'b1;
    end else begin
        grp_fu_3662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3668_ce = 1'b1;
    end else begin
        grp_fu_3668_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3674_ce = 1'b1;
    end else begin
        grp_fu_3674_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3680_ce = 1'b1;
    end else begin
        grp_fu_3680_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3689_ce = 1'b1;
    end else begin
        grp_fu_3689_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3695_ce = 1'b1;
    end else begin
        grp_fu_3695_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3701_ce = 1'b1;
    end else begin
        grp_fu_3701_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3707_ce = 1'b1;
    end else begin
        grp_fu_3707_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3713_ce = 1'b1;
    end else begin
        grp_fu_3713_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3719_ce = 1'b1;
    end else begin
        grp_fu_3719_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3725_ce = 1'b1;
    end else begin
        grp_fu_3725_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3731_ce = 1'b1;
    end else begin
        grp_fu_3731_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3740_ce = 1'b1;
    end else begin
        grp_fu_3740_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3746_ce = 1'b1;
    end else begin
        grp_fu_3746_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3752_ce = 1'b1;
    end else begin
        grp_fu_3752_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3758_ce = 1'b1;
    end else begin
        grp_fu_3758_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3764_ce = 1'b1;
    end else begin
        grp_fu_3764_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3770_ce = 1'b1;
    end else begin
        grp_fu_3770_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3776_ce = 1'b1;
    end else begin
        grp_fu_3776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_3782_ce = 1'b1;
    end else begin
        grp_fu_3782_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5353_ce = 1'b1;
    end else begin
        grp_fu_5353_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5361_ce = 1'b1;
    end else begin
        grp_fu_5361_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5369_ce = 1'b1;
    end else begin
        grp_fu_5369_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5377_ce = 1'b1;
    end else begin
        grp_fu_5377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5385_ce = 1'b1;
    end else begin
        grp_fu_5385_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5393_ce = 1'b1;
    end else begin
        grp_fu_5393_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5401_ce = 1'b1;
    end else begin
        grp_fu_5401_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5409_ce = 1'b1;
    end else begin
        grp_fu_5409_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5417_ce = 1'b1;
    end else begin
        grp_fu_5417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5425_ce = 1'b1;
    end else begin
        grp_fu_5425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5433_ce = 1'b1;
    end else begin
        grp_fu_5433_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5441_ce = 1'b1;
    end else begin
        grp_fu_5441_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5449_ce = 1'b1;
    end else begin
        grp_fu_5449_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5457_ce = 1'b1;
    end else begin
        grp_fu_5457_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5465_ce = 1'b1;
    end else begin
        grp_fu_5465_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5473_ce = 1'b1;
    end else begin
        grp_fu_5473_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5481_ce = 1'b1;
    end else begin
        grp_fu_5481_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5489_ce = 1'b1;
    end else begin
        grp_fu_5489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5497_ce = 1'b1;
    end else begin
        grp_fu_5497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5505_ce = 1'b1;
    end else begin
        grp_fu_5505_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5513_ce = 1'b1;
    end else begin
        grp_fu_5513_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5521_ce = 1'b1;
    end else begin
        grp_fu_5521_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5529_ce = 1'b1;
    end else begin
        grp_fu_5529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5537_ce = 1'b1;
    end else begin
        grp_fu_5537_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5545_ce = 1'b1;
    end else begin
        grp_fu_5545_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5553_ce = 1'b1;
    end else begin
        grp_fu_5553_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5561_ce = 1'b1;
    end else begin
        grp_fu_5561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5569_ce = 1'b1;
    end else begin
        grp_fu_5569_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5577_ce = 1'b1;
    end else begin
        grp_fu_5577_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5585_ce = 1'b1;
    end else begin
        grp_fu_5585_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5593_ce = 1'b1;
    end else begin
        grp_fu_5593_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5601_ce = 1'b1;
    end else begin
        grp_fu_5601_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5609_ce = 1'b1;
    end else begin
        grp_fu_5609_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5617_ce = 1'b1;
    end else begin
        grp_fu_5617_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5625_ce = 1'b1;
    end else begin
        grp_fu_5625_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5633_ce = 1'b1;
    end else begin
        grp_fu_5633_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5641_ce = 1'b1;
    end else begin
        grp_fu_5641_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5649_ce = 1'b1;
    end else begin
        grp_fu_5649_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5657_ce = 1'b1;
    end else begin
        grp_fu_5657_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5665_ce = 1'b1;
    end else begin
        grp_fu_5665_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5673_ce = 1'b1;
    end else begin
        grp_fu_5673_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5681_ce = 1'b1;
    end else begin
        grp_fu_5681_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5689_ce = 1'b1;
    end else begin
        grp_fu_5689_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5697_ce = 1'b1;
    end else begin
        grp_fu_5697_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5705_ce = 1'b1;
    end else begin
        grp_fu_5705_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5713_ce = 1'b1;
    end else begin
        grp_fu_5713_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5721_ce = 1'b1;
    end else begin
        grp_fu_5721_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5729_ce = 1'b1;
    end else begin
        grp_fu_5729_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5737_ce = 1'b1;
    end else begin
        grp_fu_5737_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5745_ce = 1'b1;
    end else begin
        grp_fu_5745_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5753_ce = 1'b1;
    end else begin
        grp_fu_5753_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5761_ce = 1'b1;
    end else begin
        grp_fu_5761_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5769_ce = 1'b1;
    end else begin
        grp_fu_5769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5777_ce = 1'b1;
    end else begin
        grp_fu_5777_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5785_ce = 1'b1;
    end else begin
        grp_fu_5785_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5793_ce = 1'b1;
    end else begin
        grp_fu_5793_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5801_ce = 1'b1;
    end else begin
        grp_fu_5801_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5809_ce = 1'b1;
    end else begin
        grp_fu_5809_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5817_ce = 1'b1;
    end else begin
        grp_fu_5817_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5825_ce = 1'b1;
    end else begin
        grp_fu_5825_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5833_ce = 1'b1;
    end else begin
        grp_fu_5833_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5841_ce = 1'b1;
    end else begin
        grp_fu_5841_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5849_ce = 1'b1;
    end else begin
        grp_fu_5849_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_5857_ce = 1'b1;
    end else begin
        grp_fu_5857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5865_ce = 1'b1;
    end else begin
        grp_fu_5865_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5871_ce = 1'b1;
    end else begin
        grp_fu_5871_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5879_ce = 1'b1;
    end else begin
        grp_fu_5879_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5885_ce = 1'b1;
    end else begin
        grp_fu_5885_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5893_ce = 1'b1;
    end else begin
        grp_fu_5893_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5899_ce = 1'b1;
    end else begin
        grp_fu_5899_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5907_ce = 1'b1;
    end else begin
        grp_fu_5907_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5913_ce = 1'b1;
    end else begin
        grp_fu_5913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5921_ce = 1'b1;
    end else begin
        grp_fu_5921_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5927_ce = 1'b1;
    end else begin
        grp_fu_5927_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5935_ce = 1'b1;
    end else begin
        grp_fu_5935_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5941_ce = 1'b1;
    end else begin
        grp_fu_5941_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5949_ce = 1'b1;
    end else begin
        grp_fu_5949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5955_ce = 1'b1;
    end else begin
        grp_fu_5955_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5963_ce = 1'b1;
    end else begin
        grp_fu_5963_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5969_ce = 1'b1;
    end else begin
        grp_fu_5969_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5977_ce = 1'b1;
    end else begin
        grp_fu_5977_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5983_ce = 1'b1;
    end else begin
        grp_fu_5983_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5991_ce = 1'b1;
    end else begin
        grp_fu_5991_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_5997_ce = 1'b1;
    end else begin
        grp_fu_5997_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6005_ce = 1'b1;
    end else begin
        grp_fu_6005_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6011_ce = 1'b1;
    end else begin
        grp_fu_6011_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6019_ce = 1'b1;
    end else begin
        grp_fu_6019_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6025_ce = 1'b1;
    end else begin
        grp_fu_6025_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6033_ce = 1'b1;
    end else begin
        grp_fu_6033_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6039_ce = 1'b1;
    end else begin
        grp_fu_6039_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6047_ce = 1'b1;
    end else begin
        grp_fu_6047_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6053_ce = 1'b1;
    end else begin
        grp_fu_6053_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6061_ce = 1'b1;
    end else begin
        grp_fu_6061_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6067_ce = 1'b1;
    end else begin
        grp_fu_6067_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6075_ce = 1'b1;
    end else begin
        grp_fu_6075_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6081_ce = 1'b1;
    end else begin
        grp_fu_6081_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6089_ce = 1'b1;
    end else begin
        grp_fu_6089_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6095_ce = 1'b1;
    end else begin
        grp_fu_6095_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6103_ce = 1'b1;
    end else begin
        grp_fu_6103_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6109_ce = 1'b1;
    end else begin
        grp_fu_6109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6117_ce = 1'b1;
    end else begin
        grp_fu_6117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6123_ce = 1'b1;
    end else begin
        grp_fu_6123_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6131_ce = 1'b1;
    end else begin
        grp_fu_6131_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6137_ce = 1'b1;
    end else begin
        grp_fu_6137_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6145_ce = 1'b1;
    end else begin
        grp_fu_6145_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6151_ce = 1'b1;
    end else begin
        grp_fu_6151_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6159_ce = 1'b1;
    end else begin
        grp_fu_6159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6165_ce = 1'b1;
    end else begin
        grp_fu_6165_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6173_ce = 1'b1;
    end else begin
        grp_fu_6173_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6179_ce = 1'b1;
    end else begin
        grp_fu_6179_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6187_ce = 1'b1;
    end else begin
        grp_fu_6187_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6193_ce = 1'b1;
    end else begin
        grp_fu_6193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6201_ce = 1'b1;
    end else begin
        grp_fu_6201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6207_ce = 1'b1;
    end else begin
        grp_fu_6207_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6215_ce = 1'b1;
    end else begin
        grp_fu_6215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6221_ce = 1'b1;
    end else begin
        grp_fu_6221_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6229_ce = 1'b1;
    end else begin
        grp_fu_6229_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6235_ce = 1'b1;
    end else begin
        grp_fu_6235_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6243_ce = 1'b1;
    end else begin
        grp_fu_6243_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6249_ce = 1'b1;
    end else begin
        grp_fu_6249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6257_ce = 1'b1;
    end else begin
        grp_fu_6257_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6263_ce = 1'b1;
    end else begin
        grp_fu_6263_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6271_ce = 1'b1;
    end else begin
        grp_fu_6271_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6277_ce = 1'b1;
    end else begin
        grp_fu_6277_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6285_ce = 1'b1;
    end else begin
        grp_fu_6285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6291_ce = 1'b1;
    end else begin
        grp_fu_6291_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6299_ce = 1'b1;
    end else begin
        grp_fu_6299_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6305_ce = 1'b1;
    end else begin
        grp_fu_6305_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6313_ce = 1'b1;
    end else begin
        grp_fu_6313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6319_ce = 1'b1;
    end else begin
        grp_fu_6319_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6327_ce = 1'b1;
    end else begin
        grp_fu_6327_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6333_ce = 1'b1;
    end else begin
        grp_fu_6333_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6341_ce = 1'b1;
    end else begin
        grp_fu_6341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6347_ce = 1'b1;
    end else begin
        grp_fu_6347_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6355_ce = 1'b1;
    end else begin
        grp_fu_6355_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6361_ce = 1'b1;
    end else begin
        grp_fu_6361_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6369_ce = 1'b1;
    end else begin
        grp_fu_6369_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6375_ce = 1'b1;
    end else begin
        grp_fu_6375_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6383_ce = 1'b1;
    end else begin
        grp_fu_6383_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6389_ce = 1'b1;
    end else begin
        grp_fu_6389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6397_ce = 1'b1;
    end else begin
        grp_fu_6397_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6403_ce = 1'b1;
    end else begin
        grp_fu_6403_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6411_ce = 1'b1;
    end else begin
        grp_fu_6411_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6417_ce = 1'b1;
    end else begin
        grp_fu_6417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6425_ce = 1'b1;
    end else begin
        grp_fu_6425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6431_ce = 1'b1;
    end else begin
        grp_fu_6431_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6439_ce = 1'b1;
    end else begin
        grp_fu_6439_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6445_ce = 1'b1;
    end else begin
        grp_fu_6445_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6453_ce = 1'b1;
    end else begin
        grp_fu_6453_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6459_ce = 1'b1;
    end else begin
        grp_fu_6459_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6467_ce = 1'b1;
    end else begin
        grp_fu_6467_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6473_ce = 1'b1;
    end else begin
        grp_fu_6473_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6481_ce = 1'b1;
    end else begin
        grp_fu_6481_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6487_ce = 1'b1;
    end else begin
        grp_fu_6487_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6495_ce = 1'b1;
    end else begin
        grp_fu_6495_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6501_ce = 1'b1;
    end else begin
        grp_fu_6501_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6509_ce = 1'b1;
    end else begin
        grp_fu_6509_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6515_ce = 1'b1;
    end else begin
        grp_fu_6515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6523_ce = 1'b1;
    end else begin
        grp_fu_6523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6529_ce = 1'b1;
    end else begin
        grp_fu_6529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6537_ce = 1'b1;
    end else begin
        grp_fu_6537_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6543_ce = 1'b1;
    end else begin
        grp_fu_6543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6551_ce = 1'b1;
    end else begin
        grp_fu_6551_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6557_ce = 1'b1;
    end else begin
        grp_fu_6557_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6565_ce = 1'b1;
    end else begin
        grp_fu_6565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6571_ce = 1'b1;
    end else begin
        grp_fu_6571_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6579_ce = 1'b1;
    end else begin
        grp_fu_6579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6585_ce = 1'b1;
    end else begin
        grp_fu_6585_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6593_ce = 1'b1;
    end else begin
        grp_fu_6593_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6599_ce = 1'b1;
    end else begin
        grp_fu_6599_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6607_ce = 1'b1;
    end else begin
        grp_fu_6607_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6613_ce = 1'b1;
    end else begin
        grp_fu_6613_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6621_ce = 1'b1;
    end else begin
        grp_fu_6621_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6627_ce = 1'b1;
    end else begin
        grp_fu_6627_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6635_ce = 1'b1;
    end else begin
        grp_fu_6635_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6641_ce = 1'b1;
    end else begin
        grp_fu_6641_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6649_ce = 1'b1;
    end else begin
        grp_fu_6649_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6655_ce = 1'b1;
    end else begin
        grp_fu_6655_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6663_ce = 1'b1;
    end else begin
        grp_fu_6663_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6669_ce = 1'b1;
    end else begin
        grp_fu_6669_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6677_ce = 1'b1;
    end else begin
        grp_fu_6677_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6683_ce = 1'b1;
    end else begin
        grp_fu_6683_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6691_ce = 1'b1;
    end else begin
        grp_fu_6691_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6697_ce = 1'b1;
    end else begin
        grp_fu_6697_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6705_ce = 1'b1;
    end else begin
        grp_fu_6705_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6711_ce = 1'b1;
    end else begin
        grp_fu_6711_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6719_ce = 1'b1;
    end else begin
        grp_fu_6719_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6725_ce = 1'b1;
    end else begin
        grp_fu_6725_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6733_ce = 1'b1;
    end else begin
        grp_fu_6733_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6739_ce = 1'b1;
    end else begin
        grp_fu_6739_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6747_ce = 1'b1;
    end else begin
        grp_fu_6747_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)))) begin
        grp_fu_6753_ce = 1'b1;
    end else begin
        grp_fu_6753_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6761_ce = 1'b1;
    end else begin
        grp_fu_6761_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6769_ce = 1'b1;
    end else begin
        grp_fu_6769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6776_ce = 1'b1;
    end else begin
        grp_fu_6776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6784_ce = 1'b1;
    end else begin
        grp_fu_6784_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6791_ce = 1'b1;
    end else begin
        grp_fu_6791_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6799_ce = 1'b1;
    end else begin
        grp_fu_6799_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6806_ce = 1'b1;
    end else begin
        grp_fu_6806_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6814_ce = 1'b1;
    end else begin
        grp_fu_6814_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6821_ce = 1'b1;
    end else begin
        grp_fu_6821_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6829_ce = 1'b1;
    end else begin
        grp_fu_6829_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6836_ce = 1'b1;
    end else begin
        grp_fu_6836_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6844_ce = 1'b1;
    end else begin
        grp_fu_6844_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6851_ce = 1'b1;
    end else begin
        grp_fu_6851_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6859_ce = 1'b1;
    end else begin
        grp_fu_6859_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6866_ce = 1'b1;
    end else begin
        grp_fu_6866_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6874_ce = 1'b1;
    end else begin
        grp_fu_6874_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6881_ce = 1'b1;
    end else begin
        grp_fu_6881_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6889_ce = 1'b1;
    end else begin
        grp_fu_6889_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6896_ce = 1'b1;
    end else begin
        grp_fu_6896_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6904_ce = 1'b1;
    end else begin
        grp_fu_6904_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6911_ce = 1'b1;
    end else begin
        grp_fu_6911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6919_ce = 1'b1;
    end else begin
        grp_fu_6919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6926_ce = 1'b1;
    end else begin
        grp_fu_6926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6934_ce = 1'b1;
    end else begin
        grp_fu_6934_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6941_ce = 1'b1;
    end else begin
        grp_fu_6941_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6949_ce = 1'b1;
    end else begin
        grp_fu_6949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6956_ce = 1'b1;
    end else begin
        grp_fu_6956_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6964_ce = 1'b1;
    end else begin
        grp_fu_6964_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6971_ce = 1'b1;
    end else begin
        grp_fu_6971_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6979_ce = 1'b1;
    end else begin
        grp_fu_6979_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6986_ce = 1'b1;
    end else begin
        grp_fu_6986_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_6994_ce = 1'b1;
    end else begin
        grp_fu_6994_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7001_ce = 1'b1;
    end else begin
        grp_fu_7001_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7009_ce = 1'b1;
    end else begin
        grp_fu_7009_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7016_ce = 1'b1;
    end else begin
        grp_fu_7016_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7024_ce = 1'b1;
    end else begin
        grp_fu_7024_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7031_ce = 1'b1;
    end else begin
        grp_fu_7031_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7039_ce = 1'b1;
    end else begin
        grp_fu_7039_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7046_ce = 1'b1;
    end else begin
        grp_fu_7046_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7054_ce = 1'b1;
    end else begin
        grp_fu_7054_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7061_ce = 1'b1;
    end else begin
        grp_fu_7061_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7069_ce = 1'b1;
    end else begin
        grp_fu_7069_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7076_ce = 1'b1;
    end else begin
        grp_fu_7076_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7084_ce = 1'b1;
    end else begin
        grp_fu_7084_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7091_ce = 1'b1;
    end else begin
        grp_fu_7091_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7099_ce = 1'b1;
    end else begin
        grp_fu_7099_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7106_ce = 1'b1;
    end else begin
        grp_fu_7106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7114_ce = 1'b1;
    end else begin
        grp_fu_7114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7121_ce = 1'b1;
    end else begin
        grp_fu_7121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7129_ce = 1'b1;
    end else begin
        grp_fu_7129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7136_ce = 1'b1;
    end else begin
        grp_fu_7136_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7144_ce = 1'b1;
    end else begin
        grp_fu_7144_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7151_ce = 1'b1;
    end else begin
        grp_fu_7151_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7159_ce = 1'b1;
    end else begin
        grp_fu_7159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7166_ce = 1'b1;
    end else begin
        grp_fu_7166_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7174_ce = 1'b1;
    end else begin
        grp_fu_7174_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7181_ce = 1'b1;
    end else begin
        grp_fu_7181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7189_ce = 1'b1;
    end else begin
        grp_fu_7189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7196_ce = 1'b1;
    end else begin
        grp_fu_7196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7204_ce = 1'b1;
    end else begin
        grp_fu_7204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7211_ce = 1'b1;
    end else begin
        grp_fu_7211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7219_ce = 1'b1;
    end else begin
        grp_fu_7219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7226_ce = 1'b1;
    end else begin
        grp_fu_7226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7234_ce = 1'b1;
    end else begin
        grp_fu_7234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7241_ce = 1'b1;
    end else begin
        grp_fu_7241_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7249_ce = 1'b1;
    end else begin
        grp_fu_7249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7256_ce = 1'b1;
    end else begin
        grp_fu_7256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7264_ce = 1'b1;
    end else begin
        grp_fu_7264_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7271_ce = 1'b1;
    end else begin
        grp_fu_7271_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7279_ce = 1'b1;
    end else begin
        grp_fu_7279_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7286_ce = 1'b1;
    end else begin
        grp_fu_7286_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7294_ce = 1'b1;
    end else begin
        grp_fu_7294_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7301_ce = 1'b1;
    end else begin
        grp_fu_7301_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7309_ce = 1'b1;
    end else begin
        grp_fu_7309_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7316_ce = 1'b1;
    end else begin
        grp_fu_7316_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7324_ce = 1'b1;
    end else begin
        grp_fu_7324_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7331_ce = 1'b1;
    end else begin
        grp_fu_7331_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7339_ce = 1'b1;
    end else begin
        grp_fu_7339_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7346_ce = 1'b1;
    end else begin
        grp_fu_7346_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7354_ce = 1'b1;
    end else begin
        grp_fu_7354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7361_ce = 1'b1;
    end else begin
        grp_fu_7361_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7369_ce = 1'b1;
    end else begin
        grp_fu_7369_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7376_ce = 1'b1;
    end else begin
        grp_fu_7376_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7384_ce = 1'b1;
    end else begin
        grp_fu_7384_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7391_ce = 1'b1;
    end else begin
        grp_fu_7391_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7399_ce = 1'b1;
    end else begin
        grp_fu_7399_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7406_ce = 1'b1;
    end else begin
        grp_fu_7406_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7414_ce = 1'b1;
    end else begin
        grp_fu_7414_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7421_ce = 1'b1;
    end else begin
        grp_fu_7421_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7429_ce = 1'b1;
    end else begin
        grp_fu_7429_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7436_ce = 1'b1;
    end else begin
        grp_fu_7436_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7444_ce = 1'b1;
    end else begin
        grp_fu_7444_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7451_ce = 1'b1;
    end else begin
        grp_fu_7451_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7459_ce = 1'b1;
    end else begin
        grp_fu_7459_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7466_ce = 1'b1;
    end else begin
        grp_fu_7466_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7474_ce = 1'b1;
    end else begin
        grp_fu_7474_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7481_ce = 1'b1;
    end else begin
        grp_fu_7481_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7489_ce = 1'b1;
    end else begin
        grp_fu_7489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7496_ce = 1'b1;
    end else begin
        grp_fu_7496_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7504_ce = 1'b1;
    end else begin
        grp_fu_7504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7511_ce = 1'b1;
    end else begin
        grp_fu_7511_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7519_ce = 1'b1;
    end else begin
        grp_fu_7519_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7526_ce = 1'b1;
    end else begin
        grp_fu_7526_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7534_ce = 1'b1;
    end else begin
        grp_fu_7534_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7541_ce = 1'b1;
    end else begin
        grp_fu_7541_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7549_ce = 1'b1;
    end else begin
        grp_fu_7549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7556_ce = 1'b1;
    end else begin
        grp_fu_7556_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7564_ce = 1'b1;
    end else begin
        grp_fu_7564_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7571_ce = 1'b1;
    end else begin
        grp_fu_7571_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7579_ce = 1'b1;
    end else begin
        grp_fu_7579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7586_ce = 1'b1;
    end else begin
        grp_fu_7586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7594_ce = 1'b1;
    end else begin
        grp_fu_7594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7601_ce = 1'b1;
    end else begin
        grp_fu_7601_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7609_ce = 1'b1;
    end else begin
        grp_fu_7609_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7616_ce = 1'b1;
    end else begin
        grp_fu_7616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7624_ce = 1'b1;
    end else begin
        grp_fu_7624_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7631_ce = 1'b1;
    end else begin
        grp_fu_7631_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7639_ce = 1'b1;
    end else begin
        grp_fu_7639_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7646_ce = 1'b1;
    end else begin
        grp_fu_7646_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7654_ce = 1'b1;
    end else begin
        grp_fu_7654_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7661_ce = 1'b1;
    end else begin
        grp_fu_7661_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7669_ce = 1'b1;
    end else begin
        grp_fu_7669_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7676_ce = 1'b1;
    end else begin
        grp_fu_7676_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7684_ce = 1'b1;
    end else begin
        grp_fu_7684_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7691_ce = 1'b1;
    end else begin
        grp_fu_7691_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7699_ce = 1'b1;
    end else begin
        grp_fu_7699_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7706_ce = 1'b1;
    end else begin
        grp_fu_7706_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7714_ce = 1'b1;
    end else begin
        grp_fu_7714_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7721_ce = 1'b1;
    end else begin
        grp_fu_7721_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7729_ce = 1'b1;
    end else begin
        grp_fu_7729_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7737_ce = 1'b1;
    end else begin
        grp_fu_7737_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7745_ce = 1'b1;
    end else begin
        grp_fu_7745_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7753_ce = 1'b1;
    end else begin
        grp_fu_7753_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7761_ce = 1'b1;
    end else begin
        grp_fu_7761_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7769_ce = 1'b1;
    end else begin
        grp_fu_7769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7777_ce = 1'b1;
    end else begin
        grp_fu_7777_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7785_ce = 1'b1;
    end else begin
        grp_fu_7785_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7793_ce = 1'b1;
    end else begin
        grp_fu_7793_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7801_ce = 1'b1;
    end else begin
        grp_fu_7801_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7809_ce = 1'b1;
    end else begin
        grp_fu_7809_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7817_ce = 1'b1;
    end else begin
        grp_fu_7817_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7825_ce = 1'b1;
    end else begin
        grp_fu_7825_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7833_ce = 1'b1;
    end else begin
        grp_fu_7833_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7841_ce = 1'b1;
    end else begin
        grp_fu_7841_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7849_ce = 1'b1;
    end else begin
        grp_fu_7849_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7857_ce = 1'b1;
    end else begin
        grp_fu_7857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7865_ce = 1'b1;
    end else begin
        grp_fu_7865_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7873_ce = 1'b1;
    end else begin
        grp_fu_7873_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7881_ce = 1'b1;
    end else begin
        grp_fu_7881_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7889_ce = 1'b1;
    end else begin
        grp_fu_7889_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7897_ce = 1'b1;
    end else begin
        grp_fu_7897_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7905_ce = 1'b1;
    end else begin
        grp_fu_7905_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7913_ce = 1'b1;
    end else begin
        grp_fu_7913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7921_ce = 1'b1;
    end else begin
        grp_fu_7921_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7929_ce = 1'b1;
    end else begin
        grp_fu_7929_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7937_ce = 1'b1;
    end else begin
        grp_fu_7937_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7945_ce = 1'b1;
    end else begin
        grp_fu_7945_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7953_ce = 1'b1;
    end else begin
        grp_fu_7953_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7961_ce = 1'b1;
    end else begin
        grp_fu_7961_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7969_ce = 1'b1;
    end else begin
        grp_fu_7969_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7977_ce = 1'b1;
    end else begin
        grp_fu_7977_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7985_ce = 1'b1;
    end else begin
        grp_fu_7985_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_7993_ce = 1'b1;
    end else begin
        grp_fu_7993_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8001_ce = 1'b1;
    end else begin
        grp_fu_8001_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8009_ce = 1'b1;
    end else begin
        grp_fu_8009_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8017_ce = 1'b1;
    end else begin
        grp_fu_8017_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8025_ce = 1'b1;
    end else begin
        grp_fu_8025_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8033_ce = 1'b1;
    end else begin
        grp_fu_8033_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8041_ce = 1'b1;
    end else begin
        grp_fu_8041_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8049_ce = 1'b1;
    end else begin
        grp_fu_8049_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8057_ce = 1'b1;
    end else begin
        grp_fu_8057_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8065_ce = 1'b1;
    end else begin
        grp_fu_8065_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8073_ce = 1'b1;
    end else begin
        grp_fu_8073_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8081_ce = 1'b1;
    end else begin
        grp_fu_8081_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8089_ce = 1'b1;
    end else begin
        grp_fu_8089_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8097_ce = 1'b1;
    end else begin
        grp_fu_8097_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8105_ce = 1'b1;
    end else begin
        grp_fu_8105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8113_ce = 1'b1;
    end else begin
        grp_fu_8113_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8121_ce = 1'b1;
    end else begin
        grp_fu_8121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8129_ce = 1'b1;
    end else begin
        grp_fu_8129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8137_ce = 1'b1;
    end else begin
        grp_fu_8137_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8145_ce = 1'b1;
    end else begin
        grp_fu_8145_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8153_ce = 1'b1;
    end else begin
        grp_fu_8153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8161_ce = 1'b1;
    end else begin
        grp_fu_8161_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8169_ce = 1'b1;
    end else begin
        grp_fu_8169_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8177_ce = 1'b1;
    end else begin
        grp_fu_8177_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8185_ce = 1'b1;
    end else begin
        grp_fu_8185_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8193_ce = 1'b1;
    end else begin
        grp_fu_8193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8201_ce = 1'b1;
    end else begin
        grp_fu_8201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8209_ce = 1'b1;
    end else begin
        grp_fu_8209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8217_ce = 1'b1;
    end else begin
        grp_fu_8217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10)))) begin
        grp_fu_8225_ce = 1'b1;
    end else begin
        grp_fu_8225_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln41_fu_1567_p2 == 1'd0))) begin
        i_stream_TDATA_blk_n = i_stream_TVALID;
    end else begin
        i_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln41_fu_1567_p2 == 1'd0))) begin
        i_stream_TREADY = 1'b1;
    end else begin
        i_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln41_fu_1567_p2 == 1'd0))) begin
        w_stream_TDATA_blk_n = w_stream_TVALID;
    end else begin
        w_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln41_fu_1567_p2 == 1'd0))) begin
        w_stream_TREADY = 1'b1;
    end else begin
        w_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & ~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter7_fsm)
        ap_ST_iter7_fsm_state8 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end
        end
        ap_ST_iter7_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter7_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter8_fsm)
        ap_ST_iter8_fsm_state9 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state0;
            end else begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end
        end
        ap_ST_iter8_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end else begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter8_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter9_fsm)
        ap_ST_iter9_fsm_state10 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state0;
            end else begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end
        end
        ap_ST_iter9_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end else begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter9_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter10_fsm)
        ap_ST_iter10_fsm_state11 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state0;
            end else begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end
        end
        ap_ST_iter10_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end else begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter10_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter11_fsm)
        ap_ST_iter11_fsm_state12 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state0;
            end else begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end
        end
        ap_ST_iter11_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end else begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter11_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter12_fsm)
        ap_ST_iter12_fsm_state13 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state13;
            end else if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b0 == ap_CS_iter11_fsm_state12))) begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state0;
            end else begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state13;
            end
        end
        ap_ST_iter12_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state13;
            end else begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter12_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter13_fsm)
        ap_ST_iter13_fsm_state14 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (1'b0 == ap_CS_iter12_fsm_state13))) begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state0;
            end else if (((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (icmp_ln41_reg_8240_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_iter13_fsm_state14)) | (~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0)) & (1'b1 == ap_CS_iter12_fsm_state13)))) begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state14;
            end else begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state14;
            end
        end
        ap_ST_iter13_fsm_state0 : begin
            if ((~((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state14;
            end else begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter13_fsm = 'bx;
        end
    endcase
end

assign add_ln886_103_fu_4695_p2 = ($signed(sext_ln886_206_fu_4692_p1) + $signed(add_ln886_100_reg_13048));

assign add_ln886_110_fu_4703_p2 = ($signed(sext_ln886_207_fu_4700_p1) + $signed(add_ln886_107_reg_13058));

assign add_ln886_117_fu_4711_p2 = ($signed(sext_ln886_208_fu_4708_p1) + $signed(add_ln886_114_reg_13080));

assign add_ln886_124_fu_4719_p2 = ($signed(sext_ln886_209_fu_4716_p1) + $signed(add_ln886_121_reg_13090));

assign add_ln886_12_fu_4591_p2 = ($signed(sext_ln886_193_fu_4588_p1) + $signed(add_ln886_9_reg_12834));

assign add_ln886_131_fu_4727_p2 = ($signed(sext_ln886_210_fu_4724_p1) + $signed(add_ln886_128_reg_13100));

assign add_ln886_138_fu_4735_p2 = ($signed(sext_ln886_211_fu_4732_p1) + $signed(add_ln886_135_reg_13110));

assign add_ln886_145_fu_4743_p2 = ($signed(sext_ln886_212_fu_4740_p1) + $signed(add_ln886_142_reg_13120));

assign add_ln886_152_fu_4751_p2 = ($signed(sext_ln886_213_fu_4748_p1) + $signed(add_ln886_149_reg_13130));

assign add_ln886_159_fu_4759_p2 = ($signed(sext_ln886_214_fu_4756_p1) + $signed(add_ln886_156_reg_13140));

assign add_ln886_166_fu_4767_p2 = ($signed(sext_ln886_215_fu_4764_p1) + $signed(add_ln886_163_reg_13150));

assign add_ln886_173_fu_4775_p2 = ($signed(sext_ln886_216_fu_4772_p1) + $signed(add_ln886_170_reg_13172));

assign add_ln886_180_fu_4783_p2 = ($signed(sext_ln886_217_fu_4780_p1) + $signed(add_ln886_177_reg_13182));

assign add_ln886_187_fu_4791_p2 = ($signed(sext_ln886_218_fu_4788_p1) + $signed(add_ln886_184_reg_13192));

assign add_ln886_194_fu_4799_p2 = ($signed(sext_ln886_219_fu_4796_p1) + $signed(add_ln886_191_reg_13202));

assign add_ln886_19_fu_4599_p2 = ($signed(sext_ln886_194_fu_4596_p1) + $signed(add_ln886_16_reg_12856));

assign add_ln886_201_fu_4807_p2 = ($signed(sext_ln886_220_fu_4804_p1) + $signed(add_ln886_198_reg_13212));

assign add_ln886_208_fu_4815_p2 = ($signed(sext_ln886_221_fu_4812_p1) + $signed(add_ln886_205_reg_13222));

assign add_ln886_215_fu_4823_p2 = ($signed(sext_ln886_222_fu_4820_p1) + $signed(add_ln886_212_reg_13232));

assign add_ln886_222_fu_4831_p2 = ($signed(sext_ln886_223_fu_4828_p1) + $signed(add_ln886_219_reg_13242));

assign add_ln886_229_fu_4839_p2 = ($signed(sext_ln886_224_fu_4836_p1) + $signed(add_ln886_226_reg_13264));

assign add_ln886_236_fu_4847_p2 = ($signed(sext_ln886_225_fu_4844_p1) + $signed(add_ln886_233_reg_13274));

assign add_ln886_243_fu_4855_p2 = ($signed(sext_ln886_226_fu_4852_p1) + $signed(add_ln886_240_reg_13284));

assign add_ln886_250_fu_4863_p2 = ($signed(sext_ln886_227_fu_4860_p1) + $signed(add_ln886_247_reg_13294));

assign add_ln886_257_fu_4871_p2 = ($signed(sext_ln886_228_fu_4868_p1) + $signed(add_ln886_254_reg_13304));

assign add_ln886_264_fu_4879_p2 = ($signed(sext_ln886_229_fu_4876_p1) + $signed(add_ln886_261_reg_13314));

assign add_ln886_26_fu_4607_p2 = ($signed(sext_ln886_195_fu_4604_p1) + $signed(add_ln886_23_reg_12878));

assign add_ln886_271_fu_4887_p2 = ($signed(sext_ln886_230_fu_4884_p1) + $signed(add_ln886_268_reg_13324));

assign add_ln886_278_fu_4895_p2 = ($signed(sext_ln886_231_fu_4892_p1) + $signed(add_ln886_275_reg_13334));

assign add_ln886_285_fu_4903_p2 = ($signed(sext_ln886_232_fu_4900_p1) + $signed(add_ln886_282_reg_13356));

assign add_ln886_292_fu_4911_p2 = ($signed(sext_ln886_233_fu_4908_p1) + $signed(add_ln886_289_reg_13366));

assign add_ln886_299_fu_4919_p2 = ($signed(sext_ln886_234_fu_4916_p1) + $signed(add_ln886_296_reg_13376));

assign add_ln886_306_fu_4927_p2 = ($signed(sext_ln886_235_fu_4924_p1) + $signed(add_ln886_303_reg_13386));

assign add_ln886_313_fu_4935_p2 = ($signed(sext_ln886_236_fu_4932_p1) + $signed(add_ln886_310_reg_13396));

assign add_ln886_320_fu_4943_p2 = ($signed(sext_ln886_237_fu_4940_p1) + $signed(add_ln886_317_reg_13406));

assign add_ln886_327_fu_4951_p2 = ($signed(sext_ln886_238_fu_4948_p1) + $signed(add_ln886_324_reg_13416));

assign add_ln886_334_fu_4959_p2 = ($signed(sext_ln886_239_fu_4956_p1) + $signed(add_ln886_331_reg_13426));

assign add_ln886_33_fu_4615_p2 = ($signed(sext_ln886_196_fu_4612_p1) + $signed(add_ln886_30_reg_12900));

assign add_ln886_341_fu_4967_p2 = ($signed(sext_ln886_240_fu_4964_p1) + $signed(add_ln886_338_reg_13448));

assign add_ln886_348_fu_4975_p2 = ($signed(sext_ln886_241_fu_4972_p1) + $signed(add_ln886_345_reg_13458));

assign add_ln886_355_fu_4983_p2 = ($signed(sext_ln886_242_fu_4980_p1) + $signed(add_ln886_352_reg_13468));

assign add_ln886_362_fu_4991_p2 = ($signed(sext_ln886_243_fu_4988_p1) + $signed(add_ln886_359_reg_13478));

assign add_ln886_369_fu_4999_p2 = ($signed(sext_ln886_244_fu_4996_p1) + $signed(add_ln886_366_reg_13488));

assign add_ln886_376_fu_5007_p2 = ($signed(sext_ln886_245_fu_5004_p1) + $signed(add_ln886_373_reg_13498));

assign add_ln886_383_fu_5015_p2 = ($signed(sext_ln886_246_fu_5012_p1) + $signed(add_ln886_380_reg_13508));

assign add_ln886_390_fu_5023_p2 = ($signed(sext_ln886_247_fu_5020_p1) + $signed(add_ln886_387_reg_13518));

assign add_ln886_397_fu_5031_p2 = ($signed(sext_ln886_248_fu_5028_p1) + $signed(add_ln886_394_reg_13540));

assign add_ln886_404_fu_5039_p2 = ($signed(sext_ln886_249_fu_5036_p1) + $signed(add_ln886_401_reg_13550));

assign add_ln886_40_fu_4623_p2 = ($signed(sext_ln886_197_fu_4620_p1) + $signed(add_ln886_37_reg_12922));

assign add_ln886_411_fu_5047_p2 = ($signed(sext_ln886_250_fu_5044_p1) + $signed(add_ln886_408_reg_13560));

assign add_ln886_418_fu_5055_p2 = ($signed(sext_ln886_251_fu_5052_p1) + $signed(add_ln886_415_reg_13570));

assign add_ln886_425_fu_5063_p2 = ($signed(sext_ln886_252_fu_5060_p1) + $signed(add_ln886_422_reg_13580));

assign add_ln886_432_fu_5071_p2 = ($signed(sext_ln886_253_fu_5068_p1) + $signed(add_ln886_429_reg_13590));

assign add_ln886_439_fu_5079_p2 = ($signed(sext_ln886_254_fu_5076_p1) + $signed(add_ln886_436_reg_13600));

assign add_ln886_446_fu_5087_p2 = ($signed(sext_ln886_255_fu_5084_p1) + $signed(add_ln886_443_reg_13610));

assign add_ln886_47_fu_4631_p2 = ($signed(sext_ln886_198_fu_4628_p1) + $signed(add_ln886_44_reg_12944));

assign add_ln886_54_fu_4639_p2 = ($signed(sext_ln886_199_fu_4636_p1) + $signed(add_ln886_51_reg_12966));

assign add_ln886_5_fu_4583_p2 = ($signed(sext_ln886_192_fu_4580_p1) + $signed(add_ln886_2_reg_12812));

assign add_ln886_61_fu_4647_p2 = ($signed(sext_ln886_200_fu_4644_p1) + $signed(add_ln886_58_reg_12988));

assign add_ln886_68_fu_4655_p2 = ($signed(sext_ln886_201_fu_4652_p1) + $signed(add_ln886_65_reg_12998));

assign add_ln886_75_fu_4663_p2 = ($signed(sext_ln886_202_fu_4660_p1) + $signed(add_ln886_72_reg_13008));

assign add_ln886_82_fu_4671_p2 = ($signed(sext_ln886_203_fu_4668_p1) + $signed(add_ln886_79_reg_13018));

assign add_ln886_89_fu_4679_p2 = ($signed(sext_ln886_204_fu_4676_p1) + $signed(add_ln886_86_reg_13028));

assign add_ln886_96_fu_4687_p2 = ($signed(sext_ln886_205_fu_4684_p1) + $signed(add_ln886_93_reg_13038));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter10_fsm_state0 = ap_CS_iter10_fsm[32'd0];

assign ap_CS_iter10_fsm_state11 = ap_CS_iter10_fsm[32'd1];

assign ap_CS_iter11_fsm_state0 = ap_CS_iter11_fsm[32'd0];

assign ap_CS_iter11_fsm_state12 = ap_CS_iter11_fsm[32'd1];

assign ap_CS_iter12_fsm_state0 = ap_CS_iter12_fsm[32'd0];

assign ap_CS_iter12_fsm_state13 = ap_CS_iter12_fsm[32'd1];

assign ap_CS_iter13_fsm_state0 = ap_CS_iter13_fsm[32'd0];

assign ap_CS_iter13_fsm_state14 = ap_CS_iter13_fsm[32'd1];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state0 = ap_CS_iter6_fsm[32'd0];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

assign ap_CS_iter7_fsm_state0 = ap_CS_iter7_fsm[32'd0];

assign ap_CS_iter7_fsm_state8 = ap_CS_iter7_fsm[32'd1];

assign ap_CS_iter8_fsm_state0 = ap_CS_iter8_fsm[32'd0];

assign ap_CS_iter8_fsm_state9 = ap_CS_iter8_fsm[32'd1];

assign ap_CS_iter9_fsm_state0 = ap_CS_iter9_fsm[32'd0];

assign ap_CS_iter9_fsm_state10 = ap_CS_iter9_fsm[32'd1];

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter13 = ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_9038 = (~((ap_start_int == 1'b0) | ((icmp_ln41_reg_8240_pp0_iter12_reg == 1'd0) & (gemm_stream_full_n == 1'b0) & (1'b1 == ap_CS_iter13_fsm_state14)) | ((w_stream_TVALID == 1'b0) & (icmp_ln41_fu_1567_p2 == 1'd0)) | ((icmp_ln41_fu_1567_p2 == 1'd0) & (i_stream_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign gemm_stream_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{add_ln886_447_reg_14575}, {add_ln886_440_reg_14570}}, {add_ln886_433_reg_14565}}, {add_ln886_426_reg_14560}}, {add_ln886_419_reg_14555}}, {add_ln886_412_reg_14550}}, {add_ln886_405_reg_14545}}, {add_ln886_398_reg_14540}}, {add_ln886_391_reg_14535}}, {add_ln886_384_reg_14530}}, {add_ln886_377_reg_14525}}, {add_ln886_370_reg_14520}}, {add_ln886_363_reg_14515}}, {add_ln886_356_reg_14510}}, {add_ln886_349_reg_14505}}, {add_ln886_342_reg_14500}}, {add_ln886_335_reg_14495}}, {add_ln886_328_reg_14490}}, {add_ln886_321_reg_14485}}, {add_ln886_314_reg_14480}}, {add_ln886_307_reg_14475}}, {add_ln886_300_reg_14470}}, {add_ln886_293_reg_14465}}, {add_ln886_286_reg_14460}}, {add_ln886_279_reg_14455}}, {add_ln886_272_reg_14450}}, {add_ln886_265_reg_14445}}, {add_ln886_258_reg_14440}}, {add_ln886_251_reg_14435}}, {add_ln886_244_reg_14430}}, {add_ln886_237_reg_14425}}, {add_ln886_230_reg_14420}}, {add_ln886_223_reg_14415}}, {add_ln886_216_reg_14410}}, {add_ln886_209_reg_14405}}, {add_ln886_202_reg_14400}}, {add_ln886_195_reg_14395}}, {add_ln886_188_reg_14390}}, {add_ln886_181_reg_14385}}, {add_ln886_174_reg_14380}}, {add_ln886_167_reg_14375}}, {add_ln886_160_reg_14370}}, {add_ln886_153_reg_14365}}, {add_ln886_146_reg_14360}}, {add_ln886_139_reg_14355}}, {add_ln886_132_reg_14350}}, {add_ln886_125_reg_14345}}, {add_ln886_118_reg_14340}}, {add_ln886_111_reg_14335}}, {add_ln886_104_reg_14330}}, {add_ln886_97_reg_14325}}, {add_ln886_90_reg_14320}}, {add_ln886_83_reg_14315}}, {add_ln886_76_reg_14310}}, {add_ln886_69_reg_14305}}, {add_ln886_62_reg_14300}}, {add_ln886_55_reg_14295}}, {add_ln886_48_reg_14290}}, {add_ln886_41_reg_14285}}, {add_ln886_34_reg_14280}}, {add_ln886_27_reg_14275}}, {add_ln886_20_reg_14270}}, {add_ln886_13_reg_14265}}, {add_ln886_6_reg_14260}};

assign grp_fu_2861_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_2870_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2870_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_2879_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2879_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_2888_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2888_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_2897_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2897_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_2906_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2906_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_2915_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2915_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_2924_p0 = sext_ln1540_fu_2852_p1;

assign grp_fu_2924_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_2936_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_2942_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2942_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_2948_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2948_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_2954_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2954_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_2960_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2960_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_2966_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2966_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_2972_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2972_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_2978_p0 = sext_ln1540_72_fu_2930_p1;

assign grp_fu_2978_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_2990_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_2996_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_2996_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_3002_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_3002_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_3008_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_3008_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_3014_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_3014_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_3020_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_3020_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_3026_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_3026_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_3032_p0 = sext_ln1540_80_fu_2984_p1;

assign grp_fu_3032_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_3044_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_3050_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3050_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_3056_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3056_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_3062_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3062_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_3068_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3068_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_3074_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3074_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_3080_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3080_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_3086_p0 = sext_ln1540_88_fu_3038_p1;

assign grp_fu_3086_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_3098_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_3104_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3104_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_3110_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3110_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_3116_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3116_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_3122_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3122_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_3128_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3128_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_3134_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3134_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_3140_p0 = sext_ln1540_96_fu_3092_p1;

assign grp_fu_3140_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_3152_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_3158_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3158_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_3164_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3164_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_3170_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3170_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_3176_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3176_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_3182_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3182_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_3188_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3188_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_3194_p0 = sext_ln1540_104_fu_3146_p1;

assign grp_fu_3194_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_3206_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_3212_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3212_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_3218_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3218_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_3224_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3224_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_3230_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3230_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_3236_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3236_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_3242_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3242_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_3248_p0 = sext_ln1540_112_fu_3200_p1;

assign grp_fu_3248_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_3260_p1 = sext_ln1540_3_fu_2858_p1;

assign grp_fu_3266_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3266_p1 = sext_ln1540_16_fu_2867_p1;

assign grp_fu_3272_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3272_p1 = sext_ln1540_24_fu_2876_p1;

assign grp_fu_3278_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3278_p1 = sext_ln1540_32_fu_2885_p1;

assign grp_fu_3284_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3284_p1 = sext_ln1540_40_fu_2894_p1;

assign grp_fu_3290_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3290_p1 = sext_ln1540_48_fu_2903_p1;

assign grp_fu_3296_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3296_p1 = sext_ln1540_56_fu_2912_p1;

assign grp_fu_3302_p0 = sext_ln1540_120_fu_3254_p1;

assign grp_fu_3302_p1 = sext_ln1540_64_fu_2921_p1;

assign grp_fu_3362_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3362_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3371_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3371_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3380_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3380_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3389_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3389_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3398_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3398_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3407_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3407_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3416_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3416_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3425_p0 = sext_ln1540_10_fu_3356_p1;

assign grp_fu_3425_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3434_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3434_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3440_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3440_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3446_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3446_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3452_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3452_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3458_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3458_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3464_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3464_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3470_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3470_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3476_p0 = sext_ln1540_77_fu_3431_p1;

assign grp_fu_3476_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3485_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3485_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3491_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3491_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3497_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3497_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3503_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3503_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3509_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3509_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3515_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3515_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3521_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3521_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3527_p0 = sext_ln1540_85_fu_3482_p1;

assign grp_fu_3527_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3536_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3536_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3542_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3542_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3548_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3548_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3554_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3554_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3560_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3560_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3566_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3566_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3572_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3572_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3578_p0 = sext_ln1540_93_fu_3533_p1;

assign grp_fu_3578_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3587_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3587_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3593_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3593_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3599_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3599_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3605_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3605_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3611_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3611_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3617_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3617_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3623_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3623_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3629_p0 = sext_ln1540_101_fu_3584_p1;

assign grp_fu_3629_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3638_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3638_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3644_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3644_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3650_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3650_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3656_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3656_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3662_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3662_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3668_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3668_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3674_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3674_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3680_p0 = sext_ln1540_109_fu_3635_p1;

assign grp_fu_3680_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3689_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3689_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3695_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3695_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3701_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3701_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3707_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3707_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3713_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3713_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3719_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3719_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3725_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3725_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3731_p0 = sext_ln1540_117_fu_3686_p1;

assign grp_fu_3731_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_3740_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3740_p1 = sext_ln1540_11_fu_3359_p1;

assign grp_fu_3746_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3746_p1 = sext_ln1540_21_fu_3368_p1;

assign grp_fu_3752_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3752_p1 = sext_ln1540_29_fu_3377_p1;

assign grp_fu_3758_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3758_p1 = sext_ln1540_37_fu_3386_p1;

assign grp_fu_3764_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3764_p1 = sext_ln1540_45_fu_3395_p1;

assign grp_fu_3770_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3770_p1 = sext_ln1540_53_fu_3404_p1;

assign grp_fu_3776_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3776_p1 = sext_ln1540_61_fu_3413_p1;

assign grp_fu_3782_p0 = sext_ln1540_125_fu_3737_p1;

assign grp_fu_3782_p1 = sext_ln1540_69_fu_3422_p1;

assign grp_fu_5353_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5353_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5361_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5361_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5369_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5369_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5377_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5377_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5385_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5385_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5393_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5393_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5401_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5401_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5409_p0 = sext_ln1540_4_fu_3308_p1;

assign grp_fu_5409_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5417_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5417_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5425_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5425_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5433_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5433_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5441_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5441_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5449_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5449_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5457_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5457_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5465_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5465_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5473_p0 = sext_ln1540_74_fu_3335_p1;

assign grp_fu_5473_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5481_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5481_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5489_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5489_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5497_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5497_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5505_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5505_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5513_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5513_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5521_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5521_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5529_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5529_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5537_p0 = sext_ln1540_82_fu_3338_p1;

assign grp_fu_5537_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5545_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5545_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5553_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5553_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5561_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5561_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5569_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5569_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5577_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5577_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5585_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5585_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5593_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5593_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5601_p0 = sext_ln1540_90_fu_3341_p1;

assign grp_fu_5601_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5609_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5609_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5617_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5617_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5625_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5625_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5633_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5633_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5641_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5641_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5649_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5649_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5657_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5657_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5665_p0 = sext_ln1540_98_fu_3344_p1;

assign grp_fu_5665_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5673_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5673_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5681_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5681_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5689_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5689_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5697_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5697_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5705_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5705_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5713_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5713_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5721_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5721_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5729_p0 = sext_ln1540_106_fu_3347_p1;

assign grp_fu_5729_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5737_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5737_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5745_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5745_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5753_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5753_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5761_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5761_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5769_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5769_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5777_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5777_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5785_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5785_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5793_p0 = sext_ln1540_114_fu_3350_p1;

assign grp_fu_5793_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5801_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5801_p1 = sext_ln1540_5_fu_3311_p1;

assign grp_fu_5809_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5809_p1 = sext_ln1540_18_fu_3314_p1;

assign grp_fu_5817_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5817_p1 = sext_ln1540_26_fu_3317_p1;

assign grp_fu_5825_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5825_p1 = sext_ln1540_34_fu_3320_p1;

assign grp_fu_5833_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5833_p1 = sext_ln1540_42_fu_3323_p1;

assign grp_fu_5841_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5841_p1 = sext_ln1540_50_fu_3326_p1;

assign grp_fu_5849_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5849_p1 = sext_ln1540_58_fu_3329_p1;

assign grp_fu_5857_p0 = sext_ln1540_122_fu_3353_p1;

assign grp_fu_5857_p1 = sext_ln1540_66_fu_3332_p1;

assign grp_fu_5865_p0 = sext_ln1540_reg_8884_pp0_iter3_reg;

assign grp_fu_5865_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_5871_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5871_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_5879_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5879_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_5885_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5885_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_5893_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5893_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_5899_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5899_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_5907_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5907_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_5913_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5913_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_5921_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5921_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_5927_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5927_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_5935_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5935_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_5941_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5941_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_5949_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5949_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_5955_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5955_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_5963_p0 = sext_ln1540_2_reg_8896_pp0_iter3_reg;

assign grp_fu_5963_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_5969_p0 = sext_ln1540_12_fu_3794_p1;

assign grp_fu_5969_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_5977_p0 = sext_ln1540_72_reg_9004_pp0_iter3_reg;

assign grp_fu_5977_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_5983_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_5983_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_5991_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_5991_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_5997_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_5997_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6005_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_6005_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6011_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_6011_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6019_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_6019_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6025_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_6025_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6033_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_6033_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6039_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_6039_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6047_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_6047_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6053_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_6053_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6061_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_6061_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6067_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_6067_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6075_p0 = sext_ln1540_73_reg_9016_pp0_iter3_reg;

assign grp_fu_6075_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6081_p0 = sext_ln1540_78_fu_3866_p1;

assign grp_fu_6081_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6089_p0 = sext_ln1540_80_reg_9028_pp0_iter3_reg;

assign grp_fu_6089_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_6095_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6095_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_6103_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6103_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_6109_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6109_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6117_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6117_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6123_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6123_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6131_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6131_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6137_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6137_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6145_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6145_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6151_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6151_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6159_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6159_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6165_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6165_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6173_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6173_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6179_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6179_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6187_p0 = sext_ln1540_81_reg_9040_pp0_iter3_reg;

assign grp_fu_6187_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6193_p0 = sext_ln1540_86_fu_3893_p1;

assign grp_fu_6193_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6201_p0 = sext_ln1540_88_reg_9052_pp0_iter3_reg;

assign grp_fu_6201_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_6207_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6207_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_6215_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6215_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_6221_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6221_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6229_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6229_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6235_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6235_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6243_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6243_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6249_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6249_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6257_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6257_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6263_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6263_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6271_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6271_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6277_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6277_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6285_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6285_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6291_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6291_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6299_p0 = sext_ln1540_89_reg_9064_pp0_iter3_reg;

assign grp_fu_6299_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6305_p0 = sext_ln1540_94_fu_3920_p1;

assign grp_fu_6305_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6313_p0 = sext_ln1540_96_reg_9076_pp0_iter3_reg;

assign grp_fu_6313_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_6319_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6319_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_6327_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6327_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_6333_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6333_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6341_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6341_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6347_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6347_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6355_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6355_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6361_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6361_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6369_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6369_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6375_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6375_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6383_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6383_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6389_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6389_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6397_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6397_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6403_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6403_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6411_p0 = sext_ln1540_97_reg_9088_pp0_iter3_reg;

assign grp_fu_6411_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6417_p0 = sext_ln1540_102_fu_3947_p1;

assign grp_fu_6417_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6425_p0 = sext_ln1540_104_reg_9100_pp0_iter3_reg;

assign grp_fu_6425_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_6431_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6431_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_6439_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6439_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_6445_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6445_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6453_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6453_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6459_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6459_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6467_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6467_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6473_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6473_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6481_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6481_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6487_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6487_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6495_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6495_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6501_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6501_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6509_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6509_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6515_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6515_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6523_p0 = sext_ln1540_105_reg_9112_pp0_iter3_reg;

assign grp_fu_6523_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6529_p0 = sext_ln1540_110_fu_3974_p1;

assign grp_fu_6529_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6537_p0 = sext_ln1540_112_reg_9124_pp0_iter3_reg;

assign grp_fu_6537_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_6543_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6543_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_6551_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6551_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_6557_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6557_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6565_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6565_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6571_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6571_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6579_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6579_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6585_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6585_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6593_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6593_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6599_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6599_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6607_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6607_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6613_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6613_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6621_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6621_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6627_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6627_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6635_p0 = sext_ln1540_113_reg_9136_pp0_iter3_reg;

assign grp_fu_6635_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6641_p0 = sext_ln1540_118_fu_4001_p1;

assign grp_fu_6641_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6649_p0 = sext_ln1540_120_reg_9148_pp0_iter3_reg;

assign grp_fu_6649_p1 = sext_ln1540_1_fu_3788_p1;

assign grp_fu_6655_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6655_p1 = sext_ln1540_13_fu_3797_p1;

assign grp_fu_6663_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6663_p1 = sext_ln1540_17_fu_3803_p1;

assign grp_fu_6669_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6669_p1 = sext_ln1540_22_fu_3806_p1;

assign grp_fu_6677_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6677_p1 = sext_ln1540_25_fu_3812_p1;

assign grp_fu_6683_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6683_p1 = sext_ln1540_30_fu_3815_p1;

assign grp_fu_6691_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6691_p1 = sext_ln1540_33_fu_3821_p1;

assign grp_fu_6697_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6697_p1 = sext_ln1540_38_fu_3824_p1;

assign grp_fu_6705_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6705_p1 = sext_ln1540_41_fu_3830_p1;

assign grp_fu_6711_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6711_p1 = sext_ln1540_46_fu_3833_p1;

assign grp_fu_6719_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6719_p1 = sext_ln1540_49_fu_3839_p1;

assign grp_fu_6725_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6725_p1 = sext_ln1540_54_fu_3842_p1;

assign grp_fu_6733_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6733_p1 = sext_ln1540_57_fu_3848_p1;

assign grp_fu_6739_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6739_p1 = sext_ln1540_62_fu_3851_p1;

assign grp_fu_6747_p0 = sext_ln1540_121_reg_9160_pp0_iter3_reg;

assign grp_fu_6747_p1 = sext_ln1540_65_fu_3857_p1;

assign grp_fu_6753_p0 = sext_ln1540_126_fu_4028_p1;

assign grp_fu_6753_p1 = sext_ln1540_70_fu_3860_p1;

assign grp_fu_6761_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6761_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_6769_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6769_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_6776_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6776_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_6784_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6784_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_6791_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6791_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_6799_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6799_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_6806_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6806_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_6814_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6814_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_6821_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6821_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_6829_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6829_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_6836_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6836_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_6844_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6844_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_6851_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6851_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_6859_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6859_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_6866_p0 = sext_ln1540_6_fu_4052_p1;

assign grp_fu_6866_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_6874_p0 = sext_ln1540_8_fu_4058_p1;

assign grp_fu_6874_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_6881_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6881_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_6889_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6889_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_6896_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6896_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_6904_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6904_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_6911_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6911_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_6919_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6919_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_6926_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6926_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_6934_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6934_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_6941_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6941_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_6949_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6949_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_6956_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6956_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_6964_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6964_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_6971_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6971_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_6979_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6979_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_6986_p0 = sext_ln1540_75_fu_4130_p1;

assign grp_fu_6986_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_6994_p0 = sext_ln1540_76_fu_4133_p1;

assign grp_fu_6994_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7001_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7001_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_7009_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7009_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_7016_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7016_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_7024_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7024_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_7031_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7031_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_7039_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7039_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_7046_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7046_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_7054_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7054_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_7061_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7061_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_7069_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7069_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_7076_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7076_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_7084_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7084_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_7091_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7091_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_7099_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7099_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_7106_p0 = sext_ln1540_83_fu_4160_p1;

assign grp_fu_7106_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_7114_p0 = sext_ln1540_84_fu_4163_p1;

assign grp_fu_7114_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7121_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7121_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_7129_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7129_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_7136_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7136_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_7144_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7144_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_7151_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7151_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_7159_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7159_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_7166_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7166_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_7174_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7174_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_7181_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7181_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_7189_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7189_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_7196_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7196_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_7204_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7204_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_7211_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7211_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_7219_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7219_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_7226_p0 = sext_ln1540_91_fu_4190_p1;

assign grp_fu_7226_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_7234_p0 = sext_ln1540_92_fu_4193_p1;

assign grp_fu_7234_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7241_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7241_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_7249_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7249_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_7256_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7256_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_7264_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7264_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_7271_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7271_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_7279_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7279_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_7286_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7286_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_7294_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7294_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_7301_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7301_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_7309_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7309_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_7316_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7316_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_7324_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7324_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_7331_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7331_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_7339_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7339_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_7346_p0 = sext_ln1540_99_fu_4220_p1;

assign grp_fu_7346_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_7354_p0 = sext_ln1540_100_fu_4223_p1;

assign grp_fu_7354_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7361_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7361_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_7369_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7369_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_7376_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7376_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_7384_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7384_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_7391_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7391_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_7399_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7399_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_7406_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7406_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_7414_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7414_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_7421_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7421_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_7429_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7429_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_7436_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7436_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_7444_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7444_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_7451_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7451_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_7459_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7459_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_7466_p0 = sext_ln1540_107_fu_4250_p1;

assign grp_fu_7466_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_7474_p0 = sext_ln1540_108_fu_4253_p1;

assign grp_fu_7474_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7481_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7481_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_7489_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7489_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_7496_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7496_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_7504_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7504_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_7511_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7511_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_7519_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7519_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_7526_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7526_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_7534_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7534_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_7541_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7541_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_7549_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7549_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_7556_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7556_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_7564_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7564_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_7571_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7571_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_7579_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7579_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_7586_p0 = sext_ln1540_115_fu_4280_p1;

assign grp_fu_7586_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_7594_p0 = sext_ln1540_116_fu_4283_p1;

assign grp_fu_7594_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7601_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7601_p1 = sext_ln1540_7_fu_4055_p1;

assign grp_fu_7609_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7609_p1 = sext_ln1540_9_fu_4061_p1;

assign grp_fu_7616_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7616_p1 = sext_ln1540_19_fu_4067_p1;

assign grp_fu_7624_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7624_p1 = sext_ln1540_20_fu_4070_p1;

assign grp_fu_7631_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7631_p1 = sext_ln1540_27_fu_4076_p1;

assign grp_fu_7639_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7639_p1 = sext_ln1540_28_fu_4079_p1;

assign grp_fu_7646_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7646_p1 = sext_ln1540_35_fu_4085_p1;

assign grp_fu_7654_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7654_p1 = sext_ln1540_36_fu_4088_p1;

assign grp_fu_7661_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7661_p1 = sext_ln1540_43_fu_4094_p1;

assign grp_fu_7669_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7669_p1 = sext_ln1540_44_fu_4097_p1;

assign grp_fu_7676_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7676_p1 = sext_ln1540_51_fu_4103_p1;

assign grp_fu_7684_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7684_p1 = sext_ln1540_52_fu_4106_p1;

assign grp_fu_7691_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7691_p1 = sext_ln1540_59_fu_4112_p1;

assign grp_fu_7699_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7699_p1 = sext_ln1540_60_fu_4115_p1;

assign grp_fu_7706_p0 = sext_ln1540_123_fu_4310_p1;

assign grp_fu_7706_p1 = sext_ln1540_67_fu_4121_p1;

assign grp_fu_7714_p0 = sext_ln1540_124_fu_4313_p1;

assign grp_fu_7714_p1 = sext_ln1540_68_fu_4124_p1;

assign grp_fu_7721_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7721_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_7729_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7729_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_7737_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7737_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_7745_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7745_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_7753_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7753_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_7761_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7761_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_7769_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7769_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_7777_p0 = sext_ln1540_14_fu_4532_p1;

assign grp_fu_7777_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_7785_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7785_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_7793_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7793_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_7801_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7801_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_7809_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7809_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_7817_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7817_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_7825_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7825_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_7833_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7833_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_7841_p0 = sext_ln1540_79_fu_4559_p1;

assign grp_fu_7841_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_7849_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7849_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_7857_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7857_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_7865_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7865_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_7873_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7873_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_7881_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7881_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_7889_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7889_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_7897_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7897_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_7905_p0 = sext_ln1540_87_fu_4562_p1;

assign grp_fu_7905_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_7913_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7913_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_7921_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7921_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_7929_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7929_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_7937_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7937_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_7945_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7945_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_7953_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7953_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_7961_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7961_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_7969_p0 = sext_ln1540_95_fu_4565_p1;

assign grp_fu_7969_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_7977_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_7977_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_7985_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_7985_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_7993_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_7993_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_8001_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_8001_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_8009_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_8009_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_8017_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_8017_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_8025_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_8025_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_8033_p0 = sext_ln1540_103_fu_4568_p1;

assign grp_fu_8033_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_8041_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8041_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_8049_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8049_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_8057_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8057_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_8065_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8065_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_8073_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8073_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_8081_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8081_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_8089_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8089_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_8097_p0 = sext_ln1540_111_fu_4571_p1;

assign grp_fu_8097_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_8105_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8105_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_8113_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8113_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_8121_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8121_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_8129_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8129_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_8137_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8137_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_8145_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8145_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_8153_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8153_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_8161_p0 = sext_ln1540_119_fu_4574_p1;

assign grp_fu_8161_p1 = sext_ln1540_71_fu_4556_p1;

assign grp_fu_8169_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8169_p1 = sext_ln1540_15_fu_4535_p1;

assign grp_fu_8177_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8177_p1 = sext_ln1540_23_fu_4538_p1;

assign grp_fu_8185_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8185_p1 = sext_ln1540_31_fu_4541_p1;

assign grp_fu_8193_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8193_p1 = sext_ln1540_39_fu_4544_p1;

assign grp_fu_8201_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8201_p1 = sext_ln1540_47_fu_4547_p1;

assign grp_fu_8209_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8209_p1 = sext_ln1540_55_fu_4550_p1;

assign grp_fu_8217_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8217_p1 = sext_ln1540_63_fu_4553_p1;

assign grp_fu_8225_p0 = sext_ln1540_127_fu_4577_p1;

assign grp_fu_8225_p1 = sext_ln1540_71_fu_4556_p1;

assign icmp_ln41_fu_1567_p2 = ((ap_sig_allocacmp_n_1 == select_ln34) ? 1'b1 : 1'b0);

assign icmp_ln41_reg_8240_pp0_iter0_reg = icmp_ln41_reg_8240;

assign n_2_fu_1573_p2 = (ap_sig_allocacmp_n_1 + 22'd1);

assign sext_ln1540_100_fu_4223_p1 = $signed(tmp_34_reg_8434_pp0_iter5_reg);

assign sext_ln1540_101_fu_3584_p1 = $signed(tmp_35_reg_8439_pp0_iter2_reg);

assign sext_ln1540_102_fu_3947_p1 = $signed(tmp_36_reg_8444_pp0_iter3_reg);

assign sext_ln1540_103_fu_4568_p1 = $signed(tmp_37_reg_8449_pp0_iter8_reg);

assign sext_ln1540_104_fu_3146_p1 = $signed(tmp_38_reg_8454);

assign sext_ln1540_105_fu_3149_p1 = tmp_39_reg_8459;

assign sext_ln1540_106_fu_3347_p1 = $signed(tmp_40_reg_8464_pp0_iter1_reg);

assign sext_ln1540_107_fu_4250_p1 = $signed(tmp_41_reg_8469_pp0_iter5_reg);

assign sext_ln1540_108_fu_4253_p1 = $signed(tmp_42_reg_8474_pp0_iter5_reg);

assign sext_ln1540_109_fu_3635_p1 = $signed(tmp_43_reg_8479_pp0_iter2_reg);

assign sext_ln1540_10_fu_3356_p1 = $signed(tmp_4_reg_8279_pp0_iter2_reg);

assign sext_ln1540_110_fu_3974_p1 = $signed(tmp_44_reg_8484_pp0_iter3_reg);

assign sext_ln1540_111_fu_4571_p1 = $signed(tmp_45_reg_8489_pp0_iter8_reg);

assign sext_ln1540_112_fu_3200_p1 = $signed(tmp_46_reg_8494);

assign sext_ln1540_113_fu_3203_p1 = tmp_47_reg_8499;

assign sext_ln1540_114_fu_3350_p1 = $signed(tmp_48_reg_8504_pp0_iter1_reg);

assign sext_ln1540_115_fu_4280_p1 = $signed(tmp_49_reg_8509_pp0_iter5_reg);

assign sext_ln1540_116_fu_4283_p1 = $signed(tmp_50_reg_8514_pp0_iter5_reg);

assign sext_ln1540_117_fu_3686_p1 = $signed(tmp_51_reg_8519_pp0_iter2_reg);

assign sext_ln1540_118_fu_4001_p1 = $signed(tmp_52_reg_8524_pp0_iter3_reg);

assign sext_ln1540_119_fu_4574_p1 = $signed(tmp_53_reg_8529_pp0_iter8_reg);

assign sext_ln1540_11_fu_3359_p1 = $signed(trunc_ln145_76_reg_8599_pp0_iter2_reg);

assign sext_ln1540_120_fu_3254_p1 = $signed(tmp_54_reg_8534);

assign sext_ln1540_121_fu_3257_p1 = tmp_55_reg_8539;

assign sext_ln1540_122_fu_3353_p1 = $signed(tmp_56_reg_8544_pp0_iter1_reg);

assign sext_ln1540_123_fu_4310_p1 = $signed(tmp_57_reg_8549_pp0_iter5_reg);

assign sext_ln1540_124_fu_4313_p1 = $signed(tmp_58_reg_8554_pp0_iter5_reg);

assign sext_ln1540_125_fu_3737_p1 = $signed(tmp_59_reg_8559_pp0_iter2_reg);

assign sext_ln1540_126_fu_4028_p1 = $signed(trunc_ln145_62_reg_8249_pp0_iter3_reg);

assign sext_ln1540_127_fu_4577_p1 = $signed(trunc_ln145_63_reg_8254_pp0_iter8_reg);

assign sext_ln1540_12_fu_3794_p1 = $signed(tmp_5_reg_8284_pp0_iter3_reg);

assign sext_ln1540_13_fu_3797_p1 = $signed(trunc_ln145_77_reg_8604_pp0_iter3_reg);

assign sext_ln1540_14_fu_4532_p1 = $signed(tmp_6_reg_8289_pp0_iter8_reg);

assign sext_ln1540_15_fu_4535_p1 = $signed(trunc_ln145_78_reg_8609_pp0_iter8_reg);

assign sext_ln1540_16_fu_2867_p1 = $signed(trunc_ln145_79_reg_8614);

assign sext_ln1540_17_fu_3803_p1 = $signed(trunc_ln145_80_reg_8619_pp0_iter3_reg);

assign sext_ln1540_18_fu_3314_p1 = $signed(trunc_ln145_81_reg_8624_pp0_iter1_reg);

assign sext_ln1540_19_fu_4067_p1 = $signed(trunc_ln145_82_reg_8629_pp0_iter5_reg);

assign sext_ln1540_1_fu_3788_p1 = $signed(trunc_ln145_35_reg_8564_pp0_iter3_reg);

assign sext_ln1540_20_fu_4070_p1 = $signed(trunc_ln145_83_reg_8634_pp0_iter5_reg);

assign sext_ln1540_21_fu_3368_p1 = $signed(trunc_ln145_84_reg_8639_pp0_iter2_reg);

assign sext_ln1540_22_fu_3806_p1 = $signed(trunc_ln145_85_reg_8644_pp0_iter3_reg);

assign sext_ln1540_23_fu_4538_p1 = $signed(trunc_ln145_86_reg_8649_pp0_iter8_reg);

assign sext_ln1540_24_fu_2876_p1 = $signed(trunc_ln145_87_reg_8654);

assign sext_ln1540_25_fu_3812_p1 = $signed(trunc_ln145_88_reg_8659_pp0_iter3_reg);

assign sext_ln1540_26_fu_3317_p1 = $signed(trunc_ln145_89_reg_8664_pp0_iter1_reg);

assign sext_ln1540_27_fu_4076_p1 = $signed(trunc_ln145_90_reg_8669_pp0_iter5_reg);

assign sext_ln1540_28_fu_4079_p1 = $signed(trunc_ln145_91_reg_8674_pp0_iter5_reg);

assign sext_ln1540_29_fu_3377_p1 = $signed(trunc_ln145_92_reg_8679_pp0_iter2_reg);

assign sext_ln1540_2_fu_2855_p1 = tmp_reg_8259;

assign sext_ln1540_30_fu_3815_p1 = $signed(trunc_ln145_93_reg_8684_pp0_iter3_reg);

assign sext_ln1540_31_fu_4541_p1 = $signed(trunc_ln145_94_reg_8689_pp0_iter8_reg);

assign sext_ln1540_32_fu_2885_p1 = $signed(trunc_ln145_95_reg_8694);

assign sext_ln1540_33_fu_3821_p1 = $signed(trunc_ln145_96_reg_8699_pp0_iter3_reg);

assign sext_ln1540_34_fu_3320_p1 = $signed(trunc_ln145_97_reg_8704_pp0_iter1_reg);

assign sext_ln1540_35_fu_4085_p1 = $signed(trunc_ln145_98_reg_8709_pp0_iter5_reg);

assign sext_ln1540_36_fu_4088_p1 = $signed(trunc_ln145_99_reg_8714_pp0_iter5_reg);

assign sext_ln1540_37_fu_3386_p1 = $signed(trunc_ln145_100_reg_8719_pp0_iter2_reg);

assign sext_ln1540_38_fu_3824_p1 = $signed(trunc_ln145_101_reg_8724_pp0_iter3_reg);

assign sext_ln1540_39_fu_4544_p1 = $signed(trunc_ln145_102_reg_8729_pp0_iter8_reg);

assign sext_ln1540_3_fu_2858_p1 = $signed(trunc_ln145_72_reg_8579);

assign sext_ln1540_40_fu_2894_p1 = $signed(trunc_ln145_103_reg_8734);

assign sext_ln1540_41_fu_3830_p1 = $signed(trunc_ln145_104_reg_8739_pp0_iter3_reg);

assign sext_ln1540_42_fu_3323_p1 = $signed(trunc_ln145_105_reg_8744_pp0_iter1_reg);

assign sext_ln1540_43_fu_4094_p1 = $signed(trunc_ln145_106_reg_8749_pp0_iter5_reg);

assign sext_ln1540_44_fu_4097_p1 = $signed(trunc_ln145_107_reg_8754_pp0_iter5_reg);

assign sext_ln1540_45_fu_3395_p1 = $signed(trunc_ln145_108_reg_8759_pp0_iter2_reg);

assign sext_ln1540_46_fu_3833_p1 = $signed(trunc_ln145_109_reg_8764_pp0_iter3_reg);

assign sext_ln1540_47_fu_4547_p1 = $signed(trunc_ln145_110_reg_8769_pp0_iter8_reg);

assign sext_ln1540_48_fu_2903_p1 = $signed(trunc_ln145_111_reg_8774);

assign sext_ln1540_49_fu_3839_p1 = $signed(trunc_ln145_112_reg_8779_pp0_iter3_reg);

assign sext_ln1540_4_fu_3308_p1 = $signed(tmp_1_reg_8264_pp0_iter1_reg);

assign sext_ln1540_50_fu_3326_p1 = $signed(trunc_ln145_113_reg_8784_pp0_iter1_reg);

assign sext_ln1540_51_fu_4103_p1 = $signed(trunc_ln145_114_reg_8789_pp0_iter5_reg);

assign sext_ln1540_52_fu_4106_p1 = $signed(trunc_ln145_115_reg_8794_pp0_iter5_reg);

assign sext_ln1540_53_fu_3404_p1 = $signed(trunc_ln145_116_reg_8799_pp0_iter2_reg);

assign sext_ln1540_54_fu_3842_p1 = $signed(trunc_ln145_117_reg_8804_pp0_iter3_reg);

assign sext_ln1540_55_fu_4550_p1 = $signed(trunc_ln145_118_reg_8809_pp0_iter8_reg);

assign sext_ln1540_56_fu_2912_p1 = $signed(trunc_ln145_119_reg_8814);

assign sext_ln1540_57_fu_3848_p1 = $signed(trunc_ln145_120_reg_8819_pp0_iter3_reg);

assign sext_ln1540_58_fu_3329_p1 = $signed(trunc_ln145_121_reg_8824_pp0_iter1_reg);

assign sext_ln1540_59_fu_4112_p1 = $signed(trunc_ln145_122_reg_8829_pp0_iter5_reg);

assign sext_ln1540_5_fu_3311_p1 = $signed(trunc_ln145_73_reg_8584_pp0_iter1_reg);

assign sext_ln1540_60_fu_4115_p1 = $signed(trunc_ln145_123_reg_8834_pp0_iter5_reg);

assign sext_ln1540_61_fu_3413_p1 = $signed(trunc_ln145_124_reg_8839_pp0_iter2_reg);

assign sext_ln1540_62_fu_3851_p1 = $signed(trunc_ln145_125_reg_8844_pp0_iter3_reg);

assign sext_ln1540_63_fu_4553_p1 = $signed(trunc_ln145_126_reg_8849_pp0_iter8_reg);

assign sext_ln1540_64_fu_2921_p1 = $signed(trunc_ln145_127_reg_8854);

assign sext_ln1540_65_fu_3857_p1 = $signed(trunc_ln145_128_reg_8859_pp0_iter3_reg);

assign sext_ln1540_66_fu_3332_p1 = $signed(trunc_ln145_129_reg_8864_pp0_iter1_reg);

assign sext_ln1540_67_fu_4121_p1 = $signed(trunc_ln145_130_reg_8869_pp0_iter5_reg);

assign sext_ln1540_68_fu_4124_p1 = $signed(trunc_ln145_131_reg_8874_pp0_iter5_reg);

assign sext_ln1540_69_fu_3422_p1 = $signed(trunc_ln145_132_reg_8879_pp0_iter2_reg);

assign sext_ln1540_6_fu_4052_p1 = $signed(tmp_2_reg_8269_pp0_iter5_reg);

assign sext_ln1540_70_fu_3860_p1 = $signed(trunc_ln145_s_reg_8569_pp0_iter3_reg);

assign sext_ln1540_71_fu_4556_p1 = $signed(trunc_ln145_71_reg_8574_pp0_iter8_reg);

assign sext_ln1540_72_fu_2930_p1 = $signed(tmp_7_reg_8294);

assign sext_ln1540_73_fu_2933_p1 = tmp_8_reg_8299;

assign sext_ln1540_74_fu_3335_p1 = $signed(tmp_9_reg_8304_pp0_iter1_reg);

assign sext_ln1540_75_fu_4130_p1 = $signed(tmp_s_reg_8309_pp0_iter5_reg);

assign sext_ln1540_76_fu_4133_p1 = $signed(tmp_10_reg_8314_pp0_iter5_reg);

assign sext_ln1540_77_fu_3431_p1 = $signed(tmp_11_reg_8319_pp0_iter2_reg);

assign sext_ln1540_78_fu_3866_p1 = $signed(tmp_12_reg_8324_pp0_iter3_reg);

assign sext_ln1540_79_fu_4559_p1 = $signed(tmp_13_reg_8329_pp0_iter8_reg);

assign sext_ln1540_7_fu_4055_p1 = $signed(trunc_ln145_74_reg_8589_pp0_iter5_reg);

assign sext_ln1540_80_fu_2984_p1 = $signed(tmp_14_reg_8334);

assign sext_ln1540_81_fu_2987_p1 = tmp_15_reg_8339;

assign sext_ln1540_82_fu_3338_p1 = $signed(tmp_16_reg_8344_pp0_iter1_reg);

assign sext_ln1540_83_fu_4160_p1 = $signed(tmp_17_reg_8349_pp0_iter5_reg);

assign sext_ln1540_84_fu_4163_p1 = $signed(tmp_18_reg_8354_pp0_iter5_reg);

assign sext_ln1540_85_fu_3482_p1 = $signed(tmp_19_reg_8359_pp0_iter2_reg);

assign sext_ln1540_86_fu_3893_p1 = $signed(tmp_20_reg_8364_pp0_iter3_reg);

assign sext_ln1540_87_fu_4562_p1 = $signed(tmp_21_reg_8369_pp0_iter8_reg);

assign sext_ln1540_88_fu_3038_p1 = $signed(tmp_22_reg_8374);

assign sext_ln1540_89_fu_3041_p1 = tmp_23_reg_8379;

assign sext_ln1540_8_fu_4058_p1 = $signed(tmp_3_reg_8274_pp0_iter5_reg);

assign sext_ln1540_90_fu_3341_p1 = $signed(tmp_24_reg_8384_pp0_iter1_reg);

assign sext_ln1540_91_fu_4190_p1 = $signed(tmp_25_reg_8389_pp0_iter5_reg);

assign sext_ln1540_92_fu_4193_p1 = $signed(tmp_26_reg_8394_pp0_iter5_reg);

assign sext_ln1540_93_fu_3533_p1 = $signed(tmp_27_reg_8399_pp0_iter2_reg);

assign sext_ln1540_94_fu_3920_p1 = $signed(tmp_28_reg_8404_pp0_iter3_reg);

assign sext_ln1540_95_fu_4565_p1 = $signed(tmp_29_reg_8409_pp0_iter8_reg);

assign sext_ln1540_96_fu_3092_p1 = $signed(tmp_30_reg_8414);

assign sext_ln1540_97_fu_3095_p1 = tmp_31_reg_8419;

assign sext_ln1540_98_fu_3344_p1 = $signed(tmp_32_reg_8424_pp0_iter1_reg);

assign sext_ln1540_99_fu_4220_p1 = $signed(tmp_33_reg_8429_pp0_iter5_reg);

assign sext_ln1540_9_fu_4061_p1 = $signed(trunc_ln145_75_reg_8594_pp0_iter5_reg);

assign sext_ln1540_fu_2852_p1 = $signed(trunc_ln145_reg_8244);

assign sext_ln886_192_fu_4580_p1 = add_ln886_4_reg_12817;

assign sext_ln886_193_fu_4588_p1 = add_ln886_11_reg_12839;

assign sext_ln886_194_fu_4596_p1 = add_ln886_18_reg_12861;

assign sext_ln886_195_fu_4604_p1 = add_ln886_25_reg_12883;

assign sext_ln886_196_fu_4612_p1 = add_ln886_32_reg_12905;

assign sext_ln886_197_fu_4620_p1 = add_ln886_39_reg_12927;

assign sext_ln886_198_fu_4628_p1 = add_ln886_46_reg_12949;

assign sext_ln886_199_fu_4636_p1 = add_ln886_53_reg_12971;

assign sext_ln886_200_fu_4644_p1 = add_ln886_60_reg_12993;

assign sext_ln886_201_fu_4652_p1 = add_ln886_67_reg_13003;

assign sext_ln886_202_fu_4660_p1 = add_ln886_74_reg_13013;

assign sext_ln886_203_fu_4668_p1 = add_ln886_81_reg_13023;

assign sext_ln886_204_fu_4676_p1 = add_ln886_88_reg_13033;

assign sext_ln886_205_fu_4684_p1 = add_ln886_95_reg_13043;

assign sext_ln886_206_fu_4692_p1 = add_ln886_102_reg_13053;

assign sext_ln886_207_fu_4700_p1 = add_ln886_109_reg_13063;

assign sext_ln886_208_fu_4708_p1 = add_ln886_116_reg_13085;

assign sext_ln886_209_fu_4716_p1 = add_ln886_123_reg_13095;

assign sext_ln886_210_fu_4724_p1 = add_ln886_130_reg_13105;

assign sext_ln886_211_fu_4732_p1 = add_ln886_137_reg_13115;

assign sext_ln886_212_fu_4740_p1 = add_ln886_144_reg_13125;

assign sext_ln886_213_fu_4748_p1 = add_ln886_151_reg_13135;

assign sext_ln886_214_fu_4756_p1 = add_ln886_158_reg_13145;

assign sext_ln886_215_fu_4764_p1 = add_ln886_165_reg_13155;

assign sext_ln886_216_fu_4772_p1 = add_ln886_172_reg_13177;

assign sext_ln886_217_fu_4780_p1 = add_ln886_179_reg_13187;

assign sext_ln886_218_fu_4788_p1 = add_ln886_186_reg_13197;

assign sext_ln886_219_fu_4796_p1 = add_ln886_193_reg_13207;

assign sext_ln886_220_fu_4804_p1 = add_ln886_200_reg_13217;

assign sext_ln886_221_fu_4812_p1 = add_ln886_207_reg_13227;

assign sext_ln886_222_fu_4820_p1 = add_ln886_214_reg_13237;

assign sext_ln886_223_fu_4828_p1 = add_ln886_221_reg_13247;

assign sext_ln886_224_fu_4836_p1 = add_ln886_228_reg_13269;

assign sext_ln886_225_fu_4844_p1 = add_ln886_235_reg_13279;

assign sext_ln886_226_fu_4852_p1 = add_ln886_242_reg_13289;

assign sext_ln886_227_fu_4860_p1 = add_ln886_249_reg_13299;

assign sext_ln886_228_fu_4868_p1 = add_ln886_256_reg_13309;

assign sext_ln886_229_fu_4876_p1 = add_ln886_263_reg_13319;

assign sext_ln886_230_fu_4884_p1 = add_ln886_270_reg_13329;

assign sext_ln886_231_fu_4892_p1 = add_ln886_277_reg_13339;

assign sext_ln886_232_fu_4900_p1 = add_ln886_284_reg_13361;

assign sext_ln886_233_fu_4908_p1 = add_ln886_291_reg_13371;

assign sext_ln886_234_fu_4916_p1 = add_ln886_298_reg_13381;

assign sext_ln886_235_fu_4924_p1 = add_ln886_305_reg_13391;

assign sext_ln886_236_fu_4932_p1 = add_ln886_312_reg_13401;

assign sext_ln886_237_fu_4940_p1 = add_ln886_319_reg_13411;

assign sext_ln886_238_fu_4948_p1 = add_ln886_326_reg_13421;

assign sext_ln886_239_fu_4956_p1 = add_ln886_333_reg_13431;

assign sext_ln886_240_fu_4964_p1 = add_ln886_340_reg_13453;

assign sext_ln886_241_fu_4972_p1 = add_ln886_347_reg_13463;

assign sext_ln886_242_fu_4980_p1 = add_ln886_354_reg_13473;

assign sext_ln886_243_fu_4988_p1 = add_ln886_361_reg_13483;

assign sext_ln886_244_fu_4996_p1 = add_ln886_368_reg_13493;

assign sext_ln886_245_fu_5004_p1 = add_ln886_375_reg_13503;

assign sext_ln886_246_fu_5012_p1 = add_ln886_382_reg_13513;

assign sext_ln886_247_fu_5020_p1 = add_ln886_389_reg_13523;

assign sext_ln886_248_fu_5028_p1 = add_ln886_396_reg_13545;

assign sext_ln886_249_fu_5036_p1 = add_ln886_403_reg_13555;

assign sext_ln886_250_fu_5044_p1 = add_ln886_410_reg_13565;

assign sext_ln886_251_fu_5052_p1 = add_ln886_417_reg_13575;

assign sext_ln886_252_fu_5060_p1 = add_ln886_424_reg_13585;

assign sext_ln886_253_fu_5068_p1 = add_ln886_431_reg_13595;

assign sext_ln886_254_fu_5076_p1 = add_ln886_438_reg_13605;

assign sext_ln886_255_fu_5084_p1 = add_ln886_445_reg_13615;

assign trunc_ln145_35_fu_2213_p1 = w_stream_TDATA[4:0];

assign trunc_ln145_fu_1579_p1 = i_stream_TDATA[7:0];

endmodule //GEMM_PERMUTE_do_tensor_core_Pipeline_1
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_fifo_w1024_d2_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1024;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module GEMM_PERMUTE_fifo_w1024_d2_S (
    clk,
    reset,
    if_num_data_valid,
    if_fifo_cap,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1024;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output wire [ADDR_WIDTH:0] if_num_data_valid;
output wire [ADDR_WIDTH:0] if_fifo_cap;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;
assign if_num_data_valid = mOutPtr + 1'b1;
assign if_fifo_cap = DEPTH;

GEMM_PERMUTE_fifo_w1024_d2_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_GEMM_PERMUTE_fifo_w1024_d2_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_fifo_w1_d2_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module GEMM_PERMUTE_fifo_w1_d2_S (
    clk,
    reset,
    if_num_data_valid,
    if_fifo_cap,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output wire [ADDR_WIDTH:0] if_num_data_valid;
output wire [ADDR_WIDTH:0] if_fifo_cap;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;
assign if_num_data_valid = mOutPtr + 1'b1;
assign if_fifo_cap = DEPTH;

GEMM_PERMUTE_fifo_w1_d2_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_GEMM_PERMUTE_fifo_w1_d2_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_fifo_w1_d2_S_x_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module GEMM_PERMUTE_fifo_w1_d2_S_x (
    clk,
    reset,
    if_num_data_valid,
    if_fifo_cap,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output wire [ADDR_WIDTH:0] if_num_data_valid;
output wire [ADDR_WIDTH:0] if_fifo_cap;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;
assign if_num_data_valid = mOutPtr + 1'b1;
assign if_fifo_cap = DEPTH;

GEMM_PERMUTE_fifo_w1_d2_S_x_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_GEMM_PERMUTE_fifo_w1_d2_S_x_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_fifo_w928_d2_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd928;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module GEMM_PERMUTE_fifo_w928_d2_S (
    clk,
    reset,
    if_num_data_valid,
    if_fifo_cap,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd928;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output wire [ADDR_WIDTH:0] if_num_data_valid;
output wire [ADDR_WIDTH:0] if_fifo_cap;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;
assign if_num_data_valid = mOutPtr + 1'b1;
assign if_fifo_cap = DEPTH;

GEMM_PERMUTE_fifo_w928_d2_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_GEMM_PERMUTE_fifo_w928_d2_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_flow_control_loop_pipe_sequential_init(
        ap_clk,
        ap_rst,
        ap_start,
        ap_ready,
        ap_done,
        ap_start_int,
        ap_ready_int,
        ap_done_int,
        ap_continue_int,
        ap_loop_init,
        ap_loop_exit_ready,
        ap_loop_exit_done
);

input   ap_clk;
input   ap_rst;

//Block level handshake with outside loop
input   ap_start;
output  ap_ready;
output  ap_done;

//Block level handshake with loop body
output  ap_start_int;
input   ap_ready_int;
input   ap_done_int;
output  ap_continue_int;

//Init live in variables
output   ap_loop_init;
wire     ap_loop_init;
reg ap_loop_init_int;
reg ap_done;
reg ap_done_cache;

//Exit signal from loop body
input   ap_loop_exit_ready;
input   ap_loop_exit_done;

// power-on initialization
initial begin
//#0 ap_loop_init_int = 1'b1;
//#0 ap_done_cache = 1'b0;
end

assign ap_start_int = ap_start;

assign ap_continue_int = 1'b1;

assign ap_ready = ap_loop_exit_ready;

//ap_loop_init is valid for the first II
//of the first loop run so as to enable
//the init block ops which are pushed into
//the first state of the pipeline region
always @ (posedge ap_clk)
begin
    if (ap_rst == 1'b1) begin
        ap_loop_init_int <= 1'b1;
    end else if(ap_loop_exit_done == 1'b1) begin
        ap_loop_init_int <= 1'b1;
    end else if(ap_ready_int == 1'b1) begin
        ap_loop_init_int <= 1'b0;
    end
end

assign ap_loop_init = ap_loop_init_int & ap_start;

// if no ap_continue port and current module is not GEMM_PERMUTE module, 
// ap_done handshakes with ap_start. Internally, flow control sends out 
// ap_conintue_int = 1'b1 so the ap_done_int is asserted high for 1 clock cycle.
// ap_done_cache is used to record ap_done_int, and de-assert if ap_start_int
// is asserted, so DUT can start the next run
always @(posedge ap_clk)
begin
    if (ap_rst == 1'b1) begin
        ap_done_cache <= 1'b0;
    end else if (ap_done_int == 1'b1) begin
        ap_done_cache <= 1'b1;
    end else if (ap_start_int == 1'b1) begin
        ap_done_cache <= 1'b0;
    end
end

// if no ap_continue port and current module is not GEMM_PERMUTE module, ap_done handshakes with ap_start
always @(*)
begin
    if ((ap_done_int == 1'b1) || ((ap_done_cache == 1'b1) && (ap_start_int == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

endmodule
        
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1_DSP48_0(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [5 - 1:0] in1,
    input  [13 - 1:0] in2,
    output [14 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1_DSP48_0 GEMM_PERMUTE_mac_muladd_8s_5s_13s_14_4_1_DSP48_0_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1_DSP48_1(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [5 - 1:0] in1,
    input  [14 - 1:0] in2,
    output [14 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1_DSP48_1 GEMM_PERMUTE_mac_muladd_8s_5s_14s_14_4_1_DSP48_1_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1_DSP48_2(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [5 - 1:0] in1,
    input  [14 - 1:0] in2,
    output [15 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1_DSP48_2 GEMM_PERMUTE_mac_muladd_8s_5s_14s_15_4_1_DSP48_2_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1_DSP48_3(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [5 - 1:0] in1,
    input  [15 - 1:0] in2,
    output [16 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1_DSP48_3 GEMM_PERMUTE_mac_muladd_8s_5s_15s_16_4_1_DSP48_3_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module GEMM_PERMUTE_mul_8s_5s_13_3_1(clk, ce, reset, din0, din1, dout);
parameter ID = 1;
parameter NUM_STAGE = 2;
parameter din0_WIDTH = 14;
parameter din1_WIDTH = 12;
parameter dout_WIDTH = 26;
input clk;
input ce;
input reset;
input[din0_WIDTH - 1 : 0] din0; 
input[din1_WIDTH - 1 : 0] din1; 
output[dout_WIDTH - 1 : 0] dout;

reg signed [din0_WIDTH - 1 : 0] a_reg0;
reg signed [din1_WIDTH - 1 : 0] b_reg0;
wire signed [dout_WIDTH - 1 : 0] tmp_product;
reg signed [dout_WIDTH - 1 : 0] buff0;

assign dout = buff0;
assign tmp_product = a_reg0 * b_reg0;
always @ (posedge clk) begin
    if (ce) begin
        a_reg0 <= din0;
        b_reg0 <= din1;
        buff0 <= tmp_product;
    end
end
endmodule
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1ns/1ps

module GEMM_PERMUTE_regslice_both
#(parameter 
    DataWidth=32
)(
    input ap_clk ,
    input ap_rst,

    input [DataWidth-1:0] data_in , 
    input vld_in , 
    output ack_in ,
    output [DataWidth-1:0] data_out, 
    output vld_out,
    input ack_out,
    output apdone_blk
);
 

reg   [1:0] B_V_data_1_state;
wire   [DataWidth-1:0] B_V_data_1_data_in;
reg   [DataWidth-1:0] B_V_data_1_data_out;
wire    B_V_data_1_vld_reg;
wire    B_V_data_1_vld_in;
wire    B_V_data_1_vld_out;
reg   [DataWidth-1:0] B_V_data_1_payload_A;
reg   [DataWidth-1:0] B_V_data_1_payload_B;
reg    B_V_data_1_sel_rd;
reg    B_V_data_1_sel_wr;
wire    B_V_data_1_sel;
wire    B_V_data_1_load_A;
wire    B_V_data_1_load_B;
wire    B_V_data_1_state_cmp_full;
wire    B_V_data_1_ack_in;
wire    B_V_data_1_ack_out;

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_out) & (1'b1 == B_V_data_1_ack_out))) begin
            B_V_data_1_sel_rd <= ~B_V_data_1_sel_rd;
        end else begin
            B_V_data_1_sel_rd <= B_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_in))) begin
            B_V_data_1_sel_wr <= ~B_V_data_1_sel_wr;
        end else begin
            B_V_data_1_sel_wr <= B_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_state <= 2'd0;
    end else begin
        if ((((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) | ((2'd2 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd2;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out)) | ((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd1;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b1 == B_V_data_1_ack_out)) | (~((1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)) & ~((1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) & (2'd3 == B_V_data_1_state)) | ((2'd2 == B_V_data_1_state) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd3;
        end else begin
            B_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_A)) begin
        B_V_data_1_payload_A <= B_V_data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_B)) begin
        B_V_data_1_payload_B <= B_V_data_1_data_in;
    end
end

always @ (*) begin
    if ((1'b1 == B_V_data_1_sel)) begin
        B_V_data_1_data_out = B_V_data_1_payload_B;
    end else begin
        B_V_data_1_data_out = B_V_data_1_payload_A;
    end
end

assign B_V_data_1_ack_in = B_V_data_1_state[1'd1];
assign B_V_data_1_load_A = (~B_V_data_1_sel_wr & B_V_data_1_state_cmp_full);
assign B_V_data_1_load_B = (B_V_data_1_state_cmp_full & B_V_data_1_sel_wr);
assign B_V_data_1_sel = B_V_data_1_sel_rd;
assign B_V_data_1_state_cmp_full = ((B_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);
assign B_V_data_1_vld_out = B_V_data_1_state[1'd0];

assign ack_in = B_V_data_1_ack_in;
assign B_V_data_1_data_in = data_in;
assign B_V_data_1_vld_in = vld_in;

assign vld_out = B_V_data_1_vld_out;
assign data_out = B_V_data_1_data_out;
assign B_V_data_1_ack_out = ack_out;

assign apdone_blk = ((B_V_data_1_state == 2'd3 && ack_out == 1'b0) | (B_V_data_1_state == 2'd1));

endmodule // both

module GEMM_PERMUTE_regslice_both_w1
#(parameter 
    DataWidth=1
)(
    input ap_clk ,
    input ap_rst,

    input data_in , 
    input vld_in , 
    output ack_in ,
    output data_out, 
    output vld_out,
    input ack_out,
    output apdone_blk
);

reg     [1:0] B_V_data_1_state;
wire    B_V_data_1_data_in;
reg     B_V_data_1_data_out;
wire    B_V_data_1_vld_reg;
wire    B_V_data_1_vld_in;
wire    B_V_data_1_vld_out;
reg     B_V_data_1_payload_A;
reg     B_V_data_1_payload_B;
reg     B_V_data_1_sel_rd;
reg     B_V_data_1_sel_wr;
wire    B_V_data_1_sel;
wire    B_V_data_1_load_A;
wire    B_V_data_1_load_B;
wire    B_V_data_1_state_cmp_full;
wire    B_V_data_1_ack_in;
wire    B_V_data_1_ack_out;

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_out) & (1'b1 == B_V_data_1_ack_out))) begin
            B_V_data_1_sel_rd <= ~B_V_data_1_sel_rd;
        end else begin
            B_V_data_1_sel_rd <= B_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_in))) begin
            B_V_data_1_sel_wr <= ~B_V_data_1_sel_wr;
        end else begin
            B_V_data_1_sel_wr <= B_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_state <= 2'd0;
    end else begin
        if ((((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) | ((2'd2 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd2;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out)) | ((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd1;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b1 == B_V_data_1_ack_out)) | (~((1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)) & ~((1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) & (2'd3 == B_V_data_1_state)) | ((2'd2 == B_V_data_1_state) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd3;
        end else begin
            B_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_A)) begin
        B_V_data_1_payload_A <= B_V_data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_B)) begin
        B_V_data_1_payload_B <= B_V_data_1_data_in;
    end
end

always @ (*) begin
    if ((1'b1 == B_V_data_1_sel)) begin
        B_V_data_1_data_out = B_V_data_1_payload_B;
    end else begin
        B_V_data_1_data_out = B_V_data_1_payload_A;
    end
end

assign B_V_data_1_ack_in = B_V_data_1_state[1'd1];
assign B_V_data_1_load_A = (~B_V_data_1_sel_wr & B_V_data_1_state_cmp_full);
assign B_V_data_1_load_B = (B_V_data_1_state_cmp_full & B_V_data_1_sel_wr);
assign B_V_data_1_sel = B_V_data_1_sel_rd;
assign B_V_data_1_state_cmp_full = ((B_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);
assign B_V_data_1_vld_out = B_V_data_1_state[1'd0];

assign ack_in = B_V_data_1_ack_in;
assign B_V_data_1_data_in = data_in;
assign B_V_data_1_vld_in = vld_in;

assign vld_out = B_V_data_1_vld_out;
assign data_out = B_V_data_1_data_out;
assign B_V_data_1_ack_out = ack_out;

assign apdone_blk = ((B_V_data_1_state == 2'd3 && ack_out == 1'b0) | (B_V_data_1_state == 2'd1));

endmodule // both


// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_stage1_accumulation (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        run_cls_dout,
        run_cls_num_data_valid,
        run_cls_fifo_cap,
        run_cls_empty_n,
        run_cls_read,
        gemm_stream_dout,
        gemm_stream_num_data_valid,
        gemm_stream_fifo_cap,
        gemm_stream_empty_n,
        gemm_stream_read,
        s_stream_TDATA,
        s_stream_TVALID,
        s_stream_TREADY,
        s1_stream_TDATA,
        s1_stream_TVALID,
        s1_stream_TREADY,
        s2_stream_TDATA,
        s2_stream_TVALID,
        s2_stream_TREADY,
        o1_stream_din,
        o1_stream_num_data_valid,
        o1_stream_fifo_cap,
        o1_stream_full_n,
        o1_stream_write,
        o2_stream_din,
        o2_stream_num_data_valid,
        o2_stream_fifo_cap,
        o2_stream_full_n,
        o2_stream_write,
        run_cls_c_din,
        run_cls_c_num_data_valid,
        run_cls_c_fifo_cap,
        run_cls_c_full_n,
        run_cls_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] run_cls_dout;
input  [1:0] run_cls_num_data_valid;
input  [1:0] run_cls_fifo_cap;
input   run_cls_empty_n;
output   run_cls_read;
input  [1023:0] gemm_stream_dout;
input  [1:0] gemm_stream_num_data_valid;
input  [1:0] gemm_stream_fifo_cap;
input   gemm_stream_empty_n;
output   gemm_stream_read;
input  [31:0] s_stream_TDATA;
input   s_stream_TVALID;
output   s_stream_TREADY;
input  [23:0] s1_stream_TDATA;
input   s1_stream_TVALID;
output   s1_stream_TREADY;
input  [23:0] s2_stream_TDATA;
input   s2_stream_TVALID;
output   s2_stream_TREADY;
output  [927:0] o1_stream_din;
input  [1:0] o1_stream_num_data_valid;
input  [1:0] o1_stream_fifo_cap;
input   o1_stream_full_n;
output   o1_stream_write;
output  [927:0] o2_stream_din;
input  [1:0] o2_stream_num_data_valid;
input  [1:0] o2_stream_fifo_cap;
input   o2_stream_full_n;
output   o2_stream_write;
output  [0:0] run_cls_c_din;
input  [1:0] run_cls_c_num_data_valid;
input  [1:0] run_cls_c_fifo_cap;
input   run_cls_c_full_n;
output   run_cls_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg run_cls_read;
reg gemm_stream_read;
reg s_stream_TREADY;
reg s1_stream_TREADY;
reg s2_stream_TREADY;
reg o1_stream_write;
reg o2_stream_write;
reg run_cls_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    run_cls_blk_n;
reg    run_cls_c_blk_n;
reg   [0:0] run_cls_read_reg_92;
wire   [21:0] select_ln91_fu_84_p3;
reg   [21:0] select_ln91_reg_97;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_ap_start;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_ap_done;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_ap_idle;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_ap_ready;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_gemm_stream_read;
wire   [927:0] grp_stage1_accumulation_Pipeline_1_fu_66_o1_stream_din;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_o1_stream_write;
wire   [927:0] grp_stage1_accumulation_Pipeline_1_fu_66_o2_stream_din;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_o2_stream_write;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_s_stream_TREADY;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_s1_stream_TREADY;
wire    grp_stage1_accumulation_Pipeline_1_fu_66_s2_stream_TREADY;
reg    grp_stage1_accumulation_Pipeline_1_fu_66_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 3'd1;
//#0 grp_stage1_accumulation_Pipeline_1_fu_66_ap_start_reg = 1'b0;
end

GEMM_PERMUTE_stage1_accumulation_Pipeline_1 grp_stage1_accumulation_Pipeline_1_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_stage1_accumulation_Pipeline_1_fu_66_ap_start),
    .ap_done(grp_stage1_accumulation_Pipeline_1_fu_66_ap_done),
    .ap_idle(grp_stage1_accumulation_Pipeline_1_fu_66_ap_idle),
    .ap_ready(grp_stage1_accumulation_Pipeline_1_fu_66_ap_ready),
    .s_stream_TVALID(s_stream_TVALID),
    .s1_stream_TVALID(s1_stream_TVALID),
    .s2_stream_TVALID(s2_stream_TVALID),
    .gemm_stream_dout(gemm_stream_dout),
    .gemm_stream_num_data_valid(2'd0),
    .gemm_stream_fifo_cap(2'd0),
    .gemm_stream_empty_n(gemm_stream_empty_n),
    .gemm_stream_read(grp_stage1_accumulation_Pipeline_1_fu_66_gemm_stream_read),
    .o1_stream_din(grp_stage1_accumulation_Pipeline_1_fu_66_o1_stream_din),
    .o1_stream_num_data_valid(2'd0),
    .o1_stream_fifo_cap(2'd0),
    .o1_stream_full_n(o1_stream_full_n),
    .o1_stream_write(grp_stage1_accumulation_Pipeline_1_fu_66_o1_stream_write),
    .o2_stream_din(grp_stage1_accumulation_Pipeline_1_fu_66_o2_stream_din),
    .o2_stream_num_data_valid(2'd0),
    .o2_stream_fifo_cap(2'd0),
    .o2_stream_full_n(o2_stream_full_n),
    .o2_stream_write(grp_stage1_accumulation_Pipeline_1_fu_66_o2_stream_write),
    .select_ln91(select_ln91_reg_97),
    .s_stream_TDATA(s_stream_TDATA),
    .s_stream_TREADY(grp_stage1_accumulation_Pipeline_1_fu_66_s_stream_TREADY),
    .s1_stream_TDATA(s1_stream_TDATA),
    .s1_stream_TREADY(grp_stage1_accumulation_Pipeline_1_fu_66_s1_stream_TREADY),
    .s2_stream_TDATA(s2_stream_TDATA),
    .s2_stream_TREADY(grp_stage1_accumulation_Pipeline_1_fu_66_s2_stream_TREADY),
    .run_cls_load(run_cls_read_reg_92)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_stage1_accumulation_Pipeline_1_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_stage1_accumulation_Pipeline_1_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_stage1_accumulation_Pipeline_1_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_stage1_accumulation_Pipeline_1_fu_66_ap_ready == 1'b1)) begin
            grp_stage1_accumulation_Pipeline_1_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        run_cls_read_reg_92 <= run_cls_dout;
        select_ln91_reg_97[10 : 8] <= select_ln91_fu_84_p3[10 : 8];
select_ln91_reg_97[12] <= select_ln91_fu_84_p3[12];
select_ln91_reg_97[17 : 15] <= select_ln91_fu_84_p3[17 : 15];
select_ln91_reg_97[21] <= select_ln91_fu_84_p3[21];
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_stage1_accumulation_Pipeline_1_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_stage1_accumulation_Pipeline_1_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gemm_stream_read = grp_stage1_accumulation_Pipeline_1_fu_66_gemm_stream_read;
    end else begin
        gemm_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((grp_stage1_accumulation_Pipeline_1_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        o1_stream_write = grp_stage1_accumulation_Pipeline_1_fu_66_o1_stream_write;
    end else begin
        o1_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        o2_stream_write = grp_stage1_accumulation_Pipeline_1_fu_66_o2_stream_write;
    end else begin
        o2_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_blk_n = run_cls_empty_n;
    end else begin
        run_cls_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_c_blk_n = run_cls_c_full_n;
    end else begin
        run_cls_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_c_write = 1'b1;
    end else begin
        run_cls_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_read = 1'b1;
    end else begin
        run_cls_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s1_stream_TREADY = grp_stage1_accumulation_Pipeline_1_fu_66_s1_stream_TREADY;
    end else begin
        s1_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s2_stream_TREADY = grp_stage1_accumulation_Pipeline_1_fu_66_s2_stream_TREADY;
    end else begin
        s2_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_stream_TREADY = grp_stage1_accumulation_Pipeline_1_fu_66_s_stream_TREADY;
    end else begin
        s_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_stage1_accumulation_Pipeline_1_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (run_cls_c_full_n == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign grp_stage1_accumulation_Pipeline_1_fu_66_ap_start = grp_stage1_accumulation_Pipeline_1_fu_66_ap_start_reg;

assign o1_stream_din = grp_stage1_accumulation_Pipeline_1_fu_66_o1_stream_din;

assign o2_stream_din = grp_stage1_accumulation_Pipeline_1_fu_66_o2_stream_din;

assign run_cls_c_din = run_cls_dout;

assign select_ln91_fu_84_p3 = ((run_cls_dout[0:0] == 1'b1) ? 22'd2127104 : 22'd254464);

assign start_out = real_start;

always @ (posedge ap_clk) begin
    select_ln91_reg_97[7:0] <= 8'b00000000;
    select_ln91_reg_97[11:11] <= 1'b0;
    select_ln91_reg_97[14:13] <= 2'b11;
    select_ln91_reg_97[20:18] <= 3'b000;
end

endmodule //GEMM_PERMUTE_stage1_accumulation
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_stage1_accumulation_Pipeline_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_stream_TVALID,
        s1_stream_TVALID,
        s2_stream_TVALID,
        gemm_stream_dout,
        gemm_stream_num_data_valid,
        gemm_stream_fifo_cap,
        gemm_stream_empty_n,
        gemm_stream_read,
        o1_stream_din,
        o1_stream_num_data_valid,
        o1_stream_fifo_cap,
        o1_stream_full_n,
        o1_stream_write,
        o2_stream_din,
        o2_stream_num_data_valid,
        o2_stream_fifo_cap,
        o2_stream_full_n,
        o2_stream_write,
        select_ln91,
        s_stream_TDATA,
        s_stream_TREADY,
        s1_stream_TDATA,
        s1_stream_TREADY,
        s2_stream_TDATA,
        s2_stream_TREADY,
        run_cls_load
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   s_stream_TVALID;
input   s1_stream_TVALID;
input   s2_stream_TVALID;
input  [1023:0] gemm_stream_dout;
input  [1:0] gemm_stream_num_data_valid;
input  [1:0] gemm_stream_fifo_cap;
input   gemm_stream_empty_n;
output   gemm_stream_read;
output  [927:0] o1_stream_din;
input  [1:0] o1_stream_num_data_valid;
input  [1:0] o1_stream_fifo_cap;
input   o1_stream_full_n;
output   o1_stream_write;
output  [927:0] o2_stream_din;
input  [1:0] o2_stream_num_data_valid;
input  [1:0] o2_stream_fifo_cap;
input   o2_stream_full_n;
output   o2_stream_write;
input  [21:0] select_ln91;
input  [31:0] s_stream_TDATA;
output   s_stream_TREADY;
input  [23:0] s1_stream_TDATA;
output   s1_stream_TREADY;
input  [23:0] s2_stream_TDATA;
output   s2_stream_TREADY;
input  [0:0] run_cls_load;

reg ap_idle;
reg gemm_stream_read;
reg o1_stream_write;
reg o2_stream_write;
reg s_stream_TREADY;
reg s1_stream_TREADY;
reg s2_stream_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln93_fu_687_p2;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln93_reg_5888;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln93_reg_5888_pp0_iter3_reg;
reg   [0:0] icmp_ln146_reg_7628;
reg    ap_predicate_op864_write_state5;
reg    ap_predicate_op866_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gemm_stream_blk_n;
reg    s_stream_TDATA_blk_n;
reg    s1_stream_TDATA_blk_n;
reg    s2_stream_TDATA_blk_n;
reg    o1_stream_blk_n;
reg    o2_stream_blk_n;
reg   [0:0] icmp_ln93_reg_5888_pp0_iter1_reg;
reg   [0:0] icmp_ln93_reg_5888_pp0_iter2_reg;
wire   [3:0] trunc_ln145_32_fu_699_p1;
reg   [3:0] trunc_ln145_32_reg_5892;
reg   [3:0] trunc_ln145_32_reg_5892_pp0_iter1_reg;
reg   [3:0] trunc_ln145_64_reg_5897;
reg   [3:0] trunc_ln145_64_reg_5897_pp0_iter1_reg;
reg   [3:0] trunc_ln145_65_reg_5902;
reg   [3:0] trunc_ln145_65_reg_5902_pp0_iter1_reg;
reg   [3:0] trunc_ln145_66_reg_5907;
reg   [3:0] trunc_ln145_66_reg_5907_pp0_iter1_reg;
reg   [3:0] trunc_ln145_67_reg_5912;
reg   [3:0] trunc_ln145_67_reg_5912_pp0_iter1_reg;
reg   [3:0] trunc_ln145_68_reg_5917;
reg   [3:0] trunc_ln145_68_reg_5917_pp0_iter1_reg;
reg   [3:0] trunc_ln145_69_reg_5922;
reg   [3:0] trunc_ln145_69_reg_5922_pp0_iter1_reg;
reg   [3:0] trunc_ln145_70_reg_5927;
reg   [3:0] trunc_ln145_70_reg_5927_pp0_iter1_reg;
wire   [2:0] s1_val_V_fu_773_p1;
reg   [2:0] s1_val_V_reg_5932;
reg   [2:0] s1_val_V_reg_5932_pp0_iter1_reg;
reg   [2:0] s1_val_V_reg_5932_pp0_iter2_reg;
reg   [2:0] s1_val_V_6_reg_5937;
reg   [2:0] s1_val_V_6_reg_5937_pp0_iter1_reg;
reg   [2:0] s1_val_V_6_reg_5937_pp0_iter2_reg;
reg   [2:0] s1_val_V_7_reg_5942;
reg   [2:0] s1_val_V_7_reg_5942_pp0_iter1_reg;
reg   [2:0] s1_val_V_7_reg_5942_pp0_iter2_reg;
reg   [2:0] s1_val_V_1_reg_5947;
reg   [2:0] s1_val_V_1_reg_5947_pp0_iter1_reg;
reg   [2:0] s1_val_V_1_reg_5947_pp0_iter2_reg;
reg   [2:0] s1_val_V_2_reg_5952;
reg   [2:0] s1_val_V_2_reg_5952_pp0_iter1_reg;
reg   [2:0] s1_val_V_2_reg_5952_pp0_iter2_reg;
reg   [2:0] s1_val_V_3_reg_5957;
reg   [2:0] s1_val_V_3_reg_5957_pp0_iter1_reg;
reg   [2:0] s1_val_V_3_reg_5957_pp0_iter2_reg;
reg   [2:0] s1_val_V_4_reg_5962;
reg   [2:0] s1_val_V_4_reg_5962_pp0_iter1_reg;
reg   [2:0] s1_val_V_4_reg_5962_pp0_iter2_reg;
reg   [2:0] s1_val_V_5_reg_5967;
reg   [2:0] s1_val_V_5_reg_5967_pp0_iter1_reg;
reg   [2:0] s1_val_V_5_reg_5967_pp0_iter2_reg;
wire   [2:0] s2_val_V_fu_847_p1;
reg   [2:0] s2_val_V_reg_5972;
reg   [2:0] s2_val_V_reg_5972_pp0_iter1_reg;
reg   [2:0] s2_val_V_reg_5972_pp0_iter2_reg;
reg   [2:0] s2_val_V_6_reg_5977;
reg   [2:0] s2_val_V_6_reg_5977_pp0_iter1_reg;
reg   [2:0] s2_val_V_6_reg_5977_pp0_iter2_reg;
reg   [2:0] s2_val_V_7_reg_5982;
reg   [2:0] s2_val_V_7_reg_5982_pp0_iter1_reg;
reg   [2:0] s2_val_V_7_reg_5982_pp0_iter2_reg;
reg   [2:0] s2_val_V_1_reg_5987;
reg   [2:0] s2_val_V_1_reg_5987_pp0_iter1_reg;
reg   [2:0] s2_val_V_1_reg_5987_pp0_iter2_reg;
reg   [2:0] s2_val_V_2_reg_5992;
reg   [2:0] s2_val_V_2_reg_5992_pp0_iter1_reg;
reg   [2:0] s2_val_V_2_reg_5992_pp0_iter2_reg;
reg   [2:0] s2_val_V_3_reg_5997;
reg   [2:0] s2_val_V_3_reg_5997_pp0_iter1_reg;
reg   [2:0] s2_val_V_3_reg_5997_pp0_iter2_reg;
reg   [2:0] s2_val_V_4_reg_6002;
reg   [2:0] s2_val_V_4_reg_6002_pp0_iter1_reg;
reg   [2:0] s2_val_V_4_reg_6002_pp0_iter2_reg;
reg   [2:0] s2_val_V_5_reg_6007;
reg   [2:0] s2_val_V_5_reg_6007_pp0_iter1_reg;
reg   [2:0] s2_val_V_5_reg_6007_pp0_iter2_reg;
wire   [0:0] icmp_ln143_fu_921_p2;
reg   [0:0] icmp_ln143_reg_6012;
reg   [0:0] icmp_ln143_reg_6012_pp0_iter1_reg;
reg   [0:0] icmp_ln143_reg_6012_pp0_iter2_reg;
wire   [15:0] trunc_ln145_fu_932_p1;
reg   [15:0] trunc_ln145_reg_6017;
reg   [15:0] trunc_ln145_s_reg_6022;
reg   [15:0] trunc_ln145_63_reg_6027;
reg   [15:0] tmp_s_reg_6032;
reg   [15:0] trunc_ln126_1_reg_6037;
reg   [15:0] trunc_ln126_2_reg_6042;
reg   [15:0] trunc_ln126_3_reg_6047;
reg   [15:0] trunc_ln126_4_reg_6052;
reg   [15:0] trunc_ln126_5_reg_6057;
reg   [15:0] trunc_ln126_6_reg_6062;
reg   [15:0] trunc_ln126_7_reg_6067;
reg   [15:0] trunc_ln126_8_reg_6072;
reg   [15:0] trunc_ln126_9_reg_6077;
reg   [15:0] trunc_ln126_s_reg_6082;
reg   [15:0] trunc_ln126_10_reg_6087;
reg   [15:0] trunc_ln126_11_reg_6092;
reg   [15:0] trunc_ln126_12_reg_6097;
reg   [15:0] trunc_ln126_13_reg_6102;
reg   [15:0] trunc_ln126_14_reg_6107;
reg   [15:0] trunc_ln126_15_reg_6112;
reg   [15:0] trunc_ln126_16_reg_6117;
reg   [15:0] trunc_ln126_17_reg_6122;
reg   [15:0] trunc_ln126_18_reg_6127;
reg   [15:0] trunc_ln126_19_reg_6132;
reg   [15:0] trunc_ln126_20_reg_6137;
reg   [15:0] trunc_ln126_21_reg_6142;
reg   [15:0] trunc_ln126_22_reg_6147;
reg   [15:0] trunc_ln126_23_reg_6152;
reg   [15:0] trunc_ln126_24_reg_6157;
reg   [15:0] trunc_ln126_25_reg_6162;
reg   [15:0] trunc_ln126_26_reg_6167;
reg   [15:0] trunc_ln126_27_reg_6172;
reg   [15:0] trunc_ln126_28_reg_6177;
reg   [15:0] trunc_ln126_29_reg_6182;
reg   [15:0] trunc_ln126_30_reg_6187;
reg   [15:0] trunc_ln126_31_reg_6192;
reg   [15:0] trunc_ln126_32_reg_6197;
reg   [15:0] trunc_ln126_33_reg_6202;
reg   [15:0] trunc_ln126_34_reg_6207;
reg   [15:0] trunc_ln126_35_reg_6212;
reg   [15:0] trunc_ln126_36_reg_6217;
reg   [15:0] trunc_ln126_37_reg_6222;
reg   [15:0] trunc_ln126_38_reg_6227;
reg   [15:0] trunc_ln126_39_reg_6232;
reg   [15:0] trunc_ln126_40_reg_6237;
reg   [15:0] trunc_ln126_41_reg_6242;
reg   [15:0] trunc_ln126_42_reg_6247;
reg   [15:0] trunc_ln126_43_reg_6252;
reg   [15:0] trunc_ln126_44_reg_6257;
reg   [15:0] trunc_ln126_45_reg_6262;
reg   [15:0] trunc_ln126_46_reg_6267;
reg   [15:0] trunc_ln126_47_reg_6272;
reg   [15:0] trunc_ln126_48_reg_6277;
reg   [15:0] trunc_ln126_49_reg_6282;
reg   [15:0] trunc_ln126_50_reg_6287;
reg   [15:0] trunc_ln126_51_reg_6292;
reg   [15:0] trunc_ln126_52_reg_6297;
reg   [15:0] trunc_ln126_53_reg_6302;
reg   [15:0] trunc_ln126_54_reg_6307;
reg   [15:0] trunc_ln126_55_reg_6312;
reg   [15:0] trunc_ln126_56_reg_6317;
reg   [15:0] trunc_ln126_57_reg_6322;
reg   [15:0] trunc_ln126_58_reg_6327;
reg   [15:0] trunc_ln126_59_reg_6332;
wire   [0:0] icmp_ln97_fu_1569_p2;
reg   [0:0] icmp_ln97_reg_6337;
wire   [30:0] shl_ln976_fu_1581_p2;
reg   [30:0] shl_ln976_reg_6342;
wire   [30:0] shl_ln976_8_fu_1590_p2;
reg   [30:0] shl_ln976_8_reg_6347;
wire   [30:0] shl_ln976_11_fu_1599_p2;
reg   [30:0] shl_ln976_11_reg_6352;
wire   [30:0] shl_ln976_14_fu_1608_p2;
reg   [30:0] shl_ln976_14_reg_6357;
wire   [30:0] shl_ln976_17_fu_1617_p2;
reg   [30:0] shl_ln976_17_reg_6362;
wire   [30:0] shl_ln976_20_fu_1626_p2;
reg   [30:0] shl_ln976_20_reg_6367;
wire   [30:0] shl_ln976_23_fu_1635_p2;
reg   [30:0] shl_ln976_23_reg_6372;
wire   [30:0] shl_ln976_26_fu_1644_p2;
reg   [30:0] shl_ln976_26_reg_6377;
wire   [30:0] shl_ln976_1_fu_1656_p2;
reg   [30:0] shl_ln976_1_reg_6382;
wire   [30:0] shl_ln976_31_fu_1665_p2;
reg   [30:0] shl_ln976_31_reg_6387;
wire   [30:0] shl_ln976_34_fu_1674_p2;
reg   [30:0] shl_ln976_34_reg_6392;
wire   [30:0] shl_ln976_37_fu_1683_p2;
reg   [30:0] shl_ln976_37_reg_6397;
wire   [30:0] shl_ln976_40_fu_1692_p2;
reg   [30:0] shl_ln976_40_reg_6402;
wire   [30:0] shl_ln976_43_fu_1701_p2;
reg   [30:0] shl_ln976_43_reg_6407;
wire   [30:0] shl_ln976_46_fu_1710_p2;
reg   [30:0] shl_ln976_46_reg_6412;
wire   [30:0] shl_ln976_49_fu_1719_p2;
reg   [30:0] shl_ln976_49_reg_6417;
wire   [30:0] shl_ln976_2_fu_1731_p2;
reg   [30:0] shl_ln976_2_reg_6422;
wire   [30:0] shl_ln976_54_fu_1740_p2;
reg   [30:0] shl_ln976_54_reg_6427;
wire   [30:0] shl_ln976_57_fu_1749_p2;
reg   [30:0] shl_ln976_57_reg_6432;
wire   [30:0] shl_ln976_60_fu_1758_p2;
reg   [30:0] shl_ln976_60_reg_6437;
wire   [30:0] shl_ln976_63_fu_1767_p2;
reg   [30:0] shl_ln976_63_reg_6442;
wire   [30:0] shl_ln976_66_fu_1776_p2;
reg   [30:0] shl_ln976_66_reg_6447;
wire   [30:0] shl_ln976_69_fu_1785_p2;
reg   [30:0] shl_ln976_69_reg_6452;
wire   [30:0] shl_ln976_72_fu_1794_p2;
reg   [30:0] shl_ln976_72_reg_6457;
wire   [30:0] shl_ln976_75_fu_1806_p2;
reg   [30:0] shl_ln976_75_reg_6462;
wire   [30:0] shl_ln976_78_fu_1815_p2;
reg   [30:0] shl_ln976_78_reg_6467;
wire   [30:0] shl_ln976_81_fu_1824_p2;
reg   [30:0] shl_ln976_81_reg_6472;
wire   [30:0] shl_ln976_84_fu_1833_p2;
reg   [30:0] shl_ln976_84_reg_6477;
wire   [30:0] shl_ln976_87_fu_1842_p2;
reg   [30:0] shl_ln976_87_reg_6482;
wire   [30:0] shl_ln976_90_fu_1851_p2;
reg   [30:0] shl_ln976_90_reg_6487;
wire   [30:0] shl_ln976_93_fu_1860_p2;
reg   [30:0] shl_ln976_93_reg_6492;
wire   [30:0] shl_ln976_96_fu_1869_p2;
reg   [30:0] shl_ln976_96_reg_6497;
wire   [30:0] shl_ln976_4_fu_1881_p2;
reg   [30:0] shl_ln976_4_reg_6502;
wire   [30:0] shl_ln976_101_fu_1890_p2;
reg   [30:0] shl_ln976_101_reg_6507;
wire   [30:0] shl_ln976_104_fu_1899_p2;
reg   [30:0] shl_ln976_104_reg_6512;
wire   [30:0] shl_ln976_107_fu_1908_p2;
reg   [30:0] shl_ln976_107_reg_6517;
wire   [30:0] shl_ln976_110_fu_1917_p2;
reg   [30:0] shl_ln976_110_reg_6522;
wire   [30:0] shl_ln976_113_fu_1926_p2;
reg   [30:0] shl_ln976_113_reg_6527;
wire   [30:0] shl_ln976_116_fu_1935_p2;
reg   [30:0] shl_ln976_116_reg_6532;
wire   [30:0] shl_ln976_119_fu_1944_p2;
reg   [30:0] shl_ln976_119_reg_6537;
wire   [30:0] shl_ln976_5_fu_1956_p2;
reg   [30:0] shl_ln976_5_reg_6542;
wire   [30:0] shl_ln976_124_fu_1965_p2;
reg   [30:0] shl_ln976_124_reg_6547;
wire   [30:0] shl_ln976_127_fu_1974_p2;
reg   [30:0] shl_ln976_127_reg_6552;
wire   [30:0] shl_ln976_130_fu_1983_p2;
reg   [30:0] shl_ln976_130_reg_6557;
wire   [30:0] shl_ln976_133_fu_1992_p2;
reg   [30:0] shl_ln976_133_reg_6562;
wire   [30:0] shl_ln976_136_fu_2001_p2;
reg   [30:0] shl_ln976_136_reg_6567;
wire   [30:0] shl_ln976_139_fu_2010_p2;
reg   [30:0] shl_ln976_139_reg_6572;
wire   [30:0] shl_ln976_142_fu_2019_p2;
reg   [30:0] shl_ln976_142_reg_6577;
wire   [30:0] shl_ln976_145_fu_2031_p2;
reg   [30:0] shl_ln976_145_reg_6582;
wire   [30:0] shl_ln976_148_fu_2040_p2;
reg   [30:0] shl_ln976_148_reg_6587;
wire   [30:0] shl_ln976_151_fu_2049_p2;
reg   [30:0] shl_ln976_151_reg_6592;
wire   [30:0] shl_ln976_154_fu_2058_p2;
reg   [30:0] shl_ln976_154_reg_6597;
wire   [30:0] shl_ln976_157_fu_2067_p2;
reg   [30:0] shl_ln976_157_reg_6602;
wire   [30:0] shl_ln976_160_fu_2076_p2;
reg   [30:0] shl_ln976_160_reg_6607;
wire   [30:0] shl_ln976_163_fu_2085_p2;
reg   [30:0] shl_ln976_163_reg_6612;
wire   [30:0] shl_ln976_166_fu_2094_p2;
reg   [30:0] shl_ln976_166_reg_6617;
wire   [30:0] shl_ln976_7_fu_2106_p2;
reg   [30:0] shl_ln976_7_reg_6622;
wire   [30:0] shl_ln976_171_fu_2115_p2;
reg   [30:0] shl_ln976_171_reg_6627;
wire   [30:0] shl_ln976_174_fu_2124_p2;
reg   [30:0] shl_ln976_174_reg_6632;
wire   [30:0] shl_ln976_177_fu_2133_p2;
reg   [30:0] shl_ln976_177_reg_6637;
wire   [30:0] shl_ln976_180_fu_2142_p2;
reg   [30:0] shl_ln976_180_reg_6642;
wire   [30:0] shl_ln976_183_fu_2151_p2;
reg   [30:0] shl_ln976_183_reg_6647;
wire   [30:0] shl_ln976_186_fu_2160_p2;
reg   [30:0] shl_ln976_186_reg_6652;
wire   [30:0] shl_ln976_189_fu_2169_p2;
reg   [30:0] shl_ln976_189_reg_6657;
wire   [31:0] add_ln146_fu_2175_p2;
reg   [31:0] add_ln146_reg_6662;
wire   [34:0] trunc_ln886_fu_2254_p1;
reg   [34:0] trunc_ln886_reg_6668;
wire   [34:0] trunc_ln886_1_fu_2258_p1;
reg   [34:0] trunc_ln886_1_reg_6673;
wire   [34:0] trunc_ln886_2_fu_2262_p1;
reg   [34:0] trunc_ln886_2_reg_6678;
wire   [34:0] trunc_ln886_3_fu_2281_p1;
reg   [34:0] trunc_ln886_3_reg_6683;
wire   [34:0] trunc_ln886_4_fu_2285_p1;
reg   [34:0] trunc_ln886_4_reg_6688;
reg   [34:0] tmp_1_reg_6693;
wire   [34:0] trunc_ln886_5_fu_2314_p1;
reg   [34:0] trunc_ln886_5_reg_6698;
wire   [34:0] trunc_ln886_6_fu_2318_p1;
reg   [34:0] trunc_ln886_6_reg_6703;
reg   [34:0] tmp_2_reg_6708;
wire   [34:0] trunc_ln886_7_fu_2347_p1;
reg   [34:0] trunc_ln886_7_reg_6713;
wire   [34:0] trunc_ln886_8_fu_2351_p1;
reg   [34:0] trunc_ln886_8_reg_6718;
reg   [34:0] tmp_3_reg_6723;
wire   [34:0] trunc_ln886_9_fu_2380_p1;
reg   [34:0] trunc_ln886_9_reg_6728;
wire   [34:0] trunc_ln886_10_fu_2384_p1;
reg   [34:0] trunc_ln886_10_reg_6733;
reg   [34:0] tmp_4_reg_6738;
wire   [34:0] trunc_ln886_11_fu_2413_p1;
reg   [34:0] trunc_ln886_11_reg_6743;
wire   [34:0] trunc_ln886_12_fu_2417_p1;
reg   [34:0] trunc_ln886_12_reg_6748;
reg   [34:0] tmp_5_reg_6753;
wire   [34:0] trunc_ln886_13_fu_2446_p1;
reg   [34:0] trunc_ln886_13_reg_6758;
wire   [34:0] trunc_ln886_14_fu_2450_p1;
reg   [34:0] trunc_ln886_14_reg_6763;
reg   [34:0] tmp_6_reg_6768;
wire   [34:0] trunc_ln886_15_fu_2479_p1;
reg   [34:0] trunc_ln886_15_reg_6773;
wire   [34:0] trunc_ln886_16_fu_2483_p1;
reg   [34:0] trunc_ln886_16_reg_6778;
reg   [34:0] tmp_7_reg_6783;
wire   [34:0] trunc_ln886_17_fu_2512_p1;
reg   [34:0] trunc_ln886_17_reg_6788;
wire   [34:0] trunc_ln886_18_fu_2516_p1;
reg   [34:0] trunc_ln886_18_reg_6793;
reg   [34:0] tmp_371_s_reg_6798;
wire   [34:0] trunc_ln886_19_fu_2545_p1;
reg   [34:0] trunc_ln886_19_reg_6803;
wire   [34:0] trunc_ln886_20_fu_2549_p1;
reg   [34:0] trunc_ln886_20_reg_6808;
reg   [34:0] tmp_373_s_reg_6813;
wire   [34:0] trunc_ln886_21_fu_2578_p1;
reg   [34:0] trunc_ln886_21_reg_6818;
wire   [34:0] trunc_ln886_22_fu_2582_p1;
reg   [34:0] trunc_ln886_22_reg_6823;
reg   [34:0] tmp_375_s_reg_6828;
wire   [34:0] trunc_ln886_23_fu_2611_p1;
reg   [34:0] trunc_ln886_23_reg_6833;
wire   [34:0] trunc_ln886_24_fu_2615_p1;
reg   [34:0] trunc_ln886_24_reg_6838;
reg   [34:0] tmp_377_s_reg_6843;
wire   [34:0] trunc_ln886_25_fu_2644_p1;
reg   [34:0] trunc_ln886_25_reg_6848;
wire   [34:0] trunc_ln886_26_fu_2648_p1;
reg   [34:0] trunc_ln886_26_reg_6853;
reg   [34:0] tmp_379_s_reg_6858;
wire   [34:0] trunc_ln886_27_fu_2677_p1;
reg   [34:0] trunc_ln886_27_reg_6863;
wire   [34:0] trunc_ln886_28_fu_2681_p1;
reg   [34:0] trunc_ln886_28_reg_6868;
reg   [34:0] tmp_381_s_reg_6873;
wire   [34:0] trunc_ln886_29_fu_2710_p1;
reg   [34:0] trunc_ln886_29_reg_6878;
wire   [34:0] trunc_ln886_30_fu_2714_p1;
reg   [34:0] trunc_ln886_30_reg_6883;
reg   [34:0] tmp_383_s_reg_6888;
wire   [34:0] trunc_ln886_31_fu_2743_p1;
reg   [34:0] trunc_ln886_31_reg_6893;
wire   [34:0] trunc_ln886_32_fu_2747_p1;
reg   [34:0] trunc_ln886_32_reg_6898;
reg   [34:0] tmp_385_s_reg_6903;
wire   [34:0] trunc_ln886_33_fu_2776_p1;
reg   [34:0] trunc_ln886_33_reg_6908;
wire   [34:0] trunc_ln886_34_fu_2780_p1;
reg   [34:0] trunc_ln886_34_reg_6913;
reg   [34:0] tmp_371_1_reg_6918;
wire   [34:0] trunc_ln886_35_fu_2809_p1;
reg   [34:0] trunc_ln886_35_reg_6923;
wire   [34:0] trunc_ln886_36_fu_2813_p1;
reg   [34:0] trunc_ln886_36_reg_6928;
reg   [34:0] tmp_373_1_reg_6933;
wire   [34:0] trunc_ln886_37_fu_2842_p1;
reg   [34:0] trunc_ln886_37_reg_6938;
wire   [34:0] trunc_ln886_38_fu_2846_p1;
reg   [34:0] trunc_ln886_38_reg_6943;
reg   [34:0] tmp_375_1_reg_6948;
wire   [34:0] trunc_ln886_39_fu_2875_p1;
reg   [34:0] trunc_ln886_39_reg_6953;
wire   [34:0] trunc_ln886_40_fu_2879_p1;
reg   [34:0] trunc_ln886_40_reg_6958;
reg   [34:0] tmp_377_1_reg_6963;
wire   [34:0] trunc_ln886_41_fu_2908_p1;
reg   [34:0] trunc_ln886_41_reg_6968;
wire   [34:0] trunc_ln886_42_fu_2912_p1;
reg   [34:0] trunc_ln886_42_reg_6973;
reg   [34:0] tmp_379_1_reg_6978;
wire   [34:0] trunc_ln886_43_fu_2941_p1;
reg   [34:0] trunc_ln886_43_reg_6983;
wire   [34:0] trunc_ln886_44_fu_2945_p1;
reg   [34:0] trunc_ln886_44_reg_6988;
reg   [34:0] tmp_381_1_reg_6993;
wire   [34:0] trunc_ln886_45_fu_2974_p1;
reg   [34:0] trunc_ln886_45_reg_6998;
wire   [34:0] trunc_ln886_46_fu_2978_p1;
reg   [34:0] trunc_ln886_46_reg_7003;
reg   [34:0] tmp_383_1_reg_7008;
wire   [34:0] trunc_ln886_47_fu_3007_p1;
reg   [34:0] trunc_ln886_47_reg_7013;
wire   [34:0] trunc_ln886_48_fu_3011_p1;
reg   [34:0] trunc_ln886_48_reg_7018;
reg   [34:0] tmp_385_1_reg_7023;
wire   [34:0] trunc_ln886_49_fu_3040_p1;
reg   [34:0] trunc_ln886_49_reg_7028;
wire   [34:0] trunc_ln886_50_fu_3044_p1;
reg   [34:0] trunc_ln886_50_reg_7033;
reg   [34:0] tmp_371_2_reg_7038;
wire   [34:0] trunc_ln886_51_fu_3073_p1;
reg   [34:0] trunc_ln886_51_reg_7043;
wire   [34:0] trunc_ln886_52_fu_3077_p1;
reg   [34:0] trunc_ln886_52_reg_7048;
reg   [34:0] tmp_373_2_reg_7053;
wire   [34:0] trunc_ln886_53_fu_3106_p1;
reg   [34:0] trunc_ln886_53_reg_7058;
wire   [34:0] trunc_ln886_54_fu_3110_p1;
reg   [34:0] trunc_ln886_54_reg_7063;
reg   [34:0] tmp_375_2_reg_7068;
wire   [34:0] trunc_ln886_55_fu_3139_p1;
reg   [34:0] trunc_ln886_55_reg_7073;
wire   [34:0] trunc_ln886_56_fu_3143_p1;
reg   [34:0] trunc_ln886_56_reg_7078;
reg   [34:0] tmp_377_2_reg_7083;
wire   [34:0] trunc_ln886_57_fu_3172_p1;
reg   [34:0] trunc_ln886_57_reg_7088;
wire   [34:0] trunc_ln886_58_fu_3176_p1;
reg   [34:0] trunc_ln886_58_reg_7093;
reg   [34:0] tmp_379_2_reg_7098;
wire   [34:0] trunc_ln886_59_fu_3205_p1;
reg   [34:0] trunc_ln886_59_reg_7103;
wire   [34:0] trunc_ln886_60_fu_3209_p1;
reg   [34:0] trunc_ln886_60_reg_7108;
reg   [34:0] tmp_381_2_reg_7113;
wire   [34:0] trunc_ln886_61_fu_3238_p1;
reg   [34:0] trunc_ln886_61_reg_7118;
wire   [34:0] trunc_ln886_62_fu_3242_p1;
reg   [34:0] trunc_ln886_62_reg_7123;
reg   [34:0] tmp_383_2_reg_7128;
wire   [34:0] trunc_ln886_63_fu_3271_p1;
reg   [34:0] trunc_ln886_63_reg_7133;
wire   [34:0] trunc_ln886_64_fu_3275_p1;
reg   [34:0] trunc_ln886_64_reg_7138;
reg   [34:0] tmp_385_2_reg_7143;
wire   [34:0] trunc_ln886_65_fu_3304_p1;
reg   [34:0] trunc_ln886_65_reg_7148;
wire   [34:0] trunc_ln886_66_fu_3308_p1;
reg   [34:0] trunc_ln886_66_reg_7153;
reg   [34:0] tmp_371_3_reg_7158;
wire   [34:0] trunc_ln886_67_fu_3337_p1;
reg   [34:0] trunc_ln886_67_reg_7163;
wire   [34:0] trunc_ln886_68_fu_3341_p1;
reg   [34:0] trunc_ln886_68_reg_7168;
reg   [34:0] tmp_373_3_reg_7173;
wire   [34:0] trunc_ln886_69_fu_3370_p1;
reg   [34:0] trunc_ln886_69_reg_7178;
wire   [34:0] trunc_ln886_70_fu_3374_p1;
reg   [34:0] trunc_ln886_70_reg_7183;
reg   [34:0] tmp_375_3_reg_7188;
wire   [34:0] trunc_ln886_71_fu_3403_p1;
reg   [34:0] trunc_ln886_71_reg_7193;
wire   [34:0] trunc_ln886_72_fu_3407_p1;
reg   [34:0] trunc_ln886_72_reg_7198;
reg   [34:0] tmp_377_3_reg_7203;
wire   [34:0] trunc_ln886_73_fu_3436_p1;
reg   [34:0] trunc_ln886_73_reg_7208;
wire   [34:0] trunc_ln886_74_fu_3440_p1;
reg   [34:0] trunc_ln886_74_reg_7213;
reg   [34:0] tmp_379_3_reg_7218;
wire   [34:0] trunc_ln886_75_fu_3469_p1;
reg   [34:0] trunc_ln886_75_reg_7223;
wire   [34:0] trunc_ln886_76_fu_3473_p1;
reg   [34:0] trunc_ln886_76_reg_7228;
reg   [34:0] tmp_381_3_reg_7233;
wire   [34:0] trunc_ln886_77_fu_3502_p1;
reg   [34:0] trunc_ln886_77_reg_7238;
wire   [34:0] trunc_ln886_78_fu_3506_p1;
reg   [34:0] trunc_ln886_78_reg_7243;
reg   [34:0] tmp_383_3_reg_7248;
wire   [34:0] trunc_ln886_79_fu_3535_p1;
reg   [34:0] trunc_ln886_79_reg_7253;
wire   [34:0] trunc_ln886_80_fu_3539_p1;
reg   [34:0] trunc_ln886_80_reg_7258;
reg   [34:0] tmp_385_3_reg_7263;
wire   [34:0] trunc_ln886_81_fu_3568_p1;
reg   [34:0] trunc_ln886_81_reg_7268;
wire   [34:0] trunc_ln886_82_fu_3572_p1;
reg   [34:0] trunc_ln886_82_reg_7273;
reg   [34:0] tmp_371_4_reg_7278;
wire   [34:0] trunc_ln886_83_fu_3601_p1;
reg   [34:0] trunc_ln886_83_reg_7283;
wire   [34:0] trunc_ln886_84_fu_3605_p1;
reg   [34:0] trunc_ln886_84_reg_7288;
reg   [34:0] tmp_373_4_reg_7293;
wire   [34:0] trunc_ln886_85_fu_3634_p1;
reg   [34:0] trunc_ln886_85_reg_7298;
wire   [34:0] trunc_ln886_86_fu_3638_p1;
reg   [34:0] trunc_ln886_86_reg_7303;
reg   [34:0] tmp_375_4_reg_7308;
wire   [34:0] trunc_ln886_87_fu_3667_p1;
reg   [34:0] trunc_ln886_87_reg_7313;
wire   [34:0] trunc_ln886_88_fu_3671_p1;
reg   [34:0] trunc_ln886_88_reg_7318;
reg   [34:0] tmp_377_4_reg_7323;
wire   [34:0] trunc_ln886_89_fu_3700_p1;
reg   [34:0] trunc_ln886_89_reg_7328;
wire   [34:0] trunc_ln886_90_fu_3704_p1;
reg   [34:0] trunc_ln886_90_reg_7333;
reg   [34:0] tmp_379_4_reg_7338;
wire   [34:0] trunc_ln886_91_fu_3733_p1;
reg   [34:0] trunc_ln886_91_reg_7343;
wire   [34:0] trunc_ln886_92_fu_3737_p1;
reg   [34:0] trunc_ln886_92_reg_7348;
reg   [34:0] tmp_381_4_reg_7353;
wire   [34:0] trunc_ln886_93_fu_3766_p1;
reg   [34:0] trunc_ln886_93_reg_7358;
wire   [34:0] trunc_ln886_94_fu_3770_p1;
reg   [34:0] trunc_ln886_94_reg_7363;
reg   [34:0] tmp_383_4_reg_7368;
wire   [34:0] trunc_ln886_95_fu_3799_p1;
reg   [34:0] trunc_ln886_95_reg_7373;
wire   [34:0] trunc_ln886_96_fu_3803_p1;
reg   [34:0] trunc_ln886_96_reg_7378;
reg   [34:0] tmp_385_4_reg_7383;
wire   [34:0] trunc_ln886_97_fu_3832_p1;
reg   [34:0] trunc_ln886_97_reg_7388;
wire   [34:0] trunc_ln886_98_fu_3836_p1;
reg   [34:0] trunc_ln886_98_reg_7393;
reg   [34:0] tmp_371_5_reg_7398;
wire   [34:0] trunc_ln886_99_fu_3865_p1;
reg   [34:0] trunc_ln886_99_reg_7403;
wire   [34:0] trunc_ln886_100_fu_3869_p1;
reg   [34:0] trunc_ln886_100_reg_7408;
reg   [34:0] tmp_373_5_reg_7413;
wire   [34:0] trunc_ln886_101_fu_3898_p1;
reg   [34:0] trunc_ln886_101_reg_7418;
wire   [34:0] trunc_ln886_102_fu_3902_p1;
reg   [34:0] trunc_ln886_102_reg_7423;
reg   [34:0] tmp_375_5_reg_7428;
wire   [34:0] trunc_ln886_103_fu_3931_p1;
reg   [34:0] trunc_ln886_103_reg_7433;
wire   [34:0] trunc_ln886_104_fu_3935_p1;
reg   [34:0] trunc_ln886_104_reg_7438;
reg   [34:0] tmp_377_5_reg_7443;
wire   [34:0] trunc_ln886_105_fu_3964_p1;
reg   [34:0] trunc_ln886_105_reg_7448;
wire   [34:0] trunc_ln886_106_fu_3968_p1;
reg   [34:0] trunc_ln886_106_reg_7453;
reg   [34:0] tmp_379_5_reg_7458;
wire   [34:0] trunc_ln886_107_fu_3997_p1;
reg   [34:0] trunc_ln886_107_reg_7463;
wire   [34:0] trunc_ln886_108_fu_4001_p1;
reg   [34:0] trunc_ln886_108_reg_7468;
reg   [34:0] tmp_381_5_reg_7473;
wire   [34:0] trunc_ln886_109_fu_4030_p1;
reg   [34:0] trunc_ln886_109_reg_7478;
wire   [34:0] trunc_ln886_110_fu_4034_p1;
reg   [34:0] trunc_ln886_110_reg_7483;
reg   [34:0] tmp_383_5_reg_7488;
wire   [34:0] trunc_ln886_111_fu_4063_p1;
reg   [34:0] trunc_ln886_111_reg_7493;
wire   [34:0] trunc_ln886_112_fu_4067_p1;
reg   [34:0] trunc_ln886_112_reg_7498;
reg   [34:0] tmp_385_5_reg_7503;
wire   [34:0] trunc_ln886_113_fu_4096_p1;
reg   [34:0] trunc_ln886_113_reg_7508;
wire   [34:0] trunc_ln886_114_fu_4100_p1;
reg   [34:0] trunc_ln886_114_reg_7513;
reg   [34:0] tmp_371_6_reg_7518;
wire   [34:0] trunc_ln886_115_fu_4129_p1;
reg   [34:0] trunc_ln886_115_reg_7523;
wire   [34:0] trunc_ln886_116_fu_4133_p1;
reg   [34:0] trunc_ln886_116_reg_7528;
reg   [34:0] tmp_373_6_reg_7533;
wire   [34:0] trunc_ln886_117_fu_4162_p1;
reg   [34:0] trunc_ln886_117_reg_7538;
wire   [34:0] trunc_ln886_118_fu_4166_p1;
reg   [34:0] trunc_ln886_118_reg_7543;
reg   [34:0] tmp_375_6_reg_7548;
wire   [34:0] trunc_ln886_119_fu_4195_p1;
reg   [34:0] trunc_ln886_119_reg_7553;
wire   [34:0] trunc_ln886_120_fu_4199_p1;
reg   [34:0] trunc_ln886_120_reg_7558;
reg   [34:0] tmp_377_6_reg_7563;
wire   [34:0] trunc_ln886_121_fu_4228_p1;
reg   [34:0] trunc_ln886_121_reg_7568;
wire   [34:0] trunc_ln886_122_fu_4232_p1;
reg   [34:0] trunc_ln886_122_reg_7573;
reg   [34:0] tmp_379_6_reg_7578;
wire   [34:0] trunc_ln886_123_fu_4261_p1;
reg   [34:0] trunc_ln886_123_reg_7583;
wire   [34:0] trunc_ln886_124_fu_4265_p1;
reg   [34:0] trunc_ln886_124_reg_7588;
reg   [34:0] tmp_381_6_reg_7593;
wire   [34:0] trunc_ln886_125_fu_4294_p1;
reg   [34:0] trunc_ln886_125_reg_7598;
wire   [34:0] trunc_ln886_126_fu_4298_p1;
reg   [34:0] trunc_ln886_126_reg_7603;
reg   [34:0] tmp_383_6_reg_7608;
wire   [34:0] trunc_ln886_127_fu_4327_p1;
reg   [34:0] trunc_ln886_127_reg_7613;
wire   [34:0] trunc_ln886_128_fu_4331_p1;
reg   [34:0] trunc_ln886_128_reg_7618;
reg   [34:0] tmp_385_6_reg_7623;
wire   [0:0] icmp_ln146_fu_4357_p2;
reg   [21:0] cyc_fu_612;
wire   [21:0] cyc_2_fu_693_p2;
wire    ap_loop_init;
reg   [21:0] ap_sig_allocacmp_cyc_1;
reg   [31:0] sub_cyc_fu_616;
reg   [31:0] ap_sig_allocacmp_sub_cyc_load;
reg   [2239:0] psum_V_fu_620;
wire   [2239:0] psum_V_5_7_fu_4947_p65;
reg   [2239:0] ap_sig_allocacmp_psum_V_load;
wire  signed [30:0] sext_ln599_fu_1575_p1;
wire   [30:0] zext_ln976_fu_1578_p1;
wire  signed [30:0] sext_ln976_1_fu_1587_p1;
wire  signed [30:0] sext_ln976_3_fu_1596_p1;
wire  signed [30:0] sext_ln976_5_fu_1605_p1;
wire  signed [30:0] sext_ln976_7_fu_1614_p1;
wire  signed [30:0] sext_ln976_9_fu_1623_p1;
wire  signed [30:0] sext_ln976_11_fu_1632_p1;
wire  signed [30:0] sext_ln976_13_fu_1641_p1;
wire  signed [30:0] sext_ln599_1_fu_1650_p1;
wire   [30:0] zext_ln976_1_fu_1653_p1;
wire  signed [30:0] sext_ln976_16_fu_1662_p1;
wire  signed [30:0] sext_ln976_18_fu_1671_p1;
wire  signed [30:0] sext_ln976_20_fu_1680_p1;
wire  signed [30:0] sext_ln976_22_fu_1689_p1;
wire  signed [30:0] sext_ln976_24_fu_1698_p1;
wire  signed [30:0] sext_ln976_26_fu_1707_p1;
wire  signed [30:0] sext_ln976_28_fu_1716_p1;
wire  signed [30:0] sext_ln599_2_fu_1725_p1;
wire   [30:0] zext_ln976_2_fu_1728_p1;
wire  signed [30:0] sext_ln976_31_fu_1737_p1;
wire  signed [30:0] sext_ln976_33_fu_1746_p1;
wire  signed [30:0] sext_ln976_35_fu_1755_p1;
wire  signed [30:0] sext_ln976_37_fu_1764_p1;
wire  signed [30:0] sext_ln976_39_fu_1773_p1;
wire  signed [30:0] sext_ln976_41_fu_1782_p1;
wire  signed [30:0] sext_ln976_43_fu_1791_p1;
wire  signed [30:0] sext_ln599_3_fu_1800_p1;
wire   [30:0] zext_ln976_3_fu_1803_p1;
wire  signed [30:0] sext_ln976_46_fu_1812_p1;
wire  signed [30:0] sext_ln976_48_fu_1821_p1;
wire  signed [30:0] sext_ln976_50_fu_1830_p1;
wire  signed [30:0] sext_ln976_52_fu_1839_p1;
wire  signed [30:0] sext_ln976_54_fu_1848_p1;
wire  signed [30:0] sext_ln976_56_fu_1857_p1;
wire  signed [30:0] sext_ln976_58_fu_1866_p1;
wire  signed [30:0] sext_ln599_4_fu_1875_p1;
wire   [30:0] zext_ln976_4_fu_1878_p1;
wire  signed [30:0] sext_ln976_61_fu_1887_p1;
wire  signed [30:0] sext_ln976_63_fu_1896_p1;
wire  signed [30:0] sext_ln976_65_fu_1905_p1;
wire  signed [30:0] sext_ln976_67_fu_1914_p1;
wire  signed [30:0] sext_ln976_69_fu_1923_p1;
wire  signed [30:0] sext_ln976_71_fu_1932_p1;
wire  signed [30:0] sext_ln976_73_fu_1941_p1;
wire  signed [30:0] sext_ln599_5_fu_1950_p1;
wire   [30:0] zext_ln976_5_fu_1953_p1;
wire  signed [30:0] sext_ln976_76_fu_1962_p1;
wire  signed [30:0] sext_ln976_78_fu_1971_p1;
wire  signed [30:0] sext_ln976_80_fu_1980_p1;
wire  signed [30:0] sext_ln976_82_fu_1989_p1;
wire  signed [30:0] sext_ln976_84_fu_1998_p1;
wire  signed [30:0] sext_ln976_86_fu_2007_p1;
wire  signed [30:0] sext_ln976_88_fu_2016_p1;
wire  signed [30:0] sext_ln599_6_fu_2025_p1;
wire   [30:0] zext_ln976_6_fu_2028_p1;
wire  signed [30:0] sext_ln976_91_fu_2037_p1;
wire  signed [30:0] sext_ln976_93_fu_2046_p1;
wire  signed [30:0] sext_ln976_95_fu_2055_p1;
wire  signed [30:0] sext_ln976_97_fu_2064_p1;
wire  signed [30:0] sext_ln976_99_fu_2073_p1;
wire  signed [30:0] sext_ln976_101_fu_2082_p1;
wire  signed [30:0] sext_ln976_103_fu_2091_p1;
wire  signed [30:0] sext_ln599_7_fu_2100_p1;
wire   [30:0] zext_ln976_7_fu_2103_p1;
wire  signed [30:0] sext_ln976_106_fu_2112_p1;
wire  signed [30:0] sext_ln976_108_fu_2121_p1;
wire  signed [30:0] sext_ln976_110_fu_2130_p1;
wire  signed [30:0] sext_ln976_112_fu_2139_p1;
wire  signed [30:0] sext_ln976_114_fu_2148_p1;
wire  signed [30:0] sext_ln976_116_fu_2157_p1;
wire  signed [30:0] sext_ln976_118_fu_2166_p1;
wire  signed [37:0] sext_ln976_fu_2239_p1;
wire   [37:0] s1_val_V_cast_fu_2191_p1;
wire   [37:0] s2_val_V_cast_fu_2194_p1;
wire   [37:0] shl_ln976_3_fu_2242_p2;
wire   [37:0] shl_ln976_6_fu_2248_p2;
wire   [2239:0] psum_V_1_fu_2184_p3;
wire  signed [37:0] sext_ln976_2_fu_2266_p1;
wire   [37:0] s1_val_V_1_cast_fu_2197_p1;
wire   [37:0] s2_val_V_1_cast_fu_2200_p1;
wire   [37:0] shl_ln976_9_fu_2269_p2;
wire   [37:0] shl_ln976_10_fu_2275_p2;
wire  signed [37:0] sext_ln976_4_fu_2299_p1;
wire   [37:0] s1_val_V_2_cast_fu_2203_p1;
wire   [37:0] s2_val_V_2_cast_fu_2206_p1;
wire   [37:0] shl_ln976_12_fu_2302_p2;
wire   [37:0] shl_ln976_13_fu_2308_p2;
wire  signed [37:0] sext_ln976_6_fu_2332_p1;
wire   [37:0] s1_val_V_3_cast_fu_2209_p1;
wire   [37:0] s2_val_V_3_cast_fu_2212_p1;
wire   [37:0] shl_ln976_15_fu_2335_p2;
wire   [37:0] shl_ln976_16_fu_2341_p2;
wire  signed [37:0] sext_ln976_8_fu_2365_p1;
wire   [37:0] s1_val_V_4_cast_fu_2215_p1;
wire   [37:0] s2_val_V_4_cast_fu_2218_p1;
wire   [37:0] shl_ln976_18_fu_2368_p2;
wire   [37:0] shl_ln976_19_fu_2374_p2;
wire  signed [37:0] sext_ln976_10_fu_2398_p1;
wire   [37:0] s1_val_V_5_cast_fu_2221_p1;
wire   [37:0] s2_val_V_5_cast_fu_2224_p1;
wire   [37:0] shl_ln976_21_fu_2401_p2;
wire   [37:0] shl_ln976_22_fu_2407_p2;
wire  signed [37:0] sext_ln976_12_fu_2431_p1;
wire   [37:0] s1_val_V_6_cast_fu_2227_p1;
wire   [37:0] s2_val_V_6_cast_fu_2230_p1;
wire   [37:0] shl_ln976_24_fu_2434_p2;
wire   [37:0] shl_ln976_25_fu_2440_p2;
wire  signed [37:0] sext_ln976_14_fu_2464_p1;
wire   [37:0] s1_val_V_7_cast_fu_2233_p1;
wire   [37:0] zext_ln128_fu_2236_p1;
wire   [37:0] shl_ln976_27_fu_2467_p2;
wire   [37:0] shl_ln976_28_fu_2473_p2;
wire  signed [37:0] sext_ln976_15_fu_2497_p1;
wire   [37:0] shl_ln976_29_fu_2500_p2;
wire   [37:0] shl_ln976_30_fu_2506_p2;
wire  signed [37:0] sext_ln976_17_fu_2530_p1;
wire   [37:0] shl_ln976_32_fu_2533_p2;
wire   [37:0] shl_ln976_33_fu_2539_p2;
wire  signed [37:0] sext_ln976_19_fu_2563_p1;
wire   [37:0] shl_ln976_35_fu_2566_p2;
wire   [37:0] shl_ln976_36_fu_2572_p2;
wire  signed [37:0] sext_ln976_21_fu_2596_p1;
wire   [37:0] shl_ln976_38_fu_2599_p2;
wire   [37:0] shl_ln976_39_fu_2605_p2;
wire  signed [37:0] sext_ln976_23_fu_2629_p1;
wire   [37:0] shl_ln976_41_fu_2632_p2;
wire   [37:0] shl_ln976_42_fu_2638_p2;
wire  signed [37:0] sext_ln976_25_fu_2662_p1;
wire   [37:0] shl_ln976_44_fu_2665_p2;
wire   [37:0] shl_ln976_45_fu_2671_p2;
wire  signed [37:0] sext_ln976_27_fu_2695_p1;
wire   [37:0] shl_ln976_47_fu_2698_p2;
wire   [37:0] shl_ln976_48_fu_2704_p2;
wire  signed [37:0] sext_ln976_29_fu_2728_p1;
wire   [37:0] shl_ln976_50_fu_2731_p2;
wire   [37:0] shl_ln976_51_fu_2737_p2;
wire  signed [37:0] sext_ln976_30_fu_2761_p1;
wire   [37:0] shl_ln976_52_fu_2764_p2;
wire   [37:0] shl_ln976_53_fu_2770_p2;
wire  signed [37:0] sext_ln976_32_fu_2794_p1;
wire   [37:0] shl_ln976_55_fu_2797_p2;
wire   [37:0] shl_ln976_56_fu_2803_p2;
wire  signed [37:0] sext_ln976_34_fu_2827_p1;
wire   [37:0] shl_ln976_58_fu_2830_p2;
wire   [37:0] shl_ln976_59_fu_2836_p2;
wire  signed [37:0] sext_ln976_36_fu_2860_p1;
wire   [37:0] shl_ln976_61_fu_2863_p2;
wire   [37:0] shl_ln976_62_fu_2869_p2;
wire  signed [37:0] sext_ln976_38_fu_2893_p1;
wire   [37:0] shl_ln976_64_fu_2896_p2;
wire   [37:0] shl_ln976_65_fu_2902_p2;
wire  signed [37:0] sext_ln976_40_fu_2926_p1;
wire   [37:0] shl_ln976_67_fu_2929_p2;
wire   [37:0] shl_ln976_68_fu_2935_p2;
wire  signed [37:0] sext_ln976_42_fu_2959_p1;
wire   [37:0] shl_ln976_70_fu_2962_p2;
wire   [37:0] shl_ln976_71_fu_2968_p2;
wire  signed [37:0] sext_ln976_44_fu_2992_p1;
wire   [37:0] shl_ln976_73_fu_2995_p2;
wire   [37:0] shl_ln976_74_fu_3001_p2;
wire  signed [37:0] sext_ln976_45_fu_3025_p1;
wire   [37:0] shl_ln976_76_fu_3028_p2;
wire   [37:0] shl_ln976_77_fu_3034_p2;
wire  signed [37:0] sext_ln976_47_fu_3058_p1;
wire   [37:0] shl_ln976_79_fu_3061_p2;
wire   [37:0] shl_ln976_80_fu_3067_p2;
wire  signed [37:0] sext_ln976_49_fu_3091_p1;
wire   [37:0] shl_ln976_82_fu_3094_p2;
wire   [37:0] shl_ln976_83_fu_3100_p2;
wire  signed [37:0] sext_ln976_51_fu_3124_p1;
wire   [37:0] shl_ln976_85_fu_3127_p2;
wire   [37:0] shl_ln976_86_fu_3133_p2;
wire  signed [37:0] sext_ln976_53_fu_3157_p1;
wire   [37:0] shl_ln976_88_fu_3160_p2;
wire   [37:0] shl_ln976_89_fu_3166_p2;
wire  signed [37:0] sext_ln976_55_fu_3190_p1;
wire   [37:0] shl_ln976_91_fu_3193_p2;
wire   [37:0] shl_ln976_92_fu_3199_p2;
wire  signed [37:0] sext_ln976_57_fu_3223_p1;
wire   [37:0] shl_ln976_94_fu_3226_p2;
wire   [37:0] shl_ln976_95_fu_3232_p2;
wire  signed [37:0] sext_ln976_59_fu_3256_p1;
wire   [37:0] shl_ln976_97_fu_3259_p2;
wire   [37:0] shl_ln976_98_fu_3265_p2;
wire  signed [37:0] sext_ln976_60_fu_3289_p1;
wire   [37:0] shl_ln976_99_fu_3292_p2;
wire   [37:0] shl_ln976_100_fu_3298_p2;
wire  signed [37:0] sext_ln976_62_fu_3322_p1;
wire   [37:0] shl_ln976_102_fu_3325_p2;
wire   [37:0] shl_ln976_103_fu_3331_p2;
wire  signed [37:0] sext_ln976_64_fu_3355_p1;
wire   [37:0] shl_ln976_105_fu_3358_p2;
wire   [37:0] shl_ln976_106_fu_3364_p2;
wire  signed [37:0] sext_ln976_66_fu_3388_p1;
wire   [37:0] shl_ln976_108_fu_3391_p2;
wire   [37:0] shl_ln976_109_fu_3397_p2;
wire  signed [37:0] sext_ln976_68_fu_3421_p1;
wire   [37:0] shl_ln976_111_fu_3424_p2;
wire   [37:0] shl_ln976_112_fu_3430_p2;
wire  signed [37:0] sext_ln976_70_fu_3454_p1;
wire   [37:0] shl_ln976_114_fu_3457_p2;
wire   [37:0] shl_ln976_115_fu_3463_p2;
wire  signed [37:0] sext_ln976_72_fu_3487_p1;
wire   [37:0] shl_ln976_117_fu_3490_p2;
wire   [37:0] shl_ln976_118_fu_3496_p2;
wire  signed [37:0] sext_ln976_74_fu_3520_p1;
wire   [37:0] shl_ln976_120_fu_3523_p2;
wire   [37:0] shl_ln976_121_fu_3529_p2;
wire  signed [37:0] sext_ln976_75_fu_3553_p1;
wire   [37:0] shl_ln976_122_fu_3556_p2;
wire   [37:0] shl_ln976_123_fu_3562_p2;
wire  signed [37:0] sext_ln976_77_fu_3586_p1;
wire   [37:0] shl_ln976_125_fu_3589_p2;
wire   [37:0] shl_ln976_126_fu_3595_p2;
wire  signed [37:0] sext_ln976_79_fu_3619_p1;
wire   [37:0] shl_ln976_128_fu_3622_p2;
wire   [37:0] shl_ln976_129_fu_3628_p2;
wire  signed [37:0] sext_ln976_81_fu_3652_p1;
wire   [37:0] shl_ln976_131_fu_3655_p2;
wire   [37:0] shl_ln976_132_fu_3661_p2;
wire  signed [37:0] sext_ln976_83_fu_3685_p1;
wire   [37:0] shl_ln976_134_fu_3688_p2;
wire   [37:0] shl_ln976_135_fu_3694_p2;
wire  signed [37:0] sext_ln976_85_fu_3718_p1;
wire   [37:0] shl_ln976_137_fu_3721_p2;
wire   [37:0] shl_ln976_138_fu_3727_p2;
wire  signed [37:0] sext_ln976_87_fu_3751_p1;
wire   [37:0] shl_ln976_140_fu_3754_p2;
wire   [37:0] shl_ln976_141_fu_3760_p2;
wire  signed [37:0] sext_ln976_89_fu_3784_p1;
wire   [37:0] shl_ln976_143_fu_3787_p2;
wire   [37:0] shl_ln976_144_fu_3793_p2;
wire  signed [37:0] sext_ln976_90_fu_3817_p1;
wire   [37:0] shl_ln976_146_fu_3820_p2;
wire   [37:0] shl_ln976_147_fu_3826_p2;
wire  signed [37:0] sext_ln976_92_fu_3850_p1;
wire   [37:0] shl_ln976_149_fu_3853_p2;
wire   [37:0] shl_ln976_150_fu_3859_p2;
wire  signed [37:0] sext_ln976_94_fu_3883_p1;
wire   [37:0] shl_ln976_152_fu_3886_p2;
wire   [37:0] shl_ln976_153_fu_3892_p2;
wire  signed [37:0] sext_ln976_96_fu_3916_p1;
wire   [37:0] shl_ln976_155_fu_3919_p2;
wire   [37:0] shl_ln976_156_fu_3925_p2;
wire  signed [37:0] sext_ln976_98_fu_3949_p1;
wire   [37:0] shl_ln976_158_fu_3952_p2;
wire   [37:0] shl_ln976_159_fu_3958_p2;
wire  signed [37:0] sext_ln976_100_fu_3982_p1;
wire   [37:0] shl_ln976_161_fu_3985_p2;
wire   [37:0] shl_ln976_162_fu_3991_p2;
wire  signed [37:0] sext_ln976_102_fu_4015_p1;
wire   [37:0] shl_ln976_164_fu_4018_p2;
wire   [37:0] shl_ln976_165_fu_4024_p2;
wire  signed [37:0] sext_ln976_104_fu_4048_p1;
wire   [37:0] shl_ln976_167_fu_4051_p2;
wire   [37:0] shl_ln976_168_fu_4057_p2;
wire  signed [37:0] sext_ln976_105_fu_4081_p1;
wire   [37:0] shl_ln976_169_fu_4084_p2;
wire   [37:0] shl_ln976_170_fu_4090_p2;
wire  signed [37:0] sext_ln976_107_fu_4114_p1;
wire   [37:0] shl_ln976_172_fu_4117_p2;
wire   [37:0] shl_ln976_173_fu_4123_p2;
wire  signed [37:0] sext_ln976_109_fu_4147_p1;
wire   [37:0] shl_ln976_175_fu_4150_p2;
wire   [37:0] shl_ln976_176_fu_4156_p2;
wire  signed [37:0] sext_ln976_111_fu_4180_p1;
wire   [37:0] shl_ln976_178_fu_4183_p2;
wire   [37:0] shl_ln976_179_fu_4189_p2;
wire  signed [37:0] sext_ln976_113_fu_4213_p1;
wire   [37:0] shl_ln976_181_fu_4216_p2;
wire   [37:0] shl_ln976_182_fu_4222_p2;
wire  signed [37:0] sext_ln976_115_fu_4246_p1;
wire   [37:0] shl_ln976_184_fu_4249_p2;
wire   [37:0] shl_ln976_185_fu_4255_p2;
wire  signed [37:0] sext_ln976_117_fu_4279_p1;
wire   [37:0] shl_ln976_187_fu_4282_p2;
wire   [37:0] shl_ln976_188_fu_4288_p2;
wire  signed [37:0] sext_ln976_119_fu_4312_p1;
wire   [37:0] shl_ln976_190_fu_4315_p2;
wire   [37:0] shl_ln976_191_fu_4321_p2;
wire   [0:0] or_ln142_fu_4345_p2;
wire   [31:0] select_ln146_fu_4349_p3;
wire   [34:0] add_ln886_fu_4371_p2;
wire   [34:0] add_ln886_9_fu_4380_p2;
wire   [34:0] add_ln886_11_fu_4389_p2;
wire   [34:0] add_ln886_13_fu_4398_p2;
wire   [34:0] add_ln886_15_fu_4407_p2;
wire   [34:0] add_ln886_17_fu_4416_p2;
wire   [34:0] add_ln886_19_fu_4425_p2;
wire   [34:0] add_ln886_21_fu_4434_p2;
wire   [34:0] add_ln886_1_fu_4443_p2;
wire   [34:0] add_ln886_24_fu_4452_p2;
wire   [34:0] add_ln886_26_fu_4461_p2;
wire   [34:0] add_ln886_28_fu_4470_p2;
wire   [34:0] add_ln886_30_fu_4479_p2;
wire   [34:0] add_ln886_32_fu_4488_p2;
wire   [34:0] add_ln886_34_fu_4497_p2;
wire   [34:0] add_ln886_36_fu_4506_p2;
wire   [34:0] add_ln886_2_fu_4515_p2;
wire   [34:0] add_ln886_39_fu_4524_p2;
wire   [34:0] add_ln886_41_fu_4533_p2;
wire   [34:0] add_ln886_43_fu_4542_p2;
wire   [34:0] add_ln886_45_fu_4551_p2;
wire   [34:0] add_ln886_47_fu_4560_p2;
wire   [34:0] add_ln886_49_fu_4569_p2;
wire   [34:0] add_ln886_51_fu_4578_p2;
wire   [34:0] add_ln886_3_fu_4587_p2;
wire   [34:0] add_ln886_54_fu_4596_p2;
wire   [34:0] add_ln886_56_fu_4605_p2;
wire   [34:0] add_ln886_58_fu_4614_p2;
wire   [34:0] add_ln886_60_fu_4623_p2;
wire   [34:0] add_ln886_62_fu_4632_p2;
wire   [34:0] add_ln886_64_fu_4641_p2;
wire   [34:0] add_ln886_66_fu_4650_p2;
wire   [34:0] add_ln886_4_fu_4659_p2;
wire   [34:0] add_ln886_69_fu_4668_p2;
wire   [34:0] add_ln886_71_fu_4677_p2;
wire   [34:0] add_ln886_73_fu_4686_p2;
wire   [34:0] add_ln886_75_fu_4695_p2;
wire   [34:0] add_ln886_77_fu_4704_p2;
wire   [34:0] add_ln886_79_fu_4713_p2;
wire   [34:0] add_ln886_81_fu_4722_p2;
wire   [34:0] add_ln886_5_fu_4731_p2;
wire   [34:0] add_ln886_84_fu_4740_p2;
wire   [34:0] add_ln886_86_fu_4749_p2;
wire   [34:0] add_ln886_88_fu_4758_p2;
wire   [34:0] add_ln886_90_fu_4767_p2;
wire   [34:0] add_ln886_92_fu_4776_p2;
wire   [34:0] add_ln886_94_fu_4785_p2;
wire   [34:0] add_ln886_96_fu_4794_p2;
wire   [34:0] add_ln886_6_fu_4803_p2;
wire   [34:0] add_ln886_99_fu_4812_p2;
wire   [34:0] add_ln886_101_fu_4821_p2;
wire   [34:0] add_ln886_103_fu_4830_p2;
wire   [34:0] add_ln886_105_fu_4839_p2;
wire   [34:0] add_ln886_107_fu_4848_p2;
wire   [34:0] add_ln886_109_fu_4857_p2;
wire   [34:0] add_ln886_111_fu_4866_p2;
wire   [34:0] add_ln886_7_fu_4875_p2;
wire   [34:0] add_ln886_114_fu_4884_p2;
wire   [34:0] add_ln886_116_fu_4893_p2;
wire   [34:0] add_ln886_118_fu_4902_p2;
wire   [34:0] add_ln886_120_fu_4911_p2;
wire   [34:0] add_ln886_122_fu_4920_p2;
wire   [34:0] add_ln886_124_fu_4929_p2;
wire   [34:0] add_ln886_126_fu_4938_p2;
wire   [34:0] add_ln886_127_fu_4942_p2;
wire   [34:0] add_ln886_125_fu_4933_p2;
wire   [34:0] add_ln886_123_fu_4924_p2;
wire   [34:0] add_ln886_121_fu_4915_p2;
wire   [34:0] add_ln886_119_fu_4906_p2;
wire   [34:0] add_ln886_117_fu_4897_p2;
wire   [34:0] add_ln886_115_fu_4888_p2;
wire   [34:0] add_ln886_113_fu_4879_p2;
wire   [34:0] add_ln886_112_fu_4870_p2;
wire   [34:0] add_ln886_110_fu_4861_p2;
wire   [34:0] add_ln886_108_fu_4852_p2;
wire   [34:0] add_ln886_106_fu_4843_p2;
wire   [34:0] add_ln886_104_fu_4834_p2;
wire   [34:0] add_ln886_102_fu_4825_p2;
wire   [34:0] add_ln886_100_fu_4816_p2;
wire   [34:0] add_ln886_98_fu_4807_p2;
wire   [34:0] add_ln886_97_fu_4798_p2;
wire   [34:0] add_ln886_95_fu_4789_p2;
wire   [34:0] add_ln886_93_fu_4780_p2;
wire   [34:0] add_ln886_91_fu_4771_p2;
wire   [34:0] add_ln886_89_fu_4762_p2;
wire   [34:0] add_ln886_87_fu_4753_p2;
wire   [34:0] add_ln886_85_fu_4744_p2;
wire   [34:0] add_ln886_83_fu_4735_p2;
wire   [34:0] add_ln886_82_fu_4726_p2;
wire   [34:0] add_ln886_80_fu_4717_p2;
wire   [34:0] add_ln886_78_fu_4708_p2;
wire   [34:0] add_ln886_76_fu_4699_p2;
wire   [34:0] add_ln886_74_fu_4690_p2;
wire   [34:0] add_ln886_72_fu_4681_p2;
wire   [34:0] add_ln886_70_fu_4672_p2;
wire   [34:0] add_ln886_68_fu_4663_p2;
wire   [34:0] add_ln886_67_fu_4654_p2;
wire   [34:0] add_ln886_65_fu_4645_p2;
wire   [34:0] add_ln886_63_fu_4636_p2;
wire   [34:0] add_ln886_61_fu_4627_p2;
wire   [34:0] add_ln886_59_fu_4618_p2;
wire   [34:0] add_ln886_57_fu_4609_p2;
wire   [34:0] add_ln886_55_fu_4600_p2;
wire   [34:0] add_ln886_53_fu_4591_p2;
wire   [34:0] add_ln886_52_fu_4582_p2;
wire   [34:0] add_ln886_50_fu_4573_p2;
wire   [34:0] add_ln886_48_fu_4564_p2;
wire   [34:0] add_ln886_46_fu_4555_p2;
wire   [34:0] add_ln886_44_fu_4546_p2;
wire   [34:0] add_ln886_42_fu_4537_p2;
wire   [34:0] add_ln886_40_fu_4528_p2;
wire   [34:0] add_ln886_38_fu_4519_p2;
wire   [34:0] add_ln886_37_fu_4510_p2;
wire   [34:0] add_ln886_35_fu_4501_p2;
wire   [34:0] add_ln886_33_fu_4492_p2;
wire   [34:0] add_ln886_31_fu_4483_p2;
wire   [34:0] add_ln886_29_fu_4474_p2;
wire   [34:0] add_ln886_27_fu_4465_p2;
wire   [34:0] add_ln886_25_fu_4456_p2;
wire   [34:0] add_ln886_23_fu_4447_p2;
wire   [34:0] add_ln886_22_fu_4438_p2;
wire   [34:0] add_ln886_20_fu_4429_p2;
wire   [34:0] add_ln886_18_fu_4420_p2;
wire   [34:0] add_ln886_16_fu_4411_p2;
wire   [34:0] add_ln886_14_fu_4402_p2;
wire   [34:0] add_ln886_12_fu_4393_p2;
wire   [34:0] add_ln886_10_fu_4384_p2;
wire   [34:0] add_ln886_8_fu_4375_p2;
wire   [28:0] trunc_ln75_61_fu_5699_p4;
wire   [28:0] trunc_ln75_59_fu_5679_p4;
wire   [28:0] trunc_ln75_57_fu_5659_p4;
wire   [28:0] trunc_ln75_55_fu_5639_p4;
wire   [28:0] trunc_ln75_53_fu_5619_p4;
wire   [28:0] trunc_ln75_51_fu_5599_p4;
wire   [28:0] trunc_ln75_49_fu_5579_p4;
wire   [28:0] trunc_ln75_47_fu_5559_p4;
wire   [28:0] trunc_ln75_45_fu_5539_p4;
wire   [28:0] trunc_ln75_43_fu_5519_p4;
wire   [28:0] trunc_ln75_41_fu_5499_p4;
wire   [28:0] trunc_ln75_39_fu_5479_p4;
wire   [28:0] trunc_ln75_37_fu_5459_p4;
wire   [28:0] trunc_ln75_35_fu_5439_p4;
wire   [28:0] trunc_ln75_33_fu_5419_p4;
wire   [28:0] trunc_ln75_31_fu_5399_p4;
wire   [28:0] trunc_ln75_29_fu_5379_p4;
wire   [28:0] trunc_ln75_27_fu_5359_p4;
wire   [28:0] trunc_ln75_25_fu_5339_p4;
wire   [28:0] trunc_ln75_23_fu_5319_p4;
wire   [28:0] trunc_ln75_21_fu_5299_p4;
wire   [28:0] trunc_ln75_19_fu_5279_p4;
wire   [28:0] trunc_ln75_17_fu_5259_p4;
wire   [28:0] trunc_ln75_15_fu_5239_p4;
wire   [28:0] trunc_ln75_13_fu_5219_p4;
wire   [28:0] trunc_ln75_11_fu_5199_p4;
wire   [28:0] trunc_ln75_s_fu_5179_p4;
wire   [28:0] trunc_ln75_8_fu_5159_p4;
wire   [28:0] trunc_ln75_6_fu_5139_p4;
wire   [28:0] trunc_ln75_4_fu_5119_p4;
wire   [28:0] trunc_ln75_2_fu_5099_p4;
wire   [28:0] trunc_ln2_fu_5079_p4;
wire   [28:0] trunc_ln75_62_fu_5709_p4;
wire   [28:0] trunc_ln75_60_fu_5689_p4;
wire   [28:0] trunc_ln75_58_fu_5669_p4;
wire   [28:0] trunc_ln75_56_fu_5649_p4;
wire   [28:0] trunc_ln75_54_fu_5629_p4;
wire   [28:0] trunc_ln75_52_fu_5609_p4;
wire   [28:0] trunc_ln75_50_fu_5589_p4;
wire   [28:0] trunc_ln75_48_fu_5569_p4;
wire   [28:0] trunc_ln75_46_fu_5549_p4;
wire   [28:0] trunc_ln75_44_fu_5529_p4;
wire   [28:0] trunc_ln75_42_fu_5509_p4;
wire   [28:0] trunc_ln75_40_fu_5489_p4;
wire   [28:0] trunc_ln75_38_fu_5469_p4;
wire   [28:0] trunc_ln75_36_fu_5449_p4;
wire   [28:0] trunc_ln75_34_fu_5429_p4;
wire   [28:0] trunc_ln75_32_fu_5409_p4;
wire   [28:0] trunc_ln75_30_fu_5389_p4;
wire   [28:0] trunc_ln75_28_fu_5369_p4;
wire   [28:0] trunc_ln75_26_fu_5349_p4;
wire   [28:0] trunc_ln75_24_fu_5329_p4;
wire   [28:0] trunc_ln75_22_fu_5309_p4;
wire   [28:0] trunc_ln75_20_fu_5289_p4;
wire   [28:0] trunc_ln75_18_fu_5269_p4;
wire   [28:0] trunc_ln75_16_fu_5249_p4;
wire   [28:0] trunc_ln75_14_fu_5229_p4;
wire   [28:0] trunc_ln75_12_fu_5209_p4;
wire   [28:0] trunc_ln75_10_fu_5189_p4;
wire   [28:0] trunc_ln75_9_fu_5169_p4;
wire   [28:0] trunc_ln75_7_fu_5149_p4;
wire   [28:0] trunc_ln75_5_fu_5129_p4;
wire   [28:0] trunc_ln75_3_fu_5109_p4;
wire   [28:0] trunc_ln75_1_fu_5089_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
reg    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
reg    ap_condition_5140;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_CS_iter0_fsm = 1'd1;
//#0 ap_CS_iter1_fsm = 2'd1;
//#0 ap_CS_iter2_fsm = 2'd1;
//#0 ap_CS_iter3_fsm = 2'd1;
//#0 ap_CS_iter4_fsm = 2'd1;
//#0 ap_done_reg = 1'b0;
end

GEMM_PERMUTE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5140)) begin
        if ((icmp_ln93_fu_687_p2 == 1'd0)) begin
            cyc_fu_612 <= cyc_2_fu_693_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            cyc_fu_612 <= 22'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln93_reg_5888_pp0_iter2_reg == 1'd0) & (icmp_ln146_fu_4357_p2 == 1'd1)))) begin
        sub_cyc_fu_616 <= 32'd0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln93_reg_5888_pp0_iter2_reg == 1'd0) & (icmp_ln146_fu_4357_p2 == 1'd0))) begin
        sub_cyc_fu_616 <= add_ln146_reg_6662;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln93_reg_5888_pp0_iter1_reg == 1'd0))) begin
        add_ln146_reg_6662 <= add_ln146_fu_2175_p2;
        icmp_ln97_reg_6337 <= icmp_ln97_fu_1569_p2;
        shl_ln976_101_reg_6507 <= shl_ln976_101_fu_1890_p2;
        shl_ln976_104_reg_6512 <= shl_ln976_104_fu_1899_p2;
        shl_ln976_107_reg_6517 <= shl_ln976_107_fu_1908_p2;
        shl_ln976_110_reg_6522 <= shl_ln976_110_fu_1917_p2;
        shl_ln976_113_reg_6527 <= shl_ln976_113_fu_1926_p2;
        shl_ln976_116_reg_6532 <= shl_ln976_116_fu_1935_p2;
        shl_ln976_119_reg_6537 <= shl_ln976_119_fu_1944_p2;
        shl_ln976_11_reg_6352 <= shl_ln976_11_fu_1599_p2;
        shl_ln976_124_reg_6547 <= shl_ln976_124_fu_1965_p2;
        shl_ln976_127_reg_6552 <= shl_ln976_127_fu_1974_p2;
        shl_ln976_130_reg_6557 <= shl_ln976_130_fu_1983_p2;
        shl_ln976_133_reg_6562 <= shl_ln976_133_fu_1992_p2;
        shl_ln976_136_reg_6567 <= shl_ln976_136_fu_2001_p2;
        shl_ln976_139_reg_6572 <= shl_ln976_139_fu_2010_p2;
        shl_ln976_142_reg_6577 <= shl_ln976_142_fu_2019_p2;
        shl_ln976_145_reg_6582 <= shl_ln976_145_fu_2031_p2;
        shl_ln976_148_reg_6587 <= shl_ln976_148_fu_2040_p2;
        shl_ln976_14_reg_6357 <= shl_ln976_14_fu_1608_p2;
        shl_ln976_151_reg_6592 <= shl_ln976_151_fu_2049_p2;
        shl_ln976_154_reg_6597 <= shl_ln976_154_fu_2058_p2;
        shl_ln976_157_reg_6602 <= shl_ln976_157_fu_2067_p2;
        shl_ln976_160_reg_6607 <= shl_ln976_160_fu_2076_p2;
        shl_ln976_163_reg_6612 <= shl_ln976_163_fu_2085_p2;
        shl_ln976_166_reg_6617 <= shl_ln976_166_fu_2094_p2;
        shl_ln976_171_reg_6627 <= shl_ln976_171_fu_2115_p2;
        shl_ln976_174_reg_6632 <= shl_ln976_174_fu_2124_p2;
        shl_ln976_177_reg_6637 <= shl_ln976_177_fu_2133_p2;
        shl_ln976_17_reg_6362 <= shl_ln976_17_fu_1617_p2;
        shl_ln976_180_reg_6642 <= shl_ln976_180_fu_2142_p2;
        shl_ln976_183_reg_6647 <= shl_ln976_183_fu_2151_p2;
        shl_ln976_186_reg_6652 <= shl_ln976_186_fu_2160_p2;
        shl_ln976_189_reg_6657 <= shl_ln976_189_fu_2169_p2;
        shl_ln976_1_reg_6382 <= shl_ln976_1_fu_1656_p2;
        shl_ln976_20_reg_6367 <= shl_ln976_20_fu_1626_p2;
        shl_ln976_23_reg_6372 <= shl_ln976_23_fu_1635_p2;
        shl_ln976_26_reg_6377 <= shl_ln976_26_fu_1644_p2;
        shl_ln976_2_reg_6422 <= shl_ln976_2_fu_1731_p2;
        shl_ln976_31_reg_6387 <= shl_ln976_31_fu_1665_p2;
        shl_ln976_34_reg_6392 <= shl_ln976_34_fu_1674_p2;
        shl_ln976_37_reg_6397 <= shl_ln976_37_fu_1683_p2;
        shl_ln976_40_reg_6402 <= shl_ln976_40_fu_1692_p2;
        shl_ln976_43_reg_6407 <= shl_ln976_43_fu_1701_p2;
        shl_ln976_46_reg_6412 <= shl_ln976_46_fu_1710_p2;
        shl_ln976_49_reg_6417 <= shl_ln976_49_fu_1719_p2;
        shl_ln976_4_reg_6502 <= shl_ln976_4_fu_1881_p2;
        shl_ln976_54_reg_6427 <= shl_ln976_54_fu_1740_p2;
        shl_ln976_57_reg_6432 <= shl_ln976_57_fu_1749_p2;
        shl_ln976_5_reg_6542 <= shl_ln976_5_fu_1956_p2;
        shl_ln976_60_reg_6437 <= shl_ln976_60_fu_1758_p2;
        shl_ln976_63_reg_6442 <= shl_ln976_63_fu_1767_p2;
        shl_ln976_66_reg_6447 <= shl_ln976_66_fu_1776_p2;
        shl_ln976_69_reg_6452 <= shl_ln976_69_fu_1785_p2;
        shl_ln976_72_reg_6457 <= shl_ln976_72_fu_1794_p2;
        shl_ln976_75_reg_6462 <= shl_ln976_75_fu_1806_p2;
        shl_ln976_78_reg_6467 <= shl_ln976_78_fu_1815_p2;
        shl_ln976_7_reg_6622 <= shl_ln976_7_fu_2106_p2;
        shl_ln976_81_reg_6472 <= shl_ln976_81_fu_1824_p2;
        shl_ln976_84_reg_6477 <= shl_ln976_84_fu_1833_p2;
        shl_ln976_87_reg_6482 <= shl_ln976_87_fu_1842_p2;
        shl_ln976_8_reg_6347 <= shl_ln976_8_fu_1590_p2;
        shl_ln976_90_reg_6487 <= shl_ln976_90_fu_1851_p2;
        shl_ln976_93_reg_6492 <= shl_ln976_93_fu_1860_p2;
        shl_ln976_96_reg_6497 <= shl_ln976_96_fu_1869_p2;
        shl_ln976_reg_6342 <= shl_ln976_fu_1581_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln93_reg_5888 <= icmp_ln93_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln143_reg_6012_pp0_iter1_reg <= icmp_ln143_reg_6012;
        icmp_ln93_reg_5888_pp0_iter1_reg <= icmp_ln93_reg_5888;
        s1_val_V_1_reg_5947_pp0_iter1_reg <= s1_val_V_1_reg_5947;
        s1_val_V_2_reg_5952_pp0_iter1_reg <= s1_val_V_2_reg_5952;
        s1_val_V_3_reg_5957_pp0_iter1_reg <= s1_val_V_3_reg_5957;
        s1_val_V_4_reg_5962_pp0_iter1_reg <= s1_val_V_4_reg_5962;
        s1_val_V_5_reg_5967_pp0_iter1_reg <= s1_val_V_5_reg_5967;
        s1_val_V_6_reg_5937_pp0_iter1_reg <= s1_val_V_6_reg_5937;
        s1_val_V_7_reg_5942_pp0_iter1_reg <= s1_val_V_7_reg_5942;
        s1_val_V_reg_5932_pp0_iter1_reg <= s1_val_V_reg_5932;
        s2_val_V_1_reg_5987_pp0_iter1_reg <= s2_val_V_1_reg_5987;
        s2_val_V_2_reg_5992_pp0_iter1_reg <= s2_val_V_2_reg_5992;
        s2_val_V_3_reg_5997_pp0_iter1_reg <= s2_val_V_3_reg_5997;
        s2_val_V_4_reg_6002_pp0_iter1_reg <= s2_val_V_4_reg_6002;
        s2_val_V_5_reg_6007_pp0_iter1_reg <= s2_val_V_5_reg_6007;
        s2_val_V_6_reg_5977_pp0_iter1_reg <= s2_val_V_6_reg_5977;
        s2_val_V_7_reg_5982_pp0_iter1_reg <= s2_val_V_7_reg_5982;
        s2_val_V_reg_5972_pp0_iter1_reg <= s2_val_V_reg_5972;
        trunc_ln145_32_reg_5892_pp0_iter1_reg <= trunc_ln145_32_reg_5892;
        trunc_ln145_64_reg_5897_pp0_iter1_reg <= trunc_ln145_64_reg_5897;
        trunc_ln145_65_reg_5902_pp0_iter1_reg <= trunc_ln145_65_reg_5902;
        trunc_ln145_66_reg_5907_pp0_iter1_reg <= trunc_ln145_66_reg_5907;
        trunc_ln145_67_reg_5912_pp0_iter1_reg <= trunc_ln145_67_reg_5912;
        trunc_ln145_68_reg_5917_pp0_iter1_reg <= trunc_ln145_68_reg_5917;
        trunc_ln145_69_reg_5922_pp0_iter1_reg <= trunc_ln145_69_reg_5922;
        trunc_ln145_70_reg_5927_pp0_iter1_reg <= trunc_ln145_70_reg_5927;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln143_reg_6012_pp0_iter2_reg <= icmp_ln143_reg_6012_pp0_iter1_reg;
        icmp_ln93_reg_5888_pp0_iter2_reg <= icmp_ln93_reg_5888_pp0_iter1_reg;
        s1_val_V_1_reg_5947_pp0_iter2_reg <= s1_val_V_1_reg_5947_pp0_iter1_reg;
        s1_val_V_2_reg_5952_pp0_iter2_reg <= s1_val_V_2_reg_5952_pp0_iter1_reg;
        s1_val_V_3_reg_5957_pp0_iter2_reg <= s1_val_V_3_reg_5957_pp0_iter1_reg;
        s1_val_V_4_reg_5962_pp0_iter2_reg <= s1_val_V_4_reg_5962_pp0_iter1_reg;
        s1_val_V_5_reg_5967_pp0_iter2_reg <= s1_val_V_5_reg_5967_pp0_iter1_reg;
        s1_val_V_6_reg_5937_pp0_iter2_reg <= s1_val_V_6_reg_5937_pp0_iter1_reg;
        s1_val_V_7_reg_5942_pp0_iter2_reg <= s1_val_V_7_reg_5942_pp0_iter1_reg;
        s1_val_V_reg_5932_pp0_iter2_reg <= s1_val_V_reg_5932_pp0_iter1_reg;
        s2_val_V_1_reg_5987_pp0_iter2_reg <= s2_val_V_1_reg_5987_pp0_iter1_reg;
        s2_val_V_2_reg_5992_pp0_iter2_reg <= s2_val_V_2_reg_5992_pp0_iter1_reg;
        s2_val_V_3_reg_5997_pp0_iter2_reg <= s2_val_V_3_reg_5997_pp0_iter1_reg;
        s2_val_V_4_reg_6002_pp0_iter2_reg <= s2_val_V_4_reg_6002_pp0_iter1_reg;
        s2_val_V_5_reg_6007_pp0_iter2_reg <= s2_val_V_5_reg_6007_pp0_iter1_reg;
        s2_val_V_6_reg_5977_pp0_iter2_reg <= s2_val_V_6_reg_5977_pp0_iter1_reg;
        s2_val_V_7_reg_5982_pp0_iter2_reg <= s2_val_V_7_reg_5982_pp0_iter1_reg;
        s2_val_V_reg_5972_pp0_iter2_reg <= s2_val_V_reg_5972_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0))) begin
        icmp_ln143_reg_6012 <= icmp_ln143_fu_921_p2;
        s1_val_V_1_reg_5947 <= {{s1_stream_TDATA[5:3]}};
        s1_val_V_2_reg_5952 <= {{s1_stream_TDATA[8:6]}};
        s1_val_V_3_reg_5957 <= {{s1_stream_TDATA[11:9]}};
        s1_val_V_4_reg_5962 <= {{s1_stream_TDATA[14:12]}};
        s1_val_V_5_reg_5967 <= {{s1_stream_TDATA[17:15]}};
        s1_val_V_6_reg_5937 <= {{s1_stream_TDATA[20:18]}};
        s1_val_V_7_reg_5942 <= {{s1_stream_TDATA[23:21]}};
        s1_val_V_reg_5932 <= s1_val_V_fu_773_p1;
        s2_val_V_1_reg_5987 <= {{s2_stream_TDATA[5:3]}};
        s2_val_V_2_reg_5992 <= {{s2_stream_TDATA[8:6]}};
        s2_val_V_3_reg_5997 <= {{s2_stream_TDATA[11:9]}};
        s2_val_V_4_reg_6002 <= {{s2_stream_TDATA[14:12]}};
        s2_val_V_5_reg_6007 <= {{s2_stream_TDATA[17:15]}};
        s2_val_V_6_reg_5977 <= {{s2_stream_TDATA[20:18]}};
        s2_val_V_7_reg_5982 <= {{s2_stream_TDATA[23:21]}};
        s2_val_V_reg_5972 <= s2_val_V_fu_847_p1;
        trunc_ln145_32_reg_5892 <= trunc_ln145_32_fu_699_p1;
        trunc_ln145_64_reg_5897 <= {{s_stream_TDATA[27:24]}};
        trunc_ln145_65_reg_5902 <= {{s_stream_TDATA[31:28]}};
        trunc_ln145_66_reg_5907 <= {{s_stream_TDATA[7:4]}};
        trunc_ln145_67_reg_5912 <= {{s_stream_TDATA[11:8]}};
        trunc_ln145_68_reg_5917 <= {{s_stream_TDATA[15:12]}};
        trunc_ln145_69_reg_5922 <= {{s_stream_TDATA[19:16]}};
        trunc_ln145_70_reg_5927 <= {{s_stream_TDATA[23:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln93_reg_5888_pp0_iter2_reg == 1'd0))) begin
        icmp_ln146_reg_7628 <= icmp_ln146_fu_4357_p2;
        tmp_1_reg_6693 <= {{psum_V_1_fu_2184_p3[69:35]}};
        tmp_2_reg_6708 <= {{psum_V_1_fu_2184_p3[104:70]}};
        tmp_371_1_reg_6918 <= {{psum_V_1_fu_2184_p3[594:560]}};
        tmp_371_2_reg_7038 <= {{psum_V_1_fu_2184_p3[874:840]}};
        tmp_371_3_reg_7158 <= {{psum_V_1_fu_2184_p3[1154:1120]}};
        tmp_371_4_reg_7278 <= {{psum_V_1_fu_2184_p3[1434:1400]}};
        tmp_371_5_reg_7398 <= {{psum_V_1_fu_2184_p3[1714:1680]}};
        tmp_371_6_reg_7518 <= {{psum_V_1_fu_2184_p3[1994:1960]}};
        tmp_371_s_reg_6798 <= {{psum_V_1_fu_2184_p3[314:280]}};
        tmp_373_1_reg_6933 <= {{psum_V_1_fu_2184_p3[629:595]}};
        tmp_373_2_reg_7053 <= {{psum_V_1_fu_2184_p3[909:875]}};
        tmp_373_3_reg_7173 <= {{psum_V_1_fu_2184_p3[1189:1155]}};
        tmp_373_4_reg_7293 <= {{psum_V_1_fu_2184_p3[1469:1435]}};
        tmp_373_5_reg_7413 <= {{psum_V_1_fu_2184_p3[1749:1715]}};
        tmp_373_6_reg_7533 <= {{psum_V_1_fu_2184_p3[2029:1995]}};
        tmp_373_s_reg_6813 <= {{psum_V_1_fu_2184_p3[349:315]}};
        tmp_375_1_reg_6948 <= {{psum_V_1_fu_2184_p3[664:630]}};
        tmp_375_2_reg_7068 <= {{psum_V_1_fu_2184_p3[944:910]}};
        tmp_375_3_reg_7188 <= {{psum_V_1_fu_2184_p3[1224:1190]}};
        tmp_375_4_reg_7308 <= {{psum_V_1_fu_2184_p3[1504:1470]}};
        tmp_375_5_reg_7428 <= {{psum_V_1_fu_2184_p3[1784:1750]}};
        tmp_375_6_reg_7548 <= {{psum_V_1_fu_2184_p3[2064:2030]}};
        tmp_375_s_reg_6828 <= {{psum_V_1_fu_2184_p3[384:350]}};
        tmp_377_1_reg_6963 <= {{psum_V_1_fu_2184_p3[699:665]}};
        tmp_377_2_reg_7083 <= {{psum_V_1_fu_2184_p3[979:945]}};
        tmp_377_3_reg_7203 <= {{psum_V_1_fu_2184_p3[1259:1225]}};
        tmp_377_4_reg_7323 <= {{psum_V_1_fu_2184_p3[1539:1505]}};
        tmp_377_5_reg_7443 <= {{psum_V_1_fu_2184_p3[1819:1785]}};
        tmp_377_6_reg_7563 <= {{psum_V_1_fu_2184_p3[2099:2065]}};
        tmp_377_s_reg_6843 <= {{psum_V_1_fu_2184_p3[419:385]}};
        tmp_379_1_reg_6978 <= {{psum_V_1_fu_2184_p3[734:700]}};
        tmp_379_2_reg_7098 <= {{psum_V_1_fu_2184_p3[1014:980]}};
        tmp_379_3_reg_7218 <= {{psum_V_1_fu_2184_p3[1294:1260]}};
        tmp_379_4_reg_7338 <= {{psum_V_1_fu_2184_p3[1574:1540]}};
        tmp_379_5_reg_7458 <= {{psum_V_1_fu_2184_p3[1854:1820]}};
        tmp_379_6_reg_7578 <= {{psum_V_1_fu_2184_p3[2134:2100]}};
        tmp_379_s_reg_6858 <= {{psum_V_1_fu_2184_p3[454:420]}};
        tmp_381_1_reg_6993 <= {{psum_V_1_fu_2184_p3[769:735]}};
        tmp_381_2_reg_7113 <= {{psum_V_1_fu_2184_p3[1049:1015]}};
        tmp_381_3_reg_7233 <= {{psum_V_1_fu_2184_p3[1329:1295]}};
        tmp_381_4_reg_7353 <= {{psum_V_1_fu_2184_p3[1609:1575]}};
        tmp_381_5_reg_7473 <= {{psum_V_1_fu_2184_p3[1889:1855]}};
        tmp_381_6_reg_7593 <= {{psum_V_1_fu_2184_p3[2169:2135]}};
        tmp_381_s_reg_6873 <= {{psum_V_1_fu_2184_p3[489:455]}};
        tmp_383_1_reg_7008 <= {{psum_V_1_fu_2184_p3[804:770]}};
        tmp_383_2_reg_7128 <= {{psum_V_1_fu_2184_p3[1084:1050]}};
        tmp_383_3_reg_7248 <= {{psum_V_1_fu_2184_p3[1364:1330]}};
        tmp_383_4_reg_7368 <= {{psum_V_1_fu_2184_p3[1644:1610]}};
        tmp_383_5_reg_7488 <= {{psum_V_1_fu_2184_p3[1924:1890]}};
        tmp_383_6_reg_7608 <= {{psum_V_1_fu_2184_p3[2204:2170]}};
        tmp_383_s_reg_6888 <= {{psum_V_1_fu_2184_p3[524:490]}};
        tmp_385_1_reg_7023 <= {{psum_V_1_fu_2184_p3[839:805]}};
        tmp_385_2_reg_7143 <= {{psum_V_1_fu_2184_p3[1119:1085]}};
        tmp_385_3_reg_7263 <= {{psum_V_1_fu_2184_p3[1399:1365]}};
        tmp_385_4_reg_7383 <= {{psum_V_1_fu_2184_p3[1679:1645]}};
        tmp_385_5_reg_7503 <= {{psum_V_1_fu_2184_p3[1959:1925]}};
        tmp_385_6_reg_7623 <= {{psum_V_1_fu_2184_p3[2239:2205]}};
        tmp_385_s_reg_6903 <= {{psum_V_1_fu_2184_p3[559:525]}};
        tmp_3_reg_6723 <= {{psum_V_1_fu_2184_p3[139:105]}};
        tmp_4_reg_6738 <= {{psum_V_1_fu_2184_p3[174:140]}};
        tmp_5_reg_6753 <= {{psum_V_1_fu_2184_p3[209:175]}};
        tmp_6_reg_6768 <= {{psum_V_1_fu_2184_p3[244:210]}};
        tmp_7_reg_6783 <= {{psum_V_1_fu_2184_p3[279:245]}};
        trunc_ln886_100_reg_7408 <= trunc_ln886_100_fu_3869_p1;
        trunc_ln886_101_reg_7418 <= trunc_ln886_101_fu_3898_p1;
        trunc_ln886_102_reg_7423 <= trunc_ln886_102_fu_3902_p1;
        trunc_ln886_103_reg_7433 <= trunc_ln886_103_fu_3931_p1;
        trunc_ln886_104_reg_7438 <= trunc_ln886_104_fu_3935_p1;
        trunc_ln886_105_reg_7448 <= trunc_ln886_105_fu_3964_p1;
        trunc_ln886_106_reg_7453 <= trunc_ln886_106_fu_3968_p1;
        trunc_ln886_107_reg_7463 <= trunc_ln886_107_fu_3997_p1;
        trunc_ln886_108_reg_7468 <= trunc_ln886_108_fu_4001_p1;
        trunc_ln886_109_reg_7478 <= trunc_ln886_109_fu_4030_p1;
        trunc_ln886_10_reg_6733 <= trunc_ln886_10_fu_2384_p1;
        trunc_ln886_110_reg_7483 <= trunc_ln886_110_fu_4034_p1;
        trunc_ln886_111_reg_7493 <= trunc_ln886_111_fu_4063_p1;
        trunc_ln886_112_reg_7498 <= trunc_ln886_112_fu_4067_p1;
        trunc_ln886_113_reg_7508 <= trunc_ln886_113_fu_4096_p1;
        trunc_ln886_114_reg_7513 <= trunc_ln886_114_fu_4100_p1;
        trunc_ln886_115_reg_7523 <= trunc_ln886_115_fu_4129_p1;
        trunc_ln886_116_reg_7528 <= trunc_ln886_116_fu_4133_p1;
        trunc_ln886_117_reg_7538 <= trunc_ln886_117_fu_4162_p1;
        trunc_ln886_118_reg_7543 <= trunc_ln886_118_fu_4166_p1;
        trunc_ln886_119_reg_7553 <= trunc_ln886_119_fu_4195_p1;
        trunc_ln886_11_reg_6743 <= trunc_ln886_11_fu_2413_p1;
        trunc_ln886_120_reg_7558 <= trunc_ln886_120_fu_4199_p1;
        trunc_ln886_121_reg_7568 <= trunc_ln886_121_fu_4228_p1;
        trunc_ln886_122_reg_7573 <= trunc_ln886_122_fu_4232_p1;
        trunc_ln886_123_reg_7583 <= trunc_ln886_123_fu_4261_p1;
        trunc_ln886_124_reg_7588 <= trunc_ln886_124_fu_4265_p1;
        trunc_ln886_125_reg_7598 <= trunc_ln886_125_fu_4294_p1;
        trunc_ln886_126_reg_7603 <= trunc_ln886_126_fu_4298_p1;
        trunc_ln886_127_reg_7613 <= trunc_ln886_127_fu_4327_p1;
        trunc_ln886_128_reg_7618 <= trunc_ln886_128_fu_4331_p1;
        trunc_ln886_12_reg_6748 <= trunc_ln886_12_fu_2417_p1;
        trunc_ln886_13_reg_6758 <= trunc_ln886_13_fu_2446_p1;
        trunc_ln886_14_reg_6763 <= trunc_ln886_14_fu_2450_p1;
        trunc_ln886_15_reg_6773 <= trunc_ln886_15_fu_2479_p1;
        trunc_ln886_16_reg_6778 <= trunc_ln886_16_fu_2483_p1;
        trunc_ln886_17_reg_6788 <= trunc_ln886_17_fu_2512_p1;
        trunc_ln886_18_reg_6793 <= trunc_ln886_18_fu_2516_p1;
        trunc_ln886_19_reg_6803 <= trunc_ln886_19_fu_2545_p1;
        trunc_ln886_1_reg_6673 <= trunc_ln886_1_fu_2258_p1;
        trunc_ln886_20_reg_6808 <= trunc_ln886_20_fu_2549_p1;
        trunc_ln886_21_reg_6818 <= trunc_ln886_21_fu_2578_p1;
        trunc_ln886_22_reg_6823 <= trunc_ln886_22_fu_2582_p1;
        trunc_ln886_23_reg_6833 <= trunc_ln886_23_fu_2611_p1;
        trunc_ln886_24_reg_6838 <= trunc_ln886_24_fu_2615_p1;
        trunc_ln886_25_reg_6848 <= trunc_ln886_25_fu_2644_p1;
        trunc_ln886_26_reg_6853 <= trunc_ln886_26_fu_2648_p1;
        trunc_ln886_27_reg_6863 <= trunc_ln886_27_fu_2677_p1;
        trunc_ln886_28_reg_6868 <= trunc_ln886_28_fu_2681_p1;
        trunc_ln886_29_reg_6878 <= trunc_ln886_29_fu_2710_p1;
        trunc_ln886_2_reg_6678 <= trunc_ln886_2_fu_2262_p1;
        trunc_ln886_30_reg_6883 <= trunc_ln886_30_fu_2714_p1;
        trunc_ln886_31_reg_6893 <= trunc_ln886_31_fu_2743_p1;
        trunc_ln886_32_reg_6898 <= trunc_ln886_32_fu_2747_p1;
        trunc_ln886_33_reg_6908 <= trunc_ln886_33_fu_2776_p1;
        trunc_ln886_34_reg_6913 <= trunc_ln886_34_fu_2780_p1;
        trunc_ln886_35_reg_6923 <= trunc_ln886_35_fu_2809_p1;
        trunc_ln886_36_reg_6928 <= trunc_ln886_36_fu_2813_p1;
        trunc_ln886_37_reg_6938 <= trunc_ln886_37_fu_2842_p1;
        trunc_ln886_38_reg_6943 <= trunc_ln886_38_fu_2846_p1;
        trunc_ln886_39_reg_6953 <= trunc_ln886_39_fu_2875_p1;
        trunc_ln886_3_reg_6683 <= trunc_ln886_3_fu_2281_p1;
        trunc_ln886_40_reg_6958 <= trunc_ln886_40_fu_2879_p1;
        trunc_ln886_41_reg_6968 <= trunc_ln886_41_fu_2908_p1;
        trunc_ln886_42_reg_6973 <= trunc_ln886_42_fu_2912_p1;
        trunc_ln886_43_reg_6983 <= trunc_ln886_43_fu_2941_p1;
        trunc_ln886_44_reg_6988 <= trunc_ln886_44_fu_2945_p1;
        trunc_ln886_45_reg_6998 <= trunc_ln886_45_fu_2974_p1;
        trunc_ln886_46_reg_7003 <= trunc_ln886_46_fu_2978_p1;
        trunc_ln886_47_reg_7013 <= trunc_ln886_47_fu_3007_p1;
        trunc_ln886_48_reg_7018 <= trunc_ln886_48_fu_3011_p1;
        trunc_ln886_49_reg_7028 <= trunc_ln886_49_fu_3040_p1;
        trunc_ln886_4_reg_6688 <= trunc_ln886_4_fu_2285_p1;
        trunc_ln886_50_reg_7033 <= trunc_ln886_50_fu_3044_p1;
        trunc_ln886_51_reg_7043 <= trunc_ln886_51_fu_3073_p1;
        trunc_ln886_52_reg_7048 <= trunc_ln886_52_fu_3077_p1;
        trunc_ln886_53_reg_7058 <= trunc_ln886_53_fu_3106_p1;
        trunc_ln886_54_reg_7063 <= trunc_ln886_54_fu_3110_p1;
        trunc_ln886_55_reg_7073 <= trunc_ln886_55_fu_3139_p1;
        trunc_ln886_56_reg_7078 <= trunc_ln886_56_fu_3143_p1;
        trunc_ln886_57_reg_7088 <= trunc_ln886_57_fu_3172_p1;
        trunc_ln886_58_reg_7093 <= trunc_ln886_58_fu_3176_p1;
        trunc_ln886_59_reg_7103 <= trunc_ln886_59_fu_3205_p1;
        trunc_ln886_5_reg_6698 <= trunc_ln886_5_fu_2314_p1;
        trunc_ln886_60_reg_7108 <= trunc_ln886_60_fu_3209_p1;
        trunc_ln886_61_reg_7118 <= trunc_ln886_61_fu_3238_p1;
        trunc_ln886_62_reg_7123 <= trunc_ln886_62_fu_3242_p1;
        trunc_ln886_63_reg_7133 <= trunc_ln886_63_fu_3271_p1;
        trunc_ln886_64_reg_7138 <= trunc_ln886_64_fu_3275_p1;
        trunc_ln886_65_reg_7148 <= trunc_ln886_65_fu_3304_p1;
        trunc_ln886_66_reg_7153 <= trunc_ln886_66_fu_3308_p1;
        trunc_ln886_67_reg_7163 <= trunc_ln886_67_fu_3337_p1;
        trunc_ln886_68_reg_7168 <= trunc_ln886_68_fu_3341_p1;
        trunc_ln886_69_reg_7178 <= trunc_ln886_69_fu_3370_p1;
        trunc_ln886_6_reg_6703 <= trunc_ln886_6_fu_2318_p1;
        trunc_ln886_70_reg_7183 <= trunc_ln886_70_fu_3374_p1;
        trunc_ln886_71_reg_7193 <= trunc_ln886_71_fu_3403_p1;
        trunc_ln886_72_reg_7198 <= trunc_ln886_72_fu_3407_p1;
        trunc_ln886_73_reg_7208 <= trunc_ln886_73_fu_3436_p1;
        trunc_ln886_74_reg_7213 <= trunc_ln886_74_fu_3440_p1;
        trunc_ln886_75_reg_7223 <= trunc_ln886_75_fu_3469_p1;
        trunc_ln886_76_reg_7228 <= trunc_ln886_76_fu_3473_p1;
        trunc_ln886_77_reg_7238 <= trunc_ln886_77_fu_3502_p1;
        trunc_ln886_78_reg_7243 <= trunc_ln886_78_fu_3506_p1;
        trunc_ln886_79_reg_7253 <= trunc_ln886_79_fu_3535_p1;
        trunc_ln886_7_reg_6713 <= trunc_ln886_7_fu_2347_p1;
        trunc_ln886_80_reg_7258 <= trunc_ln886_80_fu_3539_p1;
        trunc_ln886_81_reg_7268 <= trunc_ln886_81_fu_3568_p1;
        trunc_ln886_82_reg_7273 <= trunc_ln886_82_fu_3572_p1;
        trunc_ln886_83_reg_7283 <= trunc_ln886_83_fu_3601_p1;
        trunc_ln886_84_reg_7288 <= trunc_ln886_84_fu_3605_p1;
        trunc_ln886_85_reg_7298 <= trunc_ln886_85_fu_3634_p1;
        trunc_ln886_86_reg_7303 <= trunc_ln886_86_fu_3638_p1;
        trunc_ln886_87_reg_7313 <= trunc_ln886_87_fu_3667_p1;
        trunc_ln886_88_reg_7318 <= trunc_ln886_88_fu_3671_p1;
        trunc_ln886_89_reg_7328 <= trunc_ln886_89_fu_3700_p1;
        trunc_ln886_8_reg_6718 <= trunc_ln886_8_fu_2351_p1;
        trunc_ln886_90_reg_7333 <= trunc_ln886_90_fu_3704_p1;
        trunc_ln886_91_reg_7343 <= trunc_ln886_91_fu_3733_p1;
        trunc_ln886_92_reg_7348 <= trunc_ln886_92_fu_3737_p1;
        trunc_ln886_93_reg_7358 <= trunc_ln886_93_fu_3766_p1;
        trunc_ln886_94_reg_7363 <= trunc_ln886_94_fu_3770_p1;
        trunc_ln886_95_reg_7373 <= trunc_ln886_95_fu_3799_p1;
        trunc_ln886_96_reg_7378 <= trunc_ln886_96_fu_3803_p1;
        trunc_ln886_97_reg_7388 <= trunc_ln886_97_fu_3832_p1;
        trunc_ln886_98_reg_7393 <= trunc_ln886_98_fu_3836_p1;
        trunc_ln886_99_reg_7403 <= trunc_ln886_99_fu_3865_p1;
        trunc_ln886_9_reg_6728 <= trunc_ln886_9_fu_2380_p1;
        trunc_ln886_reg_6668 <= trunc_ln886_fu_2254_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln93_reg_5888_pp0_iter3_reg <= icmp_ln93_reg_5888_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln93_reg_5888_pp0_iter3_reg == 1'd0))) begin
        psum_V_fu_620 <= psum_V_5_7_fu_4947_p65;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (icmp_ln93_reg_5888 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        tmp_s_reg_6032 <= {{gemm_stream_dout[31:16]}};
        trunc_ln126_10_reg_6087 <= {{gemm_stream_dout[207:192]}};
        trunc_ln126_11_reg_6092 <= {{gemm_stream_dout[223:208]}};
        trunc_ln126_12_reg_6097 <= {{gemm_stream_dout[239:224]}};
        trunc_ln126_13_reg_6102 <= {{gemm_stream_dout[255:240]}};
        trunc_ln126_14_reg_6107 <= {{gemm_stream_dout[271:256]}};
        trunc_ln126_15_reg_6112 <= {{gemm_stream_dout[287:272]}};
        trunc_ln126_16_reg_6117 <= {{gemm_stream_dout[303:288]}};
        trunc_ln126_17_reg_6122 <= {{gemm_stream_dout[319:304]}};
        trunc_ln126_18_reg_6127 <= {{gemm_stream_dout[335:320]}};
        trunc_ln126_19_reg_6132 <= {{gemm_stream_dout[351:336]}};
        trunc_ln126_1_reg_6037 <= {{gemm_stream_dout[47:32]}};
        trunc_ln126_20_reg_6137 <= {{gemm_stream_dout[367:352]}};
        trunc_ln126_21_reg_6142 <= {{gemm_stream_dout[383:368]}};
        trunc_ln126_22_reg_6147 <= {{gemm_stream_dout[399:384]}};
        trunc_ln126_23_reg_6152 <= {{gemm_stream_dout[415:400]}};
        trunc_ln126_24_reg_6157 <= {{gemm_stream_dout[431:416]}};
        trunc_ln126_25_reg_6162 <= {{gemm_stream_dout[447:432]}};
        trunc_ln126_26_reg_6167 <= {{gemm_stream_dout[463:448]}};
        trunc_ln126_27_reg_6172 <= {{gemm_stream_dout[479:464]}};
        trunc_ln126_28_reg_6177 <= {{gemm_stream_dout[495:480]}};
        trunc_ln126_29_reg_6182 <= {{gemm_stream_dout[511:496]}};
        trunc_ln126_2_reg_6042 <= {{gemm_stream_dout[63:48]}};
        trunc_ln126_30_reg_6187 <= {{gemm_stream_dout[527:512]}};
        trunc_ln126_31_reg_6192 <= {{gemm_stream_dout[543:528]}};
        trunc_ln126_32_reg_6197 <= {{gemm_stream_dout[559:544]}};
        trunc_ln126_33_reg_6202 <= {{gemm_stream_dout[575:560]}};
        trunc_ln126_34_reg_6207 <= {{gemm_stream_dout[591:576]}};
        trunc_ln126_35_reg_6212 <= {{gemm_stream_dout[607:592]}};
        trunc_ln126_36_reg_6217 <= {{gemm_stream_dout[623:608]}};
        trunc_ln126_37_reg_6222 <= {{gemm_stream_dout[639:624]}};
        trunc_ln126_38_reg_6227 <= {{gemm_stream_dout[655:640]}};
        trunc_ln126_39_reg_6232 <= {{gemm_stream_dout[671:656]}};
        trunc_ln126_3_reg_6047 <= {{gemm_stream_dout[79:64]}};
        trunc_ln126_40_reg_6237 <= {{gemm_stream_dout[687:672]}};
        trunc_ln126_41_reg_6242 <= {{gemm_stream_dout[703:688]}};
        trunc_ln126_42_reg_6247 <= {{gemm_stream_dout[719:704]}};
        trunc_ln126_43_reg_6252 <= {{gemm_stream_dout[735:720]}};
        trunc_ln126_44_reg_6257 <= {{gemm_stream_dout[751:736]}};
        trunc_ln126_45_reg_6262 <= {{gemm_stream_dout[767:752]}};
        trunc_ln126_46_reg_6267 <= {{gemm_stream_dout[783:768]}};
        trunc_ln126_47_reg_6272 <= {{gemm_stream_dout[799:784]}};
        trunc_ln126_48_reg_6277 <= {{gemm_stream_dout[815:800]}};
        trunc_ln126_49_reg_6282 <= {{gemm_stream_dout[831:816]}};
        trunc_ln126_4_reg_6052 <= {{gemm_stream_dout[95:80]}};
        trunc_ln126_50_reg_6287 <= {{gemm_stream_dout[847:832]}};
        trunc_ln126_51_reg_6292 <= {{gemm_stream_dout[863:848]}};
        trunc_ln126_52_reg_6297 <= {{gemm_stream_dout[879:864]}};
        trunc_ln126_53_reg_6302 <= {{gemm_stream_dout[895:880]}};
        trunc_ln126_54_reg_6307 <= {{gemm_stream_dout[911:896]}};
        trunc_ln126_55_reg_6312 <= {{gemm_stream_dout[927:912]}};
        trunc_ln126_56_reg_6317 <= {{gemm_stream_dout[943:928]}};
        trunc_ln126_57_reg_6322 <= {{gemm_stream_dout[959:944]}};
        trunc_ln126_58_reg_6327 <= {{gemm_stream_dout[975:960]}};
        trunc_ln126_59_reg_6332 <= {{gemm_stream_dout[991:976]}};
        trunc_ln126_5_reg_6057 <= {{gemm_stream_dout[111:96]}};
        trunc_ln126_6_reg_6062 <= {{gemm_stream_dout[127:112]}};
        trunc_ln126_7_reg_6067 <= {{gemm_stream_dout[143:128]}};
        trunc_ln126_8_reg_6072 <= {{gemm_stream_dout[159:144]}};
        trunc_ln126_9_reg_6077 <= {{gemm_stream_dout[175:160]}};
        trunc_ln126_s_reg_6082 <= {{gemm_stream_dout[191:176]}};
        trunc_ln145_63_reg_6027 <= {{gemm_stream_dout[1023:1008]}};
        trunc_ln145_reg_6017 <= trunc_ln145_fu_932_p1;
        trunc_ln145_s_reg_6022 <= {{gemm_stream_dout[1007:992]}};
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0))) begin
        ap_ST_iter1_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_iter1_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_cyc_1 = 22'd0;
    end else begin
        ap_sig_allocacmp_cyc_1 = cyc_fu_612;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln93_reg_5888_pp0_iter3_reg == 1'd0))) begin
        ap_sig_allocacmp_psum_V_load = psum_V_5_7_fu_4947_p65;
    end else begin
        ap_sig_allocacmp_psum_V_load = psum_V_fu_620;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln93_reg_5888_pp0_iter2_reg == 1'd0))) begin
        if ((icmp_ln146_fu_4357_p2 == 1'd1)) begin
            ap_sig_allocacmp_sub_cyc_load = 32'd0;
        end else if ((icmp_ln146_fu_4357_p2 == 1'd0)) begin
            ap_sig_allocacmp_sub_cyc_load = add_ln146_reg_6662;
        end else begin
            ap_sig_allocacmp_sub_cyc_load = sub_cyc_fu_616;
        end
    end else begin
        ap_sig_allocacmp_sub_cyc_load = sub_cyc_fu_616;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_5888 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        gemm_stream_blk_n = gemm_stream_empty_n;
    end else begin
        gemm_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (icmp_ln93_reg_5888 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        gemm_stream_read = 1'b1;
    end else begin
        gemm_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op864_write_state5 == 1'b1))) begin
        o1_stream_blk_n = o1_stream_full_n;
    end else begin
        o1_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op864_write_state5 == 1'b1))) begin
        o1_stream_write = 1'b1;
    end else begin
        o1_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op866_write_state5 == 1'b1))) begin
        o2_stream_blk_n = o2_stream_full_n;
    end else begin
        o2_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op866_write_state5 == 1'b1))) begin
        o2_stream_write = 1'b1;
    end else begin
        o2_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        s1_stream_TDATA_blk_n = s1_stream_TVALID;
    end else begin
        s1_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0))) begin
        s1_stream_TREADY = 1'b1;
    end else begin
        s1_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        s2_stream_TDATA_blk_n = s2_stream_TVALID;
    end else begin
        s2_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0))) begin
        s2_stream_TREADY = 1'b1;
    end else begin
        s2_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        s_stream_TDATA_blk_n = s_stream_TVALID;
    end else begin
        s_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln93_fu_687_p2 == 1'd0))) begin
        s_stream_TREADY = 1'b1;
    end else begin
        s_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0))) & ~(((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~(((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) & ~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & ((1'b0 == ap_CS_iter1_fsm_state2) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln93_reg_5888_pp0_iter3_reg == 1'd1)) | (~(((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign add_ln146_fu_2175_p2 = (ap_sig_allocacmp_sub_cyc_load + 32'd1);

assign add_ln886_100_fu_4816_p2 = (add_ln886_99_fu_4812_p2 + tmp_373_5_reg_7413);

assign add_ln886_101_fu_4821_p2 = (trunc_ln886_101_reg_7418 + trunc_ln886_102_reg_7423);

assign add_ln886_102_fu_4825_p2 = (add_ln886_101_fu_4821_p2 + tmp_375_5_reg_7428);

assign add_ln886_103_fu_4830_p2 = (trunc_ln886_103_reg_7433 + trunc_ln886_104_reg_7438);

assign add_ln886_104_fu_4834_p2 = (add_ln886_103_fu_4830_p2 + tmp_377_5_reg_7443);

assign add_ln886_105_fu_4839_p2 = (trunc_ln886_105_reg_7448 + trunc_ln886_106_reg_7453);

assign add_ln886_106_fu_4843_p2 = (add_ln886_105_fu_4839_p2 + tmp_379_5_reg_7458);

assign add_ln886_107_fu_4848_p2 = (trunc_ln886_107_reg_7463 + trunc_ln886_108_reg_7468);

assign add_ln886_108_fu_4852_p2 = (add_ln886_107_fu_4848_p2 + tmp_381_5_reg_7473);

assign add_ln886_109_fu_4857_p2 = (trunc_ln886_109_reg_7478 + trunc_ln886_110_reg_7483);

assign add_ln886_10_fu_4384_p2 = (add_ln886_9_fu_4380_p2 + tmp_1_reg_6693);

assign add_ln886_110_fu_4861_p2 = (add_ln886_109_fu_4857_p2 + tmp_383_5_reg_7488);

assign add_ln886_111_fu_4866_p2 = (trunc_ln886_111_reg_7493 + trunc_ln886_112_reg_7498);

assign add_ln886_112_fu_4870_p2 = (add_ln886_111_fu_4866_p2 + tmp_385_5_reg_7503);

assign add_ln886_113_fu_4879_p2 = (add_ln886_7_fu_4875_p2 + tmp_371_6_reg_7518);

assign add_ln886_114_fu_4884_p2 = (trunc_ln886_115_reg_7523 + trunc_ln886_116_reg_7528);

assign add_ln886_115_fu_4888_p2 = (add_ln886_114_fu_4884_p2 + tmp_373_6_reg_7533);

assign add_ln886_116_fu_4893_p2 = (trunc_ln886_117_reg_7538 + trunc_ln886_118_reg_7543);

assign add_ln886_117_fu_4897_p2 = (add_ln886_116_fu_4893_p2 + tmp_375_6_reg_7548);

assign add_ln886_118_fu_4902_p2 = (trunc_ln886_119_reg_7553 + trunc_ln886_120_reg_7558);

assign add_ln886_119_fu_4906_p2 = (add_ln886_118_fu_4902_p2 + tmp_377_6_reg_7563);

assign add_ln886_11_fu_4389_p2 = (trunc_ln886_5_reg_6698 + trunc_ln886_6_reg_6703);

assign add_ln886_120_fu_4911_p2 = (trunc_ln886_121_reg_7568 + trunc_ln886_122_reg_7573);

assign add_ln886_121_fu_4915_p2 = (add_ln886_120_fu_4911_p2 + tmp_379_6_reg_7578);

assign add_ln886_122_fu_4920_p2 = (trunc_ln886_123_reg_7583 + trunc_ln886_124_reg_7588);

assign add_ln886_123_fu_4924_p2 = (add_ln886_122_fu_4920_p2 + tmp_381_6_reg_7593);

assign add_ln886_124_fu_4929_p2 = (trunc_ln886_125_reg_7598 + trunc_ln886_126_reg_7603);

assign add_ln886_125_fu_4933_p2 = (add_ln886_124_fu_4929_p2 + tmp_383_6_reg_7608);

assign add_ln886_126_fu_4938_p2 = (trunc_ln886_127_reg_7613 + trunc_ln886_128_reg_7618);

assign add_ln886_127_fu_4942_p2 = (add_ln886_126_fu_4938_p2 + tmp_385_6_reg_7623);

assign add_ln886_12_fu_4393_p2 = (add_ln886_11_fu_4389_p2 + tmp_2_reg_6708);

assign add_ln886_13_fu_4398_p2 = (trunc_ln886_7_reg_6713 + trunc_ln886_8_reg_6718);

assign add_ln886_14_fu_4402_p2 = (add_ln886_13_fu_4398_p2 + tmp_3_reg_6723);

assign add_ln886_15_fu_4407_p2 = (trunc_ln886_9_reg_6728 + trunc_ln886_10_reg_6733);

assign add_ln886_16_fu_4411_p2 = (add_ln886_15_fu_4407_p2 + tmp_4_reg_6738);

assign add_ln886_17_fu_4416_p2 = (trunc_ln886_11_reg_6743 + trunc_ln886_12_reg_6748);

assign add_ln886_18_fu_4420_p2 = (add_ln886_17_fu_4416_p2 + tmp_5_reg_6753);

assign add_ln886_19_fu_4425_p2 = (trunc_ln886_13_reg_6758 + trunc_ln886_14_reg_6763);

assign add_ln886_1_fu_4443_p2 = (trunc_ln886_17_reg_6788 + trunc_ln886_18_reg_6793);

assign add_ln886_20_fu_4429_p2 = (add_ln886_19_fu_4425_p2 + tmp_6_reg_6768);

assign add_ln886_21_fu_4434_p2 = (trunc_ln886_15_reg_6773 + trunc_ln886_16_reg_6778);

assign add_ln886_22_fu_4438_p2 = (add_ln886_21_fu_4434_p2 + tmp_7_reg_6783);

assign add_ln886_23_fu_4447_p2 = (add_ln886_1_fu_4443_p2 + tmp_371_s_reg_6798);

assign add_ln886_24_fu_4452_p2 = (trunc_ln886_19_reg_6803 + trunc_ln886_20_reg_6808);

assign add_ln886_25_fu_4456_p2 = (add_ln886_24_fu_4452_p2 + tmp_373_s_reg_6813);

assign add_ln886_26_fu_4461_p2 = (trunc_ln886_21_reg_6818 + trunc_ln886_22_reg_6823);

assign add_ln886_27_fu_4465_p2 = (add_ln886_26_fu_4461_p2 + tmp_375_s_reg_6828);

assign add_ln886_28_fu_4470_p2 = (trunc_ln886_23_reg_6833 + trunc_ln886_24_reg_6838);

assign add_ln886_29_fu_4474_p2 = (add_ln886_28_fu_4470_p2 + tmp_377_s_reg_6843);

assign add_ln886_2_fu_4515_p2 = (trunc_ln886_33_reg_6908 + trunc_ln886_34_reg_6913);

assign add_ln886_30_fu_4479_p2 = (trunc_ln886_25_reg_6848 + trunc_ln886_26_reg_6853);

assign add_ln886_31_fu_4483_p2 = (add_ln886_30_fu_4479_p2 + tmp_379_s_reg_6858);

assign add_ln886_32_fu_4488_p2 = (trunc_ln886_27_reg_6863 + trunc_ln886_28_reg_6868);

assign add_ln886_33_fu_4492_p2 = (add_ln886_32_fu_4488_p2 + tmp_381_s_reg_6873);

assign add_ln886_34_fu_4497_p2 = (trunc_ln886_29_reg_6878 + trunc_ln886_30_reg_6883);

assign add_ln886_35_fu_4501_p2 = (add_ln886_34_fu_4497_p2 + tmp_383_s_reg_6888);

assign add_ln886_36_fu_4506_p2 = (trunc_ln886_31_reg_6893 + trunc_ln886_32_reg_6898);

assign add_ln886_37_fu_4510_p2 = (add_ln886_36_fu_4506_p2 + tmp_385_s_reg_6903);

assign add_ln886_38_fu_4519_p2 = (add_ln886_2_fu_4515_p2 + tmp_371_1_reg_6918);

assign add_ln886_39_fu_4524_p2 = (trunc_ln886_35_reg_6923 + trunc_ln886_36_reg_6928);

assign add_ln886_3_fu_4587_p2 = (trunc_ln886_49_reg_7028 + trunc_ln886_50_reg_7033);

assign add_ln886_40_fu_4528_p2 = (add_ln886_39_fu_4524_p2 + tmp_373_1_reg_6933);

assign add_ln886_41_fu_4533_p2 = (trunc_ln886_37_reg_6938 + trunc_ln886_38_reg_6943);

assign add_ln886_42_fu_4537_p2 = (add_ln886_41_fu_4533_p2 + tmp_375_1_reg_6948);

assign add_ln886_43_fu_4542_p2 = (trunc_ln886_39_reg_6953 + trunc_ln886_40_reg_6958);

assign add_ln886_44_fu_4546_p2 = (add_ln886_43_fu_4542_p2 + tmp_377_1_reg_6963);

assign add_ln886_45_fu_4551_p2 = (trunc_ln886_41_reg_6968 + trunc_ln886_42_reg_6973);

assign add_ln886_46_fu_4555_p2 = (add_ln886_45_fu_4551_p2 + tmp_379_1_reg_6978);

assign add_ln886_47_fu_4560_p2 = (trunc_ln886_43_reg_6983 + trunc_ln886_44_reg_6988);

assign add_ln886_48_fu_4564_p2 = (add_ln886_47_fu_4560_p2 + tmp_381_1_reg_6993);

assign add_ln886_49_fu_4569_p2 = (trunc_ln886_45_reg_6998 + trunc_ln886_46_reg_7003);

assign add_ln886_4_fu_4659_p2 = (trunc_ln886_65_reg_7148 + trunc_ln886_66_reg_7153);

assign add_ln886_50_fu_4573_p2 = (add_ln886_49_fu_4569_p2 + tmp_383_1_reg_7008);

assign add_ln886_51_fu_4578_p2 = (trunc_ln886_47_reg_7013 + trunc_ln886_48_reg_7018);

assign add_ln886_52_fu_4582_p2 = (add_ln886_51_fu_4578_p2 + tmp_385_1_reg_7023);

assign add_ln886_53_fu_4591_p2 = (add_ln886_3_fu_4587_p2 + tmp_371_2_reg_7038);

assign add_ln886_54_fu_4596_p2 = (trunc_ln886_51_reg_7043 + trunc_ln886_52_reg_7048);

assign add_ln886_55_fu_4600_p2 = (add_ln886_54_fu_4596_p2 + tmp_373_2_reg_7053);

assign add_ln886_56_fu_4605_p2 = (trunc_ln886_53_reg_7058 + trunc_ln886_54_reg_7063);

assign add_ln886_57_fu_4609_p2 = (add_ln886_56_fu_4605_p2 + tmp_375_2_reg_7068);

assign add_ln886_58_fu_4614_p2 = (trunc_ln886_55_reg_7073 + trunc_ln886_56_reg_7078);

assign add_ln886_59_fu_4618_p2 = (add_ln886_58_fu_4614_p2 + tmp_377_2_reg_7083);

assign add_ln886_5_fu_4731_p2 = (trunc_ln886_81_reg_7268 + trunc_ln886_82_reg_7273);

assign add_ln886_60_fu_4623_p2 = (trunc_ln886_57_reg_7088 + trunc_ln886_58_reg_7093);

assign add_ln886_61_fu_4627_p2 = (add_ln886_60_fu_4623_p2 + tmp_379_2_reg_7098);

assign add_ln886_62_fu_4632_p2 = (trunc_ln886_59_reg_7103 + trunc_ln886_60_reg_7108);

assign add_ln886_63_fu_4636_p2 = (add_ln886_62_fu_4632_p2 + tmp_381_2_reg_7113);

assign add_ln886_64_fu_4641_p2 = (trunc_ln886_61_reg_7118 + trunc_ln886_62_reg_7123);

assign add_ln886_65_fu_4645_p2 = (add_ln886_64_fu_4641_p2 + tmp_383_2_reg_7128);

assign add_ln886_66_fu_4650_p2 = (trunc_ln886_63_reg_7133 + trunc_ln886_64_reg_7138);

assign add_ln886_67_fu_4654_p2 = (add_ln886_66_fu_4650_p2 + tmp_385_2_reg_7143);

assign add_ln886_68_fu_4663_p2 = (add_ln886_4_fu_4659_p2 + tmp_371_3_reg_7158);

assign add_ln886_69_fu_4668_p2 = (trunc_ln886_67_reg_7163 + trunc_ln886_68_reg_7168);

assign add_ln886_6_fu_4803_p2 = (trunc_ln886_97_reg_7388 + trunc_ln886_98_reg_7393);

assign add_ln886_70_fu_4672_p2 = (add_ln886_69_fu_4668_p2 + tmp_373_3_reg_7173);

assign add_ln886_71_fu_4677_p2 = (trunc_ln886_69_reg_7178 + trunc_ln886_70_reg_7183);

assign add_ln886_72_fu_4681_p2 = (add_ln886_71_fu_4677_p2 + tmp_375_3_reg_7188);

assign add_ln886_73_fu_4686_p2 = (trunc_ln886_71_reg_7193 + trunc_ln886_72_reg_7198);

assign add_ln886_74_fu_4690_p2 = (add_ln886_73_fu_4686_p2 + tmp_377_3_reg_7203);

assign add_ln886_75_fu_4695_p2 = (trunc_ln886_73_reg_7208 + trunc_ln886_74_reg_7213);

assign add_ln886_76_fu_4699_p2 = (add_ln886_75_fu_4695_p2 + tmp_379_3_reg_7218);

assign add_ln886_77_fu_4704_p2 = (trunc_ln886_75_reg_7223 + trunc_ln886_76_reg_7228);

assign add_ln886_78_fu_4708_p2 = (add_ln886_77_fu_4704_p2 + tmp_381_3_reg_7233);

assign add_ln886_79_fu_4713_p2 = (trunc_ln886_77_reg_7238 + trunc_ln886_78_reg_7243);

assign add_ln886_7_fu_4875_p2 = (trunc_ln886_113_reg_7508 + trunc_ln886_114_reg_7513);

assign add_ln886_80_fu_4717_p2 = (add_ln886_79_fu_4713_p2 + tmp_383_3_reg_7248);

assign add_ln886_81_fu_4722_p2 = (trunc_ln886_79_reg_7253 + trunc_ln886_80_reg_7258);

assign add_ln886_82_fu_4726_p2 = (add_ln886_81_fu_4722_p2 + tmp_385_3_reg_7263);

assign add_ln886_83_fu_4735_p2 = (add_ln886_5_fu_4731_p2 + tmp_371_4_reg_7278);

assign add_ln886_84_fu_4740_p2 = (trunc_ln886_83_reg_7283 + trunc_ln886_84_reg_7288);

assign add_ln886_85_fu_4744_p2 = (add_ln886_84_fu_4740_p2 + tmp_373_4_reg_7293);

assign add_ln886_86_fu_4749_p2 = (trunc_ln886_85_reg_7298 + trunc_ln886_86_reg_7303);

assign add_ln886_87_fu_4753_p2 = (add_ln886_86_fu_4749_p2 + tmp_375_4_reg_7308);

assign add_ln886_88_fu_4758_p2 = (trunc_ln886_87_reg_7313 + trunc_ln886_88_reg_7318);

assign add_ln886_89_fu_4762_p2 = (add_ln886_88_fu_4758_p2 + tmp_377_4_reg_7323);

assign add_ln886_8_fu_4375_p2 = (add_ln886_fu_4371_p2 + trunc_ln886_2_reg_6678);

assign add_ln886_90_fu_4767_p2 = (trunc_ln886_89_reg_7328 + trunc_ln886_90_reg_7333);

assign add_ln886_91_fu_4771_p2 = (add_ln886_90_fu_4767_p2 + tmp_379_4_reg_7338);

assign add_ln886_92_fu_4776_p2 = (trunc_ln886_91_reg_7343 + trunc_ln886_92_reg_7348);

assign add_ln886_93_fu_4780_p2 = (add_ln886_92_fu_4776_p2 + tmp_381_4_reg_7353);

assign add_ln886_94_fu_4785_p2 = (trunc_ln886_93_reg_7358 + trunc_ln886_94_reg_7363);

assign add_ln886_95_fu_4789_p2 = (add_ln886_94_fu_4785_p2 + tmp_383_4_reg_7368);

assign add_ln886_96_fu_4794_p2 = (trunc_ln886_95_reg_7373 + trunc_ln886_96_reg_7378);

assign add_ln886_97_fu_4798_p2 = (add_ln886_96_fu_4794_p2 + tmp_385_4_reg_7383);

assign add_ln886_98_fu_4807_p2 = (add_ln886_6_fu_4803_p2 + tmp_371_5_reg_7398);

assign add_ln886_99_fu_4812_p2 = (trunc_ln886_99_reg_7403 + trunc_ln886_100_reg_7408);

assign add_ln886_9_fu_4380_p2 = (trunc_ln886_3_reg_6683 + trunc_ln886_4_reg_6688);

assign add_ln886_fu_4371_p2 = (trunc_ln886_reg_6668 + trunc_ln886_1_reg_6673);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_5140 = (~((ap_start_int == 1'b0) | ((icmp_ln93_reg_5888 == 1'd0) & (gemm_stream_empty_n == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((s2_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((s1_stream_TVALID == 1'b0) & (icmp_ln93_fu_687_p2 == 1'd0)) | ((icmp_ln93_fu_687_p2 == 1'd0) & (s_stream_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & (((ap_predicate_op866_write_state5 == 1'b1) & (o2_stream_full_n == 1'b0)) | ((ap_predicate_op864_write_state5 == 1'b1) & (o1_stream_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op864_write_state5 = ((icmp_ln146_reg_7628 == 1'd1) & (icmp_ln93_reg_5888_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op866_write_state5 = ((icmp_ln146_reg_7628 == 1'd1) & (icmp_ln93_reg_5888_pp0_iter3_reg == 1'd0));
end

assign cyc_2_fu_693_p2 = (ap_sig_allocacmp_cyc_1 + 22'd1);

assign icmp_ln143_fu_921_p2 = ((ap_sig_allocacmp_cyc_1 < 22'd186368) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_4357_p2 = ((add_ln146_reg_6662 == select_ln146_fu_4349_p3) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_687_p2 = ((ap_sig_allocacmp_cyc_1 == select_ln91) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_1569_p2 = ((ap_sig_allocacmp_sub_cyc_load == 32'd0) ? 1'b1 : 1'b0);

assign o1_stream_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln75_61_fu_5699_p4}, {trunc_ln75_59_fu_5679_p4}}, {trunc_ln75_57_fu_5659_p4}}, {trunc_ln75_55_fu_5639_p4}}, {trunc_ln75_53_fu_5619_p4}}, {trunc_ln75_51_fu_5599_p4}}, {trunc_ln75_49_fu_5579_p4}}, {trunc_ln75_47_fu_5559_p4}}, {trunc_ln75_45_fu_5539_p4}}, {trunc_ln75_43_fu_5519_p4}}, {trunc_ln75_41_fu_5499_p4}}, {trunc_ln75_39_fu_5479_p4}}, {trunc_ln75_37_fu_5459_p4}}, {trunc_ln75_35_fu_5439_p4}}, {trunc_ln75_33_fu_5419_p4}}, {trunc_ln75_31_fu_5399_p4}}, {trunc_ln75_29_fu_5379_p4}}, {trunc_ln75_27_fu_5359_p4}}, {trunc_ln75_25_fu_5339_p4}}, {trunc_ln75_23_fu_5319_p4}}, {trunc_ln75_21_fu_5299_p4}}, {trunc_ln75_19_fu_5279_p4}}, {trunc_ln75_17_fu_5259_p4}}, {trunc_ln75_15_fu_5239_p4}}, {trunc_ln75_13_fu_5219_p4}}, {trunc_ln75_11_fu_5199_p4}}, {trunc_ln75_s_fu_5179_p4}}, {trunc_ln75_8_fu_5159_p4}}, {trunc_ln75_6_fu_5139_p4}}, {trunc_ln75_4_fu_5119_p4}}, {trunc_ln75_2_fu_5099_p4}}, {trunc_ln2_fu_5079_p4}};

assign o2_stream_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln75_62_fu_5709_p4}, {trunc_ln75_60_fu_5689_p4}}, {trunc_ln75_58_fu_5669_p4}}, {trunc_ln75_56_fu_5649_p4}}, {trunc_ln75_54_fu_5629_p4}}, {trunc_ln75_52_fu_5609_p4}}, {trunc_ln75_50_fu_5589_p4}}, {trunc_ln75_48_fu_5569_p4}}, {trunc_ln75_46_fu_5549_p4}}, {trunc_ln75_44_fu_5529_p4}}, {trunc_ln75_42_fu_5509_p4}}, {trunc_ln75_40_fu_5489_p4}}, {trunc_ln75_38_fu_5469_p4}}, {trunc_ln75_36_fu_5449_p4}}, {trunc_ln75_34_fu_5429_p4}}, {trunc_ln75_32_fu_5409_p4}}, {trunc_ln75_30_fu_5389_p4}}, {trunc_ln75_28_fu_5369_p4}}, {trunc_ln75_26_fu_5349_p4}}, {trunc_ln75_24_fu_5329_p4}}, {trunc_ln75_22_fu_5309_p4}}, {trunc_ln75_20_fu_5289_p4}}, {trunc_ln75_18_fu_5269_p4}}, {trunc_ln75_16_fu_5249_p4}}, {trunc_ln75_14_fu_5229_p4}}, {trunc_ln75_12_fu_5209_p4}}, {trunc_ln75_10_fu_5189_p4}}, {trunc_ln75_9_fu_5169_p4}}, {trunc_ln75_7_fu_5149_p4}}, {trunc_ln75_5_fu_5129_p4}}, {trunc_ln75_3_fu_5109_p4}}, {trunc_ln75_1_fu_5089_p4}};

assign or_ln142_fu_4345_p2 = (run_cls_load | icmp_ln143_reg_6012_pp0_iter2_reg);

assign psum_V_1_fu_2184_p3 = ((icmp_ln97_reg_6337[0:0] == 1'b1) ? 2240'd0 : ap_sig_allocacmp_psum_V_load);

assign psum_V_5_7_fu_4947_p65 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{add_ln886_127_fu_4942_p2}, {add_ln886_125_fu_4933_p2}}, {add_ln886_123_fu_4924_p2}}, {add_ln886_121_fu_4915_p2}}, {add_ln886_119_fu_4906_p2}}, {add_ln886_117_fu_4897_p2}}, {add_ln886_115_fu_4888_p2}}, {add_ln886_113_fu_4879_p2}}, {add_ln886_112_fu_4870_p2}}, {add_ln886_110_fu_4861_p2}}, {add_ln886_108_fu_4852_p2}}, {add_ln886_106_fu_4843_p2}}, {add_ln886_104_fu_4834_p2}}, {add_ln886_102_fu_4825_p2}}, {add_ln886_100_fu_4816_p2}}, {add_ln886_98_fu_4807_p2}}, {add_ln886_97_fu_4798_p2}}, {add_ln886_95_fu_4789_p2}}, {add_ln886_93_fu_4780_p2}}, {add_ln886_91_fu_4771_p2}}, {add_ln886_89_fu_4762_p2}}, {add_ln886_87_fu_4753_p2}}, {add_ln886_85_fu_4744_p2}}, {add_ln886_83_fu_4735_p2}}, {add_ln886_82_fu_4726_p2}}, {add_ln886_80_fu_4717_p2}}, {add_ln886_78_fu_4708_p2}}, {add_ln886_76_fu_4699_p2}}, {add_ln886_74_fu_4690_p2}}, {add_ln886_72_fu_4681_p2}}, {add_ln886_70_fu_4672_p2}}, {add_ln886_68_fu_4663_p2}}, {add_ln886_67_fu_4654_p2}}, {add_ln886_65_fu_4645_p2}}, {add_ln886_63_fu_4636_p2}}, {add_ln886_61_fu_4627_p2}}, {add_ln886_59_fu_4618_p2}}, {add_ln886_57_fu_4609_p2}}, {add_ln886_55_fu_4600_p2}}, {add_ln886_53_fu_4591_p2}}, {add_ln886_52_fu_4582_p2}}, {add_ln886_50_fu_4573_p2}}, {add_ln886_48_fu_4564_p2}}, {add_ln886_46_fu_4555_p2}}, {add_ln886_44_fu_4546_p2}}, {add_ln886_42_fu_4537_p2}}, {add_ln886_40_fu_4528_p2}}, {add_ln886_38_fu_4519_p2}}, {add_ln886_37_fu_4510_p2}}, {add_ln886_35_fu_4501_p2}}, {add_ln886_33_fu_4492_p2}}, {add_ln886_31_fu_4483_p2}}, {add_ln886_29_fu_4474_p2}}, {add_ln886_27_fu_4465_p2}}, {add_ln886_25_fu_4456_p2}}, {add_ln886_23_fu_4447_p2}}, {add_ln886_22_fu_4438_p2}}, {add_ln886_20_fu_4429_p2}}, {add_ln886_18_fu_4420_p2}}, {add_ln886_16_fu_4411_p2}}, {add_ln886_14_fu_4402_p2}}, {add_ln886_12_fu_4393_p2}}, {add_ln886_10_fu_4384_p2}}, {add_ln886_8_fu_4375_p2}};

assign s1_val_V_1_cast_fu_2197_p1 = s1_val_V_1_reg_5947_pp0_iter2_reg;

assign s1_val_V_2_cast_fu_2203_p1 = s1_val_V_2_reg_5952_pp0_iter2_reg;

assign s1_val_V_3_cast_fu_2209_p1 = s1_val_V_3_reg_5957_pp0_iter2_reg;

assign s1_val_V_4_cast_fu_2215_p1 = s1_val_V_4_reg_5962_pp0_iter2_reg;

assign s1_val_V_5_cast_fu_2221_p1 = s1_val_V_5_reg_5967_pp0_iter2_reg;

assign s1_val_V_6_cast_fu_2227_p1 = s1_val_V_6_reg_5937_pp0_iter2_reg;

assign s1_val_V_7_cast_fu_2233_p1 = s1_val_V_7_reg_5942_pp0_iter2_reg;

assign s1_val_V_cast_fu_2191_p1 = s1_val_V_reg_5932_pp0_iter2_reg;

assign s1_val_V_fu_773_p1 = s1_stream_TDATA[2:0];

assign s2_val_V_1_cast_fu_2200_p1 = s2_val_V_1_reg_5987_pp0_iter2_reg;

assign s2_val_V_2_cast_fu_2206_p1 = s2_val_V_2_reg_5992_pp0_iter2_reg;

assign s2_val_V_3_cast_fu_2212_p1 = s2_val_V_3_reg_5997_pp0_iter2_reg;

assign s2_val_V_4_cast_fu_2218_p1 = s2_val_V_4_reg_6002_pp0_iter2_reg;

assign s2_val_V_5_cast_fu_2224_p1 = s2_val_V_5_reg_6007_pp0_iter2_reg;

assign s2_val_V_6_cast_fu_2230_p1 = s2_val_V_6_reg_5977_pp0_iter2_reg;

assign s2_val_V_cast_fu_2194_p1 = s2_val_V_reg_5972_pp0_iter2_reg;

assign s2_val_V_fu_847_p1 = s2_stream_TDATA[2:0];

assign select_ln146_fu_4349_p3 = ((or_ln142_fu_4345_p2[0:0] == 1'b1) ? 32'd112 : 32'd608);

assign sext_ln599_1_fu_1650_p1 = $signed(trunc_ln126_7_reg_6067);

assign sext_ln599_2_fu_1725_p1 = $signed(trunc_ln126_14_reg_6107);

assign sext_ln599_3_fu_1800_p1 = $signed(trunc_ln126_22_reg_6147);

assign sext_ln599_4_fu_1875_p1 = $signed(trunc_ln126_30_reg_6187);

assign sext_ln599_5_fu_1950_p1 = $signed(trunc_ln126_38_reg_6227);

assign sext_ln599_6_fu_2025_p1 = $signed(trunc_ln126_46_reg_6267);

assign sext_ln599_7_fu_2100_p1 = $signed(trunc_ln126_54_reg_6307);

assign sext_ln599_fu_1575_p1 = $signed(trunc_ln145_reg_6017);

assign sext_ln976_100_fu_3982_p1 = $signed(shl_ln976_160_reg_6607);

assign sext_ln976_101_fu_2082_p1 = $signed(trunc_ln126_52_reg_6297);

assign sext_ln976_102_fu_4015_p1 = $signed(shl_ln976_163_reg_6612);

assign sext_ln976_103_fu_2091_p1 = $signed(trunc_ln126_53_reg_6302);

assign sext_ln976_104_fu_4048_p1 = $signed(shl_ln976_166_reg_6617);

assign sext_ln976_105_fu_4081_p1 = $signed(shl_ln976_7_reg_6622);

assign sext_ln976_106_fu_2112_p1 = $signed(trunc_ln126_55_reg_6312);

assign sext_ln976_107_fu_4114_p1 = $signed(shl_ln976_171_reg_6627);

assign sext_ln976_108_fu_2121_p1 = $signed(trunc_ln126_56_reg_6317);

assign sext_ln976_109_fu_4147_p1 = $signed(shl_ln976_174_reg_6632);

assign sext_ln976_10_fu_2398_p1 = $signed(shl_ln976_20_reg_6367);

assign sext_ln976_110_fu_2130_p1 = $signed(trunc_ln126_57_reg_6322);

assign sext_ln976_111_fu_4180_p1 = $signed(shl_ln976_177_reg_6637);

assign sext_ln976_112_fu_2139_p1 = $signed(trunc_ln126_58_reg_6327);

assign sext_ln976_113_fu_4213_p1 = $signed(shl_ln976_180_reg_6642);

assign sext_ln976_114_fu_2148_p1 = $signed(trunc_ln126_59_reg_6332);

assign sext_ln976_115_fu_4246_p1 = $signed(shl_ln976_183_reg_6647);

assign sext_ln976_116_fu_2157_p1 = $signed(trunc_ln145_s_reg_6022);

assign sext_ln976_117_fu_4279_p1 = $signed(shl_ln976_186_reg_6652);

assign sext_ln976_118_fu_2166_p1 = $signed(trunc_ln145_63_reg_6027);

assign sext_ln976_119_fu_4312_p1 = $signed(shl_ln976_189_reg_6657);

assign sext_ln976_11_fu_1632_p1 = $signed(trunc_ln126_5_reg_6057);

assign sext_ln976_12_fu_2431_p1 = $signed(shl_ln976_23_reg_6372);

assign sext_ln976_13_fu_1641_p1 = $signed(trunc_ln126_6_reg_6062);

assign sext_ln976_14_fu_2464_p1 = $signed(shl_ln976_26_reg_6377);

assign sext_ln976_15_fu_2497_p1 = $signed(shl_ln976_1_reg_6382);

assign sext_ln976_16_fu_1662_p1 = $signed(trunc_ln126_8_reg_6072);

assign sext_ln976_17_fu_2530_p1 = $signed(shl_ln976_31_reg_6387);

assign sext_ln976_18_fu_1671_p1 = $signed(trunc_ln126_9_reg_6077);

assign sext_ln976_19_fu_2563_p1 = $signed(shl_ln976_34_reg_6392);

assign sext_ln976_1_fu_1587_p1 = $signed(tmp_s_reg_6032);

assign sext_ln976_20_fu_1680_p1 = $signed(trunc_ln126_s_reg_6082);

assign sext_ln976_21_fu_2596_p1 = $signed(shl_ln976_37_reg_6397);

assign sext_ln976_22_fu_1689_p1 = $signed(trunc_ln126_10_reg_6087);

assign sext_ln976_23_fu_2629_p1 = $signed(shl_ln976_40_reg_6402);

assign sext_ln976_24_fu_1698_p1 = $signed(trunc_ln126_11_reg_6092);

assign sext_ln976_25_fu_2662_p1 = $signed(shl_ln976_43_reg_6407);

assign sext_ln976_26_fu_1707_p1 = $signed(trunc_ln126_12_reg_6097);

assign sext_ln976_27_fu_2695_p1 = $signed(shl_ln976_46_reg_6412);

assign sext_ln976_28_fu_1716_p1 = $signed(trunc_ln126_13_reg_6102);

assign sext_ln976_29_fu_2728_p1 = $signed(shl_ln976_49_reg_6417);

assign sext_ln976_2_fu_2266_p1 = $signed(shl_ln976_8_reg_6347);

assign sext_ln976_30_fu_2761_p1 = $signed(shl_ln976_2_reg_6422);

assign sext_ln976_31_fu_1737_p1 = $signed(trunc_ln126_15_reg_6112);

assign sext_ln976_32_fu_2794_p1 = $signed(shl_ln976_54_reg_6427);

assign sext_ln976_33_fu_1746_p1 = $signed(trunc_ln126_16_reg_6117);

assign sext_ln976_34_fu_2827_p1 = $signed(shl_ln976_57_reg_6432);

assign sext_ln976_35_fu_1755_p1 = $signed(trunc_ln126_17_reg_6122);

assign sext_ln976_36_fu_2860_p1 = $signed(shl_ln976_60_reg_6437);

assign sext_ln976_37_fu_1764_p1 = $signed(trunc_ln126_18_reg_6127);

assign sext_ln976_38_fu_2893_p1 = $signed(shl_ln976_63_reg_6442);

assign sext_ln976_39_fu_1773_p1 = $signed(trunc_ln126_19_reg_6132);

assign sext_ln976_3_fu_1596_p1 = $signed(trunc_ln126_1_reg_6037);

assign sext_ln976_40_fu_2926_p1 = $signed(shl_ln976_66_reg_6447);

assign sext_ln976_41_fu_1782_p1 = $signed(trunc_ln126_20_reg_6137);

assign sext_ln976_42_fu_2959_p1 = $signed(shl_ln976_69_reg_6452);

assign sext_ln976_43_fu_1791_p1 = $signed(trunc_ln126_21_reg_6142);

assign sext_ln976_44_fu_2992_p1 = $signed(shl_ln976_72_reg_6457);

assign sext_ln976_45_fu_3025_p1 = $signed(shl_ln976_75_reg_6462);

assign sext_ln976_46_fu_1812_p1 = $signed(trunc_ln126_23_reg_6152);

assign sext_ln976_47_fu_3058_p1 = $signed(shl_ln976_78_reg_6467);

assign sext_ln976_48_fu_1821_p1 = $signed(trunc_ln126_24_reg_6157);

assign sext_ln976_49_fu_3091_p1 = $signed(shl_ln976_81_reg_6472);

assign sext_ln976_4_fu_2299_p1 = $signed(shl_ln976_11_reg_6352);

assign sext_ln976_50_fu_1830_p1 = $signed(trunc_ln126_25_reg_6162);

assign sext_ln976_51_fu_3124_p1 = $signed(shl_ln976_84_reg_6477);

assign sext_ln976_52_fu_1839_p1 = $signed(trunc_ln126_26_reg_6167);

assign sext_ln976_53_fu_3157_p1 = $signed(shl_ln976_87_reg_6482);

assign sext_ln976_54_fu_1848_p1 = $signed(trunc_ln126_27_reg_6172);

assign sext_ln976_55_fu_3190_p1 = $signed(shl_ln976_90_reg_6487);

assign sext_ln976_56_fu_1857_p1 = $signed(trunc_ln126_28_reg_6177);

assign sext_ln976_57_fu_3223_p1 = $signed(shl_ln976_93_reg_6492);

assign sext_ln976_58_fu_1866_p1 = $signed(trunc_ln126_29_reg_6182);

assign sext_ln976_59_fu_3256_p1 = $signed(shl_ln976_96_reg_6497);

assign sext_ln976_5_fu_1605_p1 = $signed(trunc_ln126_2_reg_6042);

assign sext_ln976_60_fu_3289_p1 = $signed(shl_ln976_4_reg_6502);

assign sext_ln976_61_fu_1887_p1 = $signed(trunc_ln126_31_reg_6192);

assign sext_ln976_62_fu_3322_p1 = $signed(shl_ln976_101_reg_6507);

assign sext_ln976_63_fu_1896_p1 = $signed(trunc_ln126_32_reg_6197);

assign sext_ln976_64_fu_3355_p1 = $signed(shl_ln976_104_reg_6512);

assign sext_ln976_65_fu_1905_p1 = $signed(trunc_ln126_33_reg_6202);

assign sext_ln976_66_fu_3388_p1 = $signed(shl_ln976_107_reg_6517);

assign sext_ln976_67_fu_1914_p1 = $signed(trunc_ln126_34_reg_6207);

assign sext_ln976_68_fu_3421_p1 = $signed(shl_ln976_110_reg_6522);

assign sext_ln976_69_fu_1923_p1 = $signed(trunc_ln126_35_reg_6212);

assign sext_ln976_6_fu_2332_p1 = $signed(shl_ln976_14_reg_6357);

assign sext_ln976_70_fu_3454_p1 = $signed(shl_ln976_113_reg_6527);

assign sext_ln976_71_fu_1932_p1 = $signed(trunc_ln126_36_reg_6217);

assign sext_ln976_72_fu_3487_p1 = $signed(shl_ln976_116_reg_6532);

assign sext_ln976_73_fu_1941_p1 = $signed(trunc_ln126_37_reg_6222);

assign sext_ln976_74_fu_3520_p1 = $signed(shl_ln976_119_reg_6537);

assign sext_ln976_75_fu_3553_p1 = $signed(shl_ln976_5_reg_6542);

assign sext_ln976_76_fu_1962_p1 = $signed(trunc_ln126_39_reg_6232);

assign sext_ln976_77_fu_3586_p1 = $signed(shl_ln976_124_reg_6547);

assign sext_ln976_78_fu_1971_p1 = $signed(trunc_ln126_40_reg_6237);

assign sext_ln976_79_fu_3619_p1 = $signed(shl_ln976_127_reg_6552);

assign sext_ln976_7_fu_1614_p1 = $signed(trunc_ln126_3_reg_6047);

assign sext_ln976_80_fu_1980_p1 = $signed(trunc_ln126_41_reg_6242);

assign sext_ln976_81_fu_3652_p1 = $signed(shl_ln976_130_reg_6557);

assign sext_ln976_82_fu_1989_p1 = $signed(trunc_ln126_42_reg_6247);

assign sext_ln976_83_fu_3685_p1 = $signed(shl_ln976_133_reg_6562);

assign sext_ln976_84_fu_1998_p1 = $signed(trunc_ln126_43_reg_6252);

assign sext_ln976_85_fu_3718_p1 = $signed(shl_ln976_136_reg_6567);

assign sext_ln976_86_fu_2007_p1 = $signed(trunc_ln126_44_reg_6257);

assign sext_ln976_87_fu_3751_p1 = $signed(shl_ln976_139_reg_6572);

assign sext_ln976_88_fu_2016_p1 = $signed(trunc_ln126_45_reg_6262);

assign sext_ln976_89_fu_3784_p1 = $signed(shl_ln976_142_reg_6577);

assign sext_ln976_8_fu_2365_p1 = $signed(shl_ln976_17_reg_6362);

assign sext_ln976_90_fu_3817_p1 = $signed(shl_ln976_145_reg_6582);

assign sext_ln976_91_fu_2037_p1 = $signed(trunc_ln126_47_reg_6272);

assign sext_ln976_92_fu_3850_p1 = $signed(shl_ln976_148_reg_6587);

assign sext_ln976_93_fu_2046_p1 = $signed(trunc_ln126_48_reg_6277);

assign sext_ln976_94_fu_3883_p1 = $signed(shl_ln976_151_reg_6592);

assign sext_ln976_95_fu_2055_p1 = $signed(trunc_ln126_49_reg_6282);

assign sext_ln976_96_fu_3916_p1 = $signed(shl_ln976_154_reg_6597);

assign sext_ln976_97_fu_2064_p1 = $signed(trunc_ln126_50_reg_6287);

assign sext_ln976_98_fu_3949_p1 = $signed(shl_ln976_157_reg_6602);

assign sext_ln976_99_fu_2073_p1 = $signed(trunc_ln126_51_reg_6292);

assign sext_ln976_9_fu_1623_p1 = $signed(trunc_ln126_4_reg_6052);

assign sext_ln976_fu_2239_p1 = $signed(shl_ln976_reg_6342);

assign shl_ln976_100_fu_3298_p2 = sext_ln976_60_fu_3289_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_101_fu_1890_p2 = sext_ln976_61_fu_1887_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_102_fu_3325_p2 = sext_ln976_62_fu_3322_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_103_fu_3331_p2 = sext_ln976_62_fu_3322_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_104_fu_1899_p2 = sext_ln976_63_fu_1896_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_105_fu_3358_p2 = sext_ln976_64_fu_3355_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_106_fu_3364_p2 = sext_ln976_64_fu_3355_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_107_fu_1908_p2 = sext_ln976_65_fu_1905_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_108_fu_3391_p2 = sext_ln976_66_fu_3388_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_109_fu_3397_p2 = sext_ln976_66_fu_3388_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_10_fu_2275_p2 = sext_ln976_2_fu_2266_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_110_fu_1917_p2 = sext_ln976_67_fu_1914_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_111_fu_3424_p2 = sext_ln976_68_fu_3421_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_112_fu_3430_p2 = sext_ln976_68_fu_3421_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_113_fu_1926_p2 = sext_ln976_69_fu_1923_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_114_fu_3457_p2 = sext_ln976_70_fu_3454_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_115_fu_3463_p2 = sext_ln976_70_fu_3454_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_116_fu_1935_p2 = sext_ln976_71_fu_1932_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_117_fu_3490_p2 = sext_ln976_72_fu_3487_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_118_fu_3496_p2 = sext_ln976_72_fu_3487_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_119_fu_1944_p2 = sext_ln976_73_fu_1941_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_11_fu_1599_p2 = sext_ln976_3_fu_1596_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_120_fu_3523_p2 = sext_ln976_74_fu_3520_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_121_fu_3529_p2 = sext_ln976_74_fu_3520_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_122_fu_3556_p2 = sext_ln976_75_fu_3553_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_123_fu_3562_p2 = sext_ln976_75_fu_3553_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_124_fu_1965_p2 = sext_ln976_76_fu_1962_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_125_fu_3589_p2 = sext_ln976_77_fu_3586_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_126_fu_3595_p2 = sext_ln976_77_fu_3586_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_127_fu_1974_p2 = sext_ln976_78_fu_1971_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_128_fu_3622_p2 = sext_ln976_79_fu_3619_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_129_fu_3628_p2 = sext_ln976_79_fu_3619_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_12_fu_2302_p2 = sext_ln976_4_fu_2299_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_130_fu_1983_p2 = sext_ln976_80_fu_1980_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_131_fu_3655_p2 = sext_ln976_81_fu_3652_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_132_fu_3661_p2 = sext_ln976_81_fu_3652_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_133_fu_1992_p2 = sext_ln976_82_fu_1989_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_134_fu_3688_p2 = sext_ln976_83_fu_3685_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_135_fu_3694_p2 = sext_ln976_83_fu_3685_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_136_fu_2001_p2 = sext_ln976_84_fu_1998_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_137_fu_3721_p2 = sext_ln976_85_fu_3718_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_138_fu_3727_p2 = sext_ln976_85_fu_3718_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_139_fu_2010_p2 = sext_ln976_86_fu_2007_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_13_fu_2308_p2 = sext_ln976_4_fu_2299_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_140_fu_3754_p2 = sext_ln976_87_fu_3751_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_141_fu_3760_p2 = sext_ln976_87_fu_3751_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_142_fu_2019_p2 = sext_ln976_88_fu_2016_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_143_fu_3787_p2 = sext_ln976_89_fu_3784_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_144_fu_3793_p2 = sext_ln976_89_fu_3784_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_145_fu_2031_p2 = sext_ln599_6_fu_2025_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_146_fu_3820_p2 = sext_ln976_90_fu_3817_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_147_fu_3826_p2 = sext_ln976_90_fu_3817_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_148_fu_2040_p2 = sext_ln976_91_fu_2037_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_149_fu_3853_p2 = sext_ln976_92_fu_3850_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_14_fu_1608_p2 = sext_ln976_5_fu_1605_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_150_fu_3859_p2 = sext_ln976_92_fu_3850_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_151_fu_2049_p2 = sext_ln976_93_fu_2046_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_152_fu_3886_p2 = sext_ln976_94_fu_3883_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_153_fu_3892_p2 = sext_ln976_94_fu_3883_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_154_fu_2058_p2 = sext_ln976_95_fu_2055_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_155_fu_3919_p2 = sext_ln976_96_fu_3916_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_156_fu_3925_p2 = sext_ln976_96_fu_3916_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_157_fu_2067_p2 = sext_ln976_97_fu_2064_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_158_fu_3952_p2 = sext_ln976_98_fu_3949_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_159_fu_3958_p2 = sext_ln976_98_fu_3949_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_15_fu_2335_p2 = sext_ln976_6_fu_2332_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_160_fu_2076_p2 = sext_ln976_99_fu_2073_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_161_fu_3985_p2 = sext_ln976_100_fu_3982_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_162_fu_3991_p2 = sext_ln976_100_fu_3982_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_163_fu_2085_p2 = sext_ln976_101_fu_2082_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_164_fu_4018_p2 = sext_ln976_102_fu_4015_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_165_fu_4024_p2 = sext_ln976_102_fu_4015_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_166_fu_2094_p2 = sext_ln976_103_fu_2091_p1 << zext_ln976_6_fu_2028_p1;

assign shl_ln976_167_fu_4051_p2 = sext_ln976_104_fu_4048_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_168_fu_4057_p2 = sext_ln976_104_fu_4048_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_169_fu_4084_p2 = sext_ln976_105_fu_4081_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_16_fu_2341_p2 = sext_ln976_6_fu_2332_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_170_fu_4090_p2 = sext_ln976_105_fu_4081_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_171_fu_2115_p2 = sext_ln976_106_fu_2112_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_172_fu_4117_p2 = sext_ln976_107_fu_4114_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_173_fu_4123_p2 = sext_ln976_107_fu_4114_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_174_fu_2124_p2 = sext_ln976_108_fu_2121_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_175_fu_4150_p2 = sext_ln976_109_fu_4147_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_176_fu_4156_p2 = sext_ln976_109_fu_4147_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_177_fu_2133_p2 = sext_ln976_110_fu_2130_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_178_fu_4183_p2 = sext_ln976_111_fu_4180_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_179_fu_4189_p2 = sext_ln976_111_fu_4180_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_17_fu_1617_p2 = sext_ln976_7_fu_1614_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_180_fu_2142_p2 = sext_ln976_112_fu_2139_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_181_fu_4216_p2 = sext_ln976_113_fu_4213_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_182_fu_4222_p2 = sext_ln976_113_fu_4213_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_183_fu_2151_p2 = sext_ln976_114_fu_2148_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_184_fu_4249_p2 = sext_ln976_115_fu_4246_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_185_fu_4255_p2 = sext_ln976_115_fu_4246_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_186_fu_2160_p2 = sext_ln976_116_fu_2157_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_187_fu_4282_p2 = sext_ln976_117_fu_4279_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_188_fu_4288_p2 = sext_ln976_117_fu_4279_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_189_fu_2169_p2 = sext_ln976_118_fu_2166_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_18_fu_2368_p2 = sext_ln976_8_fu_2365_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_190_fu_4315_p2 = sext_ln976_119_fu_4312_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_191_fu_4321_p2 = sext_ln976_119_fu_4312_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_19_fu_2374_p2 = sext_ln976_8_fu_2365_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_1_fu_1656_p2 = sext_ln599_1_fu_1650_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_20_fu_1626_p2 = sext_ln976_9_fu_1623_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_21_fu_2401_p2 = sext_ln976_10_fu_2398_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_22_fu_2407_p2 = sext_ln976_10_fu_2398_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_23_fu_1635_p2 = sext_ln976_11_fu_1632_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_24_fu_2434_p2 = sext_ln976_12_fu_2431_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_25_fu_2440_p2 = sext_ln976_12_fu_2431_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_26_fu_1644_p2 = sext_ln976_13_fu_1641_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_27_fu_2467_p2 = sext_ln976_14_fu_2464_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_28_fu_2473_p2 = sext_ln976_14_fu_2464_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_29_fu_2500_p2 = sext_ln976_15_fu_2497_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_2_fu_1731_p2 = sext_ln599_2_fu_1725_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_30_fu_2506_p2 = sext_ln976_15_fu_2497_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_31_fu_1665_p2 = sext_ln976_16_fu_1662_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_32_fu_2533_p2 = sext_ln976_17_fu_2530_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_33_fu_2539_p2 = sext_ln976_17_fu_2530_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_34_fu_1674_p2 = sext_ln976_18_fu_1671_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_35_fu_2566_p2 = sext_ln976_19_fu_2563_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_36_fu_2572_p2 = sext_ln976_19_fu_2563_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_37_fu_1683_p2 = sext_ln976_20_fu_1680_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_38_fu_2599_p2 = sext_ln976_21_fu_2596_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_39_fu_2605_p2 = sext_ln976_21_fu_2596_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_3_fu_2242_p2 = sext_ln976_fu_2239_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_40_fu_1692_p2 = sext_ln976_22_fu_1689_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_41_fu_2632_p2 = sext_ln976_23_fu_2629_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_42_fu_2638_p2 = sext_ln976_23_fu_2629_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_43_fu_1701_p2 = sext_ln976_24_fu_1698_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_44_fu_2665_p2 = sext_ln976_25_fu_2662_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_45_fu_2671_p2 = sext_ln976_25_fu_2662_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_46_fu_1710_p2 = sext_ln976_26_fu_1707_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_47_fu_2698_p2 = sext_ln976_27_fu_2695_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_48_fu_2704_p2 = sext_ln976_27_fu_2695_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_49_fu_1719_p2 = sext_ln976_28_fu_1716_p1 << zext_ln976_1_fu_1653_p1;

assign shl_ln976_4_fu_1881_p2 = sext_ln599_4_fu_1875_p1 << zext_ln976_4_fu_1878_p1;

assign shl_ln976_50_fu_2731_p2 = sext_ln976_29_fu_2728_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_51_fu_2737_p2 = sext_ln976_29_fu_2728_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_52_fu_2764_p2 = sext_ln976_30_fu_2761_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_53_fu_2770_p2 = sext_ln976_30_fu_2761_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_54_fu_1740_p2 = sext_ln976_31_fu_1737_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_55_fu_2797_p2 = sext_ln976_32_fu_2794_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_56_fu_2803_p2 = sext_ln976_32_fu_2794_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_57_fu_1749_p2 = sext_ln976_33_fu_1746_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_58_fu_2830_p2 = sext_ln976_34_fu_2827_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_59_fu_2836_p2 = sext_ln976_34_fu_2827_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_5_fu_1956_p2 = sext_ln599_5_fu_1950_p1 << zext_ln976_5_fu_1953_p1;

assign shl_ln976_60_fu_1758_p2 = sext_ln976_35_fu_1755_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_61_fu_2863_p2 = sext_ln976_36_fu_2860_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_62_fu_2869_p2 = sext_ln976_36_fu_2860_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_63_fu_1767_p2 = sext_ln976_37_fu_1764_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_64_fu_2896_p2 = sext_ln976_38_fu_2893_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_65_fu_2902_p2 = sext_ln976_38_fu_2893_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_66_fu_1776_p2 = sext_ln976_39_fu_1773_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_67_fu_2929_p2 = sext_ln976_40_fu_2926_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_68_fu_2935_p2 = sext_ln976_40_fu_2926_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_69_fu_1785_p2 = sext_ln976_41_fu_1782_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_6_fu_2248_p2 = sext_ln976_fu_2239_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_70_fu_2962_p2 = sext_ln976_42_fu_2959_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_71_fu_2968_p2 = sext_ln976_42_fu_2959_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_72_fu_1794_p2 = sext_ln976_43_fu_1791_p1 << zext_ln976_2_fu_1728_p1;

assign shl_ln976_73_fu_2995_p2 = sext_ln976_44_fu_2992_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_74_fu_3001_p2 = sext_ln976_44_fu_2992_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_75_fu_1806_p2 = sext_ln599_3_fu_1800_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_76_fu_3028_p2 = sext_ln976_45_fu_3025_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_77_fu_3034_p2 = sext_ln976_45_fu_3025_p1 << s2_val_V_cast_fu_2194_p1;

assign shl_ln976_78_fu_1815_p2 = sext_ln976_46_fu_1812_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_79_fu_3061_p2 = sext_ln976_47_fu_3058_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_7_fu_2106_p2 = sext_ln599_7_fu_2100_p1 << zext_ln976_7_fu_2103_p1;

assign shl_ln976_80_fu_3067_p2 = sext_ln976_47_fu_3058_p1 << s2_val_V_1_cast_fu_2200_p1;

assign shl_ln976_81_fu_1824_p2 = sext_ln976_48_fu_1821_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_82_fu_3094_p2 = sext_ln976_49_fu_3091_p1 << s1_val_V_2_cast_fu_2203_p1;

assign shl_ln976_83_fu_3100_p2 = sext_ln976_49_fu_3091_p1 << s2_val_V_2_cast_fu_2206_p1;

assign shl_ln976_84_fu_1833_p2 = sext_ln976_50_fu_1830_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_85_fu_3127_p2 = sext_ln976_51_fu_3124_p1 << s1_val_V_3_cast_fu_2209_p1;

assign shl_ln976_86_fu_3133_p2 = sext_ln976_51_fu_3124_p1 << s2_val_V_3_cast_fu_2212_p1;

assign shl_ln976_87_fu_1842_p2 = sext_ln976_52_fu_1839_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_88_fu_3160_p2 = sext_ln976_53_fu_3157_p1 << s1_val_V_4_cast_fu_2215_p1;

assign shl_ln976_89_fu_3166_p2 = sext_ln976_53_fu_3157_p1 << s2_val_V_4_cast_fu_2218_p1;

assign shl_ln976_8_fu_1590_p2 = sext_ln976_1_fu_1587_p1 << zext_ln976_fu_1578_p1;

assign shl_ln976_90_fu_1851_p2 = sext_ln976_54_fu_1848_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_91_fu_3193_p2 = sext_ln976_55_fu_3190_p1 << s1_val_V_5_cast_fu_2221_p1;

assign shl_ln976_92_fu_3199_p2 = sext_ln976_55_fu_3190_p1 << s2_val_V_5_cast_fu_2224_p1;

assign shl_ln976_93_fu_1860_p2 = sext_ln976_56_fu_1857_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_94_fu_3226_p2 = sext_ln976_57_fu_3223_p1 << s1_val_V_6_cast_fu_2227_p1;

assign shl_ln976_95_fu_3232_p2 = sext_ln976_57_fu_3223_p1 << s2_val_V_6_cast_fu_2230_p1;

assign shl_ln976_96_fu_1869_p2 = sext_ln976_58_fu_1866_p1 << zext_ln976_3_fu_1803_p1;

assign shl_ln976_97_fu_3259_p2 = sext_ln976_59_fu_3256_p1 << s1_val_V_7_cast_fu_2233_p1;

assign shl_ln976_98_fu_3265_p2 = sext_ln976_59_fu_3256_p1 << zext_ln128_fu_2236_p1;

assign shl_ln976_99_fu_3292_p2 = sext_ln976_60_fu_3289_p1 << s1_val_V_cast_fu_2191_p1;

assign shl_ln976_9_fu_2269_p2 = sext_ln976_2_fu_2266_p1 << s1_val_V_1_cast_fu_2197_p1;

assign shl_ln976_fu_1581_p2 = sext_ln599_fu_1575_p1 << zext_ln976_fu_1578_p1;

assign trunc_ln145_32_fu_699_p1 = s_stream_TDATA[3:0];

assign trunc_ln145_fu_932_p1 = gemm_stream_dout[15:0];

assign trunc_ln2_fu_5079_p4 = {{add_ln886_8_fu_4375_p2[34:6]}};

assign trunc_ln75_10_fu_5189_p4 = {{add_ln886_78_fu_4708_p2[34:6]}};

assign trunc_ln75_11_fu_5199_p4 = {{add_ln886_20_fu_4429_p2[34:6]}};

assign trunc_ln75_12_fu_5209_p4 = {{add_ln886_80_fu_4717_p2[34:6]}};

assign trunc_ln75_13_fu_5219_p4 = {{add_ln886_22_fu_4438_p2[34:6]}};

assign trunc_ln75_14_fu_5229_p4 = {{add_ln886_82_fu_4726_p2[34:6]}};

assign trunc_ln75_15_fu_5239_p4 = {{add_ln886_23_fu_4447_p2[34:6]}};

assign trunc_ln75_16_fu_5249_p4 = {{add_ln886_83_fu_4735_p2[34:6]}};

assign trunc_ln75_17_fu_5259_p4 = {{add_ln886_25_fu_4456_p2[34:6]}};

assign trunc_ln75_18_fu_5269_p4 = {{add_ln886_85_fu_4744_p2[34:6]}};

assign trunc_ln75_19_fu_5279_p4 = {{add_ln886_27_fu_4465_p2[34:6]}};

assign trunc_ln75_1_fu_5089_p4 = {{add_ln886_68_fu_4663_p2[34:6]}};

assign trunc_ln75_20_fu_5289_p4 = {{add_ln886_87_fu_4753_p2[34:6]}};

assign trunc_ln75_21_fu_5299_p4 = {{add_ln886_29_fu_4474_p2[34:6]}};

assign trunc_ln75_22_fu_5309_p4 = {{add_ln886_89_fu_4762_p2[34:6]}};

assign trunc_ln75_23_fu_5319_p4 = {{add_ln886_31_fu_4483_p2[34:6]}};

assign trunc_ln75_24_fu_5329_p4 = {{add_ln886_91_fu_4771_p2[34:6]}};

assign trunc_ln75_25_fu_5339_p4 = {{add_ln886_33_fu_4492_p2[34:6]}};

assign trunc_ln75_26_fu_5349_p4 = {{add_ln886_93_fu_4780_p2[34:6]}};

assign trunc_ln75_27_fu_5359_p4 = {{add_ln886_35_fu_4501_p2[34:6]}};

assign trunc_ln75_28_fu_5369_p4 = {{add_ln886_95_fu_4789_p2[34:6]}};

assign trunc_ln75_29_fu_5379_p4 = {{add_ln886_37_fu_4510_p2[34:6]}};

assign trunc_ln75_2_fu_5099_p4 = {{add_ln886_10_fu_4384_p2[34:6]}};

assign trunc_ln75_30_fu_5389_p4 = {{add_ln886_97_fu_4798_p2[34:6]}};

assign trunc_ln75_31_fu_5399_p4 = {{add_ln886_38_fu_4519_p2[34:6]}};

assign trunc_ln75_32_fu_5409_p4 = {{add_ln886_98_fu_4807_p2[34:6]}};

assign trunc_ln75_33_fu_5419_p4 = {{add_ln886_40_fu_4528_p2[34:6]}};

assign trunc_ln75_34_fu_5429_p4 = {{add_ln886_100_fu_4816_p2[34:6]}};

assign trunc_ln75_35_fu_5439_p4 = {{add_ln886_42_fu_4537_p2[34:6]}};

assign trunc_ln75_36_fu_5449_p4 = {{add_ln886_102_fu_4825_p2[34:6]}};

assign trunc_ln75_37_fu_5459_p4 = {{add_ln886_44_fu_4546_p2[34:6]}};

assign trunc_ln75_38_fu_5469_p4 = {{add_ln886_104_fu_4834_p2[34:6]}};

assign trunc_ln75_39_fu_5479_p4 = {{add_ln886_46_fu_4555_p2[34:6]}};

assign trunc_ln75_3_fu_5109_p4 = {{add_ln886_70_fu_4672_p2[34:6]}};

assign trunc_ln75_40_fu_5489_p4 = {{add_ln886_106_fu_4843_p2[34:6]}};

assign trunc_ln75_41_fu_5499_p4 = {{add_ln886_48_fu_4564_p2[34:6]}};

assign trunc_ln75_42_fu_5509_p4 = {{add_ln886_108_fu_4852_p2[34:6]}};

assign trunc_ln75_43_fu_5519_p4 = {{add_ln886_50_fu_4573_p2[34:6]}};

assign trunc_ln75_44_fu_5529_p4 = {{add_ln886_110_fu_4861_p2[34:6]}};

assign trunc_ln75_45_fu_5539_p4 = {{add_ln886_52_fu_4582_p2[34:6]}};

assign trunc_ln75_46_fu_5549_p4 = {{add_ln886_112_fu_4870_p2[34:6]}};

assign trunc_ln75_47_fu_5559_p4 = {{add_ln886_53_fu_4591_p2[34:6]}};

assign trunc_ln75_48_fu_5569_p4 = {{add_ln886_113_fu_4879_p2[34:6]}};

assign trunc_ln75_49_fu_5579_p4 = {{add_ln886_55_fu_4600_p2[34:6]}};

assign trunc_ln75_4_fu_5119_p4 = {{add_ln886_12_fu_4393_p2[34:6]}};

assign trunc_ln75_50_fu_5589_p4 = {{add_ln886_115_fu_4888_p2[34:6]}};

assign trunc_ln75_51_fu_5599_p4 = {{add_ln886_57_fu_4609_p2[34:6]}};

assign trunc_ln75_52_fu_5609_p4 = {{add_ln886_117_fu_4897_p2[34:6]}};

assign trunc_ln75_53_fu_5619_p4 = {{add_ln886_59_fu_4618_p2[34:6]}};

assign trunc_ln75_54_fu_5629_p4 = {{add_ln886_119_fu_4906_p2[34:6]}};

assign trunc_ln75_55_fu_5639_p4 = {{add_ln886_61_fu_4627_p2[34:6]}};

assign trunc_ln75_56_fu_5649_p4 = {{add_ln886_121_fu_4915_p2[34:6]}};

assign trunc_ln75_57_fu_5659_p4 = {{add_ln886_63_fu_4636_p2[34:6]}};

assign trunc_ln75_58_fu_5669_p4 = {{add_ln886_123_fu_4924_p2[34:6]}};

assign trunc_ln75_59_fu_5679_p4 = {{add_ln886_65_fu_4645_p2[34:6]}};

assign trunc_ln75_5_fu_5129_p4 = {{add_ln886_72_fu_4681_p2[34:6]}};

assign trunc_ln75_60_fu_5689_p4 = {{add_ln886_125_fu_4933_p2[34:6]}};

assign trunc_ln75_61_fu_5699_p4 = {{add_ln886_67_fu_4654_p2[34:6]}};

assign trunc_ln75_62_fu_5709_p4 = {{add_ln886_127_fu_4942_p2[34:6]}};

assign trunc_ln75_6_fu_5139_p4 = {{add_ln886_14_fu_4402_p2[34:6]}};

assign trunc_ln75_7_fu_5149_p4 = {{add_ln886_74_fu_4690_p2[34:6]}};

assign trunc_ln75_8_fu_5159_p4 = {{add_ln886_16_fu_4411_p2[34:6]}};

assign trunc_ln75_9_fu_5169_p4 = {{add_ln886_76_fu_4699_p2[34:6]}};

assign trunc_ln75_s_fu_5179_p4 = {{add_ln886_18_fu_4420_p2[34:6]}};

assign trunc_ln886_100_fu_3869_p1 = shl_ln976_150_fu_3859_p2[34:0];

assign trunc_ln886_101_fu_3898_p1 = shl_ln976_152_fu_3886_p2[34:0];

assign trunc_ln886_102_fu_3902_p1 = shl_ln976_153_fu_3892_p2[34:0];

assign trunc_ln886_103_fu_3931_p1 = shl_ln976_155_fu_3919_p2[34:0];

assign trunc_ln886_104_fu_3935_p1 = shl_ln976_156_fu_3925_p2[34:0];

assign trunc_ln886_105_fu_3964_p1 = shl_ln976_158_fu_3952_p2[34:0];

assign trunc_ln886_106_fu_3968_p1 = shl_ln976_159_fu_3958_p2[34:0];

assign trunc_ln886_107_fu_3997_p1 = shl_ln976_161_fu_3985_p2[34:0];

assign trunc_ln886_108_fu_4001_p1 = shl_ln976_162_fu_3991_p2[34:0];

assign trunc_ln886_109_fu_4030_p1 = shl_ln976_164_fu_4018_p2[34:0];

assign trunc_ln886_10_fu_2384_p1 = shl_ln976_19_fu_2374_p2[34:0];

assign trunc_ln886_110_fu_4034_p1 = shl_ln976_165_fu_4024_p2[34:0];

assign trunc_ln886_111_fu_4063_p1 = shl_ln976_167_fu_4051_p2[34:0];

assign trunc_ln886_112_fu_4067_p1 = shl_ln976_168_fu_4057_p2[34:0];

assign trunc_ln886_113_fu_4096_p1 = shl_ln976_169_fu_4084_p2[34:0];

assign trunc_ln886_114_fu_4100_p1 = shl_ln976_170_fu_4090_p2[34:0];

assign trunc_ln886_115_fu_4129_p1 = shl_ln976_172_fu_4117_p2[34:0];

assign trunc_ln886_116_fu_4133_p1 = shl_ln976_173_fu_4123_p2[34:0];

assign trunc_ln886_117_fu_4162_p1 = shl_ln976_175_fu_4150_p2[34:0];

assign trunc_ln886_118_fu_4166_p1 = shl_ln976_176_fu_4156_p2[34:0];

assign trunc_ln886_119_fu_4195_p1 = shl_ln976_178_fu_4183_p2[34:0];

assign trunc_ln886_11_fu_2413_p1 = shl_ln976_21_fu_2401_p2[34:0];

assign trunc_ln886_120_fu_4199_p1 = shl_ln976_179_fu_4189_p2[34:0];

assign trunc_ln886_121_fu_4228_p1 = shl_ln976_181_fu_4216_p2[34:0];

assign trunc_ln886_122_fu_4232_p1 = shl_ln976_182_fu_4222_p2[34:0];

assign trunc_ln886_123_fu_4261_p1 = shl_ln976_184_fu_4249_p2[34:0];

assign trunc_ln886_124_fu_4265_p1 = shl_ln976_185_fu_4255_p2[34:0];

assign trunc_ln886_125_fu_4294_p1 = shl_ln976_187_fu_4282_p2[34:0];

assign trunc_ln886_126_fu_4298_p1 = shl_ln976_188_fu_4288_p2[34:0];

assign trunc_ln886_127_fu_4327_p1 = shl_ln976_190_fu_4315_p2[34:0];

assign trunc_ln886_128_fu_4331_p1 = shl_ln976_191_fu_4321_p2[34:0];

assign trunc_ln886_12_fu_2417_p1 = shl_ln976_22_fu_2407_p2[34:0];

assign trunc_ln886_13_fu_2446_p1 = shl_ln976_24_fu_2434_p2[34:0];

assign trunc_ln886_14_fu_2450_p1 = shl_ln976_25_fu_2440_p2[34:0];

assign trunc_ln886_15_fu_2479_p1 = shl_ln976_27_fu_2467_p2[34:0];

assign trunc_ln886_16_fu_2483_p1 = shl_ln976_28_fu_2473_p2[34:0];

assign trunc_ln886_17_fu_2512_p1 = shl_ln976_29_fu_2500_p2[34:0];

assign trunc_ln886_18_fu_2516_p1 = shl_ln976_30_fu_2506_p2[34:0];

assign trunc_ln886_19_fu_2545_p1 = shl_ln976_32_fu_2533_p2[34:0];

assign trunc_ln886_1_fu_2258_p1 = shl_ln976_6_fu_2248_p2[34:0];

assign trunc_ln886_20_fu_2549_p1 = shl_ln976_33_fu_2539_p2[34:0];

assign trunc_ln886_21_fu_2578_p1 = shl_ln976_35_fu_2566_p2[34:0];

assign trunc_ln886_22_fu_2582_p1 = shl_ln976_36_fu_2572_p2[34:0];

assign trunc_ln886_23_fu_2611_p1 = shl_ln976_38_fu_2599_p2[34:0];

assign trunc_ln886_24_fu_2615_p1 = shl_ln976_39_fu_2605_p2[34:0];

assign trunc_ln886_25_fu_2644_p1 = shl_ln976_41_fu_2632_p2[34:0];

assign trunc_ln886_26_fu_2648_p1 = shl_ln976_42_fu_2638_p2[34:0];

assign trunc_ln886_27_fu_2677_p1 = shl_ln976_44_fu_2665_p2[34:0];

assign trunc_ln886_28_fu_2681_p1 = shl_ln976_45_fu_2671_p2[34:0];

assign trunc_ln886_29_fu_2710_p1 = shl_ln976_47_fu_2698_p2[34:0];

assign trunc_ln886_2_fu_2262_p1 = psum_V_1_fu_2184_p3[34:0];

assign trunc_ln886_30_fu_2714_p1 = shl_ln976_48_fu_2704_p2[34:0];

assign trunc_ln886_31_fu_2743_p1 = shl_ln976_50_fu_2731_p2[34:0];

assign trunc_ln886_32_fu_2747_p1 = shl_ln976_51_fu_2737_p2[34:0];

assign trunc_ln886_33_fu_2776_p1 = shl_ln976_52_fu_2764_p2[34:0];

assign trunc_ln886_34_fu_2780_p1 = shl_ln976_53_fu_2770_p2[34:0];

assign trunc_ln886_35_fu_2809_p1 = shl_ln976_55_fu_2797_p2[34:0];

assign trunc_ln886_36_fu_2813_p1 = shl_ln976_56_fu_2803_p2[34:0];

assign trunc_ln886_37_fu_2842_p1 = shl_ln976_58_fu_2830_p2[34:0];

assign trunc_ln886_38_fu_2846_p1 = shl_ln976_59_fu_2836_p2[34:0];

assign trunc_ln886_39_fu_2875_p1 = shl_ln976_61_fu_2863_p2[34:0];

assign trunc_ln886_3_fu_2281_p1 = shl_ln976_9_fu_2269_p2[34:0];

assign trunc_ln886_40_fu_2879_p1 = shl_ln976_62_fu_2869_p2[34:0];

assign trunc_ln886_41_fu_2908_p1 = shl_ln976_64_fu_2896_p2[34:0];

assign trunc_ln886_42_fu_2912_p1 = shl_ln976_65_fu_2902_p2[34:0];

assign trunc_ln886_43_fu_2941_p1 = shl_ln976_67_fu_2929_p2[34:0];

assign trunc_ln886_44_fu_2945_p1 = shl_ln976_68_fu_2935_p2[34:0];

assign trunc_ln886_45_fu_2974_p1 = shl_ln976_70_fu_2962_p2[34:0];

assign trunc_ln886_46_fu_2978_p1 = shl_ln976_71_fu_2968_p2[34:0];

assign trunc_ln886_47_fu_3007_p1 = shl_ln976_73_fu_2995_p2[34:0];

assign trunc_ln886_48_fu_3011_p1 = shl_ln976_74_fu_3001_p2[34:0];

assign trunc_ln886_49_fu_3040_p1 = shl_ln976_76_fu_3028_p2[34:0];

assign trunc_ln886_4_fu_2285_p1 = shl_ln976_10_fu_2275_p2[34:0];

assign trunc_ln886_50_fu_3044_p1 = shl_ln976_77_fu_3034_p2[34:0];

assign trunc_ln886_51_fu_3073_p1 = shl_ln976_79_fu_3061_p2[34:0];

assign trunc_ln886_52_fu_3077_p1 = shl_ln976_80_fu_3067_p2[34:0];

assign trunc_ln886_53_fu_3106_p1 = shl_ln976_82_fu_3094_p2[34:0];

assign trunc_ln886_54_fu_3110_p1 = shl_ln976_83_fu_3100_p2[34:0];

assign trunc_ln886_55_fu_3139_p1 = shl_ln976_85_fu_3127_p2[34:0];

assign trunc_ln886_56_fu_3143_p1 = shl_ln976_86_fu_3133_p2[34:0];

assign trunc_ln886_57_fu_3172_p1 = shl_ln976_88_fu_3160_p2[34:0];

assign trunc_ln886_58_fu_3176_p1 = shl_ln976_89_fu_3166_p2[34:0];

assign trunc_ln886_59_fu_3205_p1 = shl_ln976_91_fu_3193_p2[34:0];

assign trunc_ln886_5_fu_2314_p1 = shl_ln976_12_fu_2302_p2[34:0];

assign trunc_ln886_60_fu_3209_p1 = shl_ln976_92_fu_3199_p2[34:0];

assign trunc_ln886_61_fu_3238_p1 = shl_ln976_94_fu_3226_p2[34:0];

assign trunc_ln886_62_fu_3242_p1 = shl_ln976_95_fu_3232_p2[34:0];

assign trunc_ln886_63_fu_3271_p1 = shl_ln976_97_fu_3259_p2[34:0];

assign trunc_ln886_64_fu_3275_p1 = shl_ln976_98_fu_3265_p2[34:0];

assign trunc_ln886_65_fu_3304_p1 = shl_ln976_99_fu_3292_p2[34:0];

assign trunc_ln886_66_fu_3308_p1 = shl_ln976_100_fu_3298_p2[34:0];

assign trunc_ln886_67_fu_3337_p1 = shl_ln976_102_fu_3325_p2[34:0];

assign trunc_ln886_68_fu_3341_p1 = shl_ln976_103_fu_3331_p2[34:0];

assign trunc_ln886_69_fu_3370_p1 = shl_ln976_105_fu_3358_p2[34:0];

assign trunc_ln886_6_fu_2318_p1 = shl_ln976_13_fu_2308_p2[34:0];

assign trunc_ln886_70_fu_3374_p1 = shl_ln976_106_fu_3364_p2[34:0];

assign trunc_ln886_71_fu_3403_p1 = shl_ln976_108_fu_3391_p2[34:0];

assign trunc_ln886_72_fu_3407_p1 = shl_ln976_109_fu_3397_p2[34:0];

assign trunc_ln886_73_fu_3436_p1 = shl_ln976_111_fu_3424_p2[34:0];

assign trunc_ln886_74_fu_3440_p1 = shl_ln976_112_fu_3430_p2[34:0];

assign trunc_ln886_75_fu_3469_p1 = shl_ln976_114_fu_3457_p2[34:0];

assign trunc_ln886_76_fu_3473_p1 = shl_ln976_115_fu_3463_p2[34:0];

assign trunc_ln886_77_fu_3502_p1 = shl_ln976_117_fu_3490_p2[34:0];

assign trunc_ln886_78_fu_3506_p1 = shl_ln976_118_fu_3496_p2[34:0];

assign trunc_ln886_79_fu_3535_p1 = shl_ln976_120_fu_3523_p2[34:0];

assign trunc_ln886_7_fu_2347_p1 = shl_ln976_15_fu_2335_p2[34:0];

assign trunc_ln886_80_fu_3539_p1 = shl_ln976_121_fu_3529_p2[34:0];

assign trunc_ln886_81_fu_3568_p1 = shl_ln976_122_fu_3556_p2[34:0];

assign trunc_ln886_82_fu_3572_p1 = shl_ln976_123_fu_3562_p2[34:0];

assign trunc_ln886_83_fu_3601_p1 = shl_ln976_125_fu_3589_p2[34:0];

assign trunc_ln886_84_fu_3605_p1 = shl_ln976_126_fu_3595_p2[34:0];

assign trunc_ln886_85_fu_3634_p1 = shl_ln976_128_fu_3622_p2[34:0];

assign trunc_ln886_86_fu_3638_p1 = shl_ln976_129_fu_3628_p2[34:0];

assign trunc_ln886_87_fu_3667_p1 = shl_ln976_131_fu_3655_p2[34:0];

assign trunc_ln886_88_fu_3671_p1 = shl_ln976_132_fu_3661_p2[34:0];

assign trunc_ln886_89_fu_3700_p1 = shl_ln976_134_fu_3688_p2[34:0];

assign trunc_ln886_8_fu_2351_p1 = shl_ln976_16_fu_2341_p2[34:0];

assign trunc_ln886_90_fu_3704_p1 = shl_ln976_135_fu_3694_p2[34:0];

assign trunc_ln886_91_fu_3733_p1 = shl_ln976_137_fu_3721_p2[34:0];

assign trunc_ln886_92_fu_3737_p1 = shl_ln976_138_fu_3727_p2[34:0];

assign trunc_ln886_93_fu_3766_p1 = shl_ln976_140_fu_3754_p2[34:0];

assign trunc_ln886_94_fu_3770_p1 = shl_ln976_141_fu_3760_p2[34:0];

assign trunc_ln886_95_fu_3799_p1 = shl_ln976_143_fu_3787_p2[34:0];

assign trunc_ln886_96_fu_3803_p1 = shl_ln976_144_fu_3793_p2[34:0];

assign trunc_ln886_97_fu_3832_p1 = shl_ln976_146_fu_3820_p2[34:0];

assign trunc_ln886_98_fu_3836_p1 = shl_ln976_147_fu_3826_p2[34:0];

assign trunc_ln886_99_fu_3865_p1 = shl_ln976_149_fu_3853_p2[34:0];

assign trunc_ln886_9_fu_2380_p1 = shl_ln976_18_fu_2368_p2[34:0];

assign trunc_ln886_fu_2254_p1 = shl_ln976_3_fu_2242_p2[34:0];

assign zext_ln128_fu_2236_p1 = s2_val_V_7_reg_5982_pp0_iter2_reg;

assign zext_ln976_1_fu_1653_p1 = trunc_ln145_66_reg_5907_pp0_iter1_reg;

assign zext_ln976_2_fu_1728_p1 = trunc_ln145_67_reg_5912_pp0_iter1_reg;

assign zext_ln976_3_fu_1803_p1 = trunc_ln145_68_reg_5917_pp0_iter1_reg;

assign zext_ln976_4_fu_1878_p1 = trunc_ln145_69_reg_5922_pp0_iter1_reg;

assign zext_ln976_5_fu_1953_p1 = trunc_ln145_70_reg_5927_pp0_iter1_reg;

assign zext_ln976_6_fu_2028_p1 = trunc_ln145_64_reg_5897_pp0_iter1_reg;

assign zext_ln976_7_fu_2103_p1 = trunc_ln145_65_reg_5902_pp0_iter1_reg;

assign zext_ln976_fu_1578_p1 = trunc_ln145_32_reg_5892_pp0_iter1_reg;

endmodule //GEMM_PERMUTE_stage1_accumulation_Pipeline_1
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_stage2_unpack (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        run_cls_dout,
        run_cls_num_data_valid,
        run_cls_fifo_cap,
        run_cls_empty_n,
        run_cls_read,
        o1_stream_dout,
        o1_stream_num_data_valid,
        o1_stream_fifo_cap,
        o1_stream_empty_n,
        o1_stream_read,
        o2_stream_dout,
        o2_stream_num_data_valid,
        o2_stream_fifo_cap,
        o2_stream_empty_n,
        o2_stream_read,
        o_stream_TDATA,
        o_stream_TVALID,
        o_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] run_cls_dout;
input  [1:0] run_cls_num_data_valid;
input  [1:0] run_cls_fifo_cap;
input   run_cls_empty_n;
output   run_cls_read;
input  [927:0] o1_stream_dout;
input  [1:0] o1_stream_num_data_valid;
input  [1:0] o1_stream_fifo_cap;
input   o1_stream_empty_n;
output   o1_stream_read;
input  [927:0] o2_stream_dout;
input  [1:0] o2_stream_num_data_valid;
input  [1:0] o2_stream_fifo_cap;
input   o2_stream_empty_n;
output   o2_stream_read;
output  [231:0] o_stream_TDATA;
output   o_stream_TVALID;
input   o_stream_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg run_cls_read;
reg o1_stream_read;
reg o2_stream_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    run_cls_blk_n;
reg    o1_stream_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln178_fu_292_p2;
reg    o2_stream_blk_n;
wire   [14:0] select_ln176_fu_276_p3;
reg   [14:0] select_ln176_reg_943;
wire   [28:0] trunc_ln145_fu_303_p1;
reg   [28:0] trunc_ln145_reg_951;
reg   [28:0] trunc_ln145_s_reg_956;
reg   [28:0] trunc_ln145_1_reg_961;
reg   [28:0] trunc_ln145_2_reg_966;
reg   [28:0] trunc_ln145_3_reg_971;
reg   [28:0] trunc_ln145_4_reg_976;
reg   [28:0] trunc_ln145_5_reg_981;
reg   [28:0] trunc_ln145_6_reg_986;
reg   [28:0] trunc_ln145_7_reg_991;
reg   [28:0] trunc_ln145_8_reg_996;
reg   [28:0] trunc_ln145_9_reg_1001;
reg   [28:0] trunc_ln145_10_reg_1006;
reg   [28:0] trunc_ln145_11_reg_1011;
reg   [28:0] trunc_ln145_12_reg_1016;
reg   [28:0] trunc_ln145_13_reg_1021;
reg   [28:0] trunc_ln145_14_reg_1026;
reg   [28:0] trunc_ln145_15_reg_1031;
reg   [28:0] trunc_ln145_16_reg_1036;
reg   [28:0] trunc_ln145_17_reg_1041;
reg   [28:0] trunc_ln145_18_reg_1046;
reg   [28:0] trunc_ln145_19_reg_1051;
reg   [28:0] trunc_ln145_20_reg_1056;
reg   [28:0] trunc_ln145_21_reg_1061;
reg   [28:0] trunc_ln145_22_reg_1066;
reg   [28:0] trunc_ln145_23_reg_1071;
reg   [28:0] trunc_ln145_24_reg_1076;
reg   [28:0] trunc_ln145_25_reg_1081;
reg   [28:0] trunc_ln145_26_reg_1086;
reg   [28:0] trunc_ln145_27_reg_1091;
reg   [28:0] trunc_ln145_28_reg_1096;
reg   [28:0] trunc_ln145_29_reg_1101;
reg   [28:0] trunc_ln145_30_reg_1106;
wire   [28:0] trunc_ln145_31_fu_617_p1;
reg   [28:0] trunc_ln145_31_reg_1111;
reg   [28:0] trunc_ln145_32_reg_1116;
reg   [28:0] trunc_ln145_33_reg_1121;
reg   [28:0] trunc_ln145_34_reg_1126;
reg   [28:0] trunc_ln145_35_reg_1131;
reg   [28:0] trunc_ln145_36_reg_1136;
reg   [28:0] trunc_ln145_37_reg_1141;
reg   [28:0] trunc_ln145_38_reg_1146;
reg   [28:0] trunc_ln145_39_reg_1151;
reg   [28:0] trunc_ln145_40_reg_1156;
reg   [28:0] trunc_ln145_41_reg_1161;
reg   [28:0] trunc_ln145_42_reg_1166;
reg   [28:0] trunc_ln145_43_reg_1171;
reg   [28:0] trunc_ln145_44_reg_1176;
reg   [28:0] trunc_ln145_45_reg_1181;
reg   [28:0] trunc_ln145_46_reg_1186;
reg   [28:0] trunc_ln145_47_reg_1191;
reg   [28:0] trunc_ln145_48_reg_1196;
reg   [28:0] trunc_ln145_49_reg_1201;
reg   [28:0] trunc_ln145_50_reg_1206;
reg   [28:0] trunc_ln145_51_reg_1211;
reg   [28:0] trunc_ln145_52_reg_1216;
reg   [28:0] trunc_ln145_53_reg_1221;
reg   [28:0] trunc_ln145_54_reg_1226;
reg   [28:0] trunc_ln145_55_reg_1231;
reg   [28:0] trunc_ln145_56_reg_1236;
reg   [28:0] trunc_ln145_57_reg_1241;
reg   [28:0] trunc_ln145_58_reg_1246;
reg   [28:0] trunc_ln145_59_reg_1251;
reg   [28:0] trunc_ln145_60_reg_1256;
reg   [28:0] trunc_ln145_61_reg_1261;
reg   [28:0] trunc_ln145_62_reg_1266;
wire    grp_stage2_unpack_Pipeline_1_fu_206_ap_start;
wire    grp_stage2_unpack_Pipeline_1_fu_206_ap_done;
wire    grp_stage2_unpack_Pipeline_1_fu_206_ap_idle;
wire    grp_stage2_unpack_Pipeline_1_fu_206_ap_ready;
wire    grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TREADY;
wire   [231:0] grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TDATA;
wire    grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TVALID;
reg    grp_stage2_unpack_Pipeline_1_fu_206_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [14:0] num_output_fu_184;
wire   [14:0] num_output_2_fu_297_p2;
reg    ap_block_state2;
reg    ap_block_state1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 4'd1;
//#0 grp_stage2_unpack_Pipeline_1_fu_206_ap_start_reg = 1'b0;
end

GEMM_PERMUTE_stage2_unpack_Pipeline_1 grp_stage2_unpack_Pipeline_1_fu_206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_stage2_unpack_Pipeline_1_fu_206_ap_start),
    .ap_done(grp_stage2_unpack_Pipeline_1_fu_206_ap_done),
    .ap_idle(grp_stage2_unpack_Pipeline_1_fu_206_ap_idle),
    .ap_ready(grp_stage2_unpack_Pipeline_1_fu_206_ap_ready),
    .o_stream_TREADY(grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TREADY),
    .trunc_ln145_56(trunc_ln145_56_reg_1236),
    .trunc_ln145_33(trunc_ln145_33_reg_1121),
    .trunc_ln145_55(trunc_ln145_55_reg_1231),
    .trunc_ln145_32(trunc_ln145_32_reg_1116),
    .trunc_ln145_54(trunc_ln145_54_reg_1226),
    .trunc_ln145_62(trunc_ln145_62_reg_1266),
    .trunc_ln145_53(trunc_ln145_53_reg_1221),
    .trunc_ln145_61(trunc_ln145_61_reg_1261),
    .trunc_ln145_52(trunc_ln145_52_reg_1216),
    .trunc_ln145_60(trunc_ln145_60_reg_1256),
    .trunc_ln145_51(trunc_ln145_51_reg_1211),
    .trunc_ln145_59(trunc_ln145_59_reg_1251),
    .trunc_ln145_50(trunc_ln145_50_reg_1206),
    .trunc_ln145_58(trunc_ln145_58_reg_1246),
    .trunc_ln145_49(trunc_ln145_49_reg_1201),
    .trunc_ln145_57(trunc_ln145_57_reg_1241),
    .trunc_ln145_48(trunc_ln145_48_reg_1196),
    .trunc_ln145_47(trunc_ln145_47_reg_1191),
    .trunc_ln145_46(trunc_ln145_46_reg_1186),
    .trunc_ln145_45(trunc_ln145_45_reg_1181),
    .trunc_ln145_44(trunc_ln145_44_reg_1176),
    .trunc_ln145_43(trunc_ln145_43_reg_1171),
    .trunc_ln145_42(trunc_ln145_42_reg_1166),
    .trunc_ln145_41(trunc_ln145_41_reg_1161),
    .trunc_ln145_40(trunc_ln145_40_reg_1156),
    .trunc_ln145_39(trunc_ln145_39_reg_1151),
    .trunc_ln145_38(trunc_ln145_38_reg_1146),
    .trunc_ln145_37(trunc_ln145_37_reg_1141),
    .trunc_ln145_36(trunc_ln145_36_reg_1136),
    .trunc_ln145_35(trunc_ln145_35_reg_1131),
    .trunc_ln145_34(trunc_ln145_34_reg_1126),
    .trunc_ln145_31(trunc_ln145_31_reg_1111),
    .trunc_ln145_1(trunc_ln145_1_reg_961),
    .trunc_ln145_s(trunc_ln145_s_reg_956),
    .trunc_ln145_30(trunc_ln145_30_reg_1106),
    .trunc_ln145_29(trunc_ln145_29_reg_1101),
    .trunc_ln145_28(trunc_ln145_28_reg_1096),
    .trunc_ln145_27(trunc_ln145_27_reg_1091),
    .trunc_ln145_26(trunc_ln145_26_reg_1086),
    .trunc_ln145_25(trunc_ln145_25_reg_1081),
    .trunc_ln145_24(trunc_ln145_24_reg_1076),
    .trunc_ln145_23(trunc_ln145_23_reg_1071),
    .trunc_ln145_22(trunc_ln145_22_reg_1066),
    .trunc_ln145_21(trunc_ln145_21_reg_1061),
    .trunc_ln145_20(trunc_ln145_20_reg_1056),
    .trunc_ln145_19(trunc_ln145_19_reg_1051),
    .trunc_ln145_18(trunc_ln145_18_reg_1046),
    .trunc_ln145_17(trunc_ln145_17_reg_1041),
    .trunc_ln145_16(trunc_ln145_16_reg_1036),
    .trunc_ln145_15(trunc_ln145_15_reg_1031),
    .trunc_ln145_14(trunc_ln145_14_reg_1026),
    .trunc_ln145_13(trunc_ln145_13_reg_1021),
    .trunc_ln145_12(trunc_ln145_12_reg_1016),
    .trunc_ln145_11(trunc_ln145_11_reg_1011),
    .trunc_ln145_10(trunc_ln145_10_reg_1006),
    .trunc_ln145_9(trunc_ln145_9_reg_1001),
    .trunc_ln145_8(trunc_ln145_8_reg_996),
    .trunc_ln145_7(trunc_ln145_7_reg_991),
    .trunc_ln145_6(trunc_ln145_6_reg_986),
    .trunc_ln145_5(trunc_ln145_5_reg_981),
    .trunc_ln145_4(trunc_ln145_4_reg_976),
    .trunc_ln145_3(trunc_ln145_3_reg_971),
    .trunc_ln145_2(trunc_ln145_2_reg_966),
    .trunc_ln(trunc_ln145_reg_951),
    .o_stream_TDATA(grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TDATA),
    .o_stream_TVALID(grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TVALID)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_stage2_unpack_Pipeline_1_fu_206_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_stage2_unpack_Pipeline_1_fu_206_ap_start_reg <= 1'b1;
        end else if ((grp_stage2_unpack_Pipeline_1_fu_206_ap_ready == 1'b1)) begin
            grp_stage2_unpack_Pipeline_1_fu_206_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_output_fu_184 <= 15'd0;
    end else if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        num_output_fu_184 <= num_output_2_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        select_ln176_reg_943[7 : 6] <= select_ln176_fu_276_p3[7 : 6];
select_ln176_reg_943[11 : 10] <= select_ln176_fu_276_p3[11 : 10];
select_ln176_reg_943[14] <= select_ln176_fu_276_p3[14];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln145_10_reg_1006 <= {{o1_stream_dout[289:261]}};
        trunc_ln145_11_reg_1011 <= {{o1_stream_dout[318:290]}};
        trunc_ln145_12_reg_1016 <= {{o1_stream_dout[347:319]}};
        trunc_ln145_13_reg_1021 <= {{o1_stream_dout[376:348]}};
        trunc_ln145_14_reg_1026 <= {{o1_stream_dout[405:377]}};
        trunc_ln145_15_reg_1031 <= {{o1_stream_dout[434:406]}};
        trunc_ln145_16_reg_1036 <= {{o1_stream_dout[463:435]}};
        trunc_ln145_17_reg_1041 <= {{o1_stream_dout[492:464]}};
        trunc_ln145_18_reg_1046 <= {{o1_stream_dout[521:493]}};
        trunc_ln145_19_reg_1051 <= {{o1_stream_dout[550:522]}};
        trunc_ln145_1_reg_961 <= {{o1_stream_dout[927:899]}};
        trunc_ln145_20_reg_1056 <= {{o1_stream_dout[579:551]}};
        trunc_ln145_21_reg_1061 <= {{o1_stream_dout[608:580]}};
        trunc_ln145_22_reg_1066 <= {{o1_stream_dout[637:609]}};
        trunc_ln145_23_reg_1071 <= {{o1_stream_dout[666:638]}};
        trunc_ln145_24_reg_1076 <= {{o1_stream_dout[695:667]}};
        trunc_ln145_25_reg_1081 <= {{o1_stream_dout[724:696]}};
        trunc_ln145_26_reg_1086 <= {{o1_stream_dout[753:725]}};
        trunc_ln145_27_reg_1091 <= {{o1_stream_dout[782:754]}};
        trunc_ln145_28_reg_1096 <= {{o1_stream_dout[811:783]}};
        trunc_ln145_29_reg_1101 <= {{o1_stream_dout[840:812]}};
        trunc_ln145_2_reg_966 <= {{o1_stream_dout[57:29]}};
        trunc_ln145_30_reg_1106 <= {{o1_stream_dout[869:841]}};
        trunc_ln145_31_reg_1111 <= trunc_ln145_31_fu_617_p1;
        trunc_ln145_32_reg_1116 <= {{o2_stream_dout[898:870]}};
        trunc_ln145_33_reg_1121 <= {{o2_stream_dout[927:899]}};
        trunc_ln145_34_reg_1126 <= {{o2_stream_dout[57:29]}};
        trunc_ln145_35_reg_1131 <= {{o2_stream_dout[86:58]}};
        trunc_ln145_36_reg_1136 <= {{o2_stream_dout[115:87]}};
        trunc_ln145_37_reg_1141 <= {{o2_stream_dout[144:116]}};
        trunc_ln145_38_reg_1146 <= {{o2_stream_dout[173:145]}};
        trunc_ln145_39_reg_1151 <= {{o2_stream_dout[202:174]}};
        trunc_ln145_3_reg_971 <= {{o1_stream_dout[86:58]}};
        trunc_ln145_40_reg_1156 <= {{o2_stream_dout[231:203]}};
        trunc_ln145_41_reg_1161 <= {{o2_stream_dout[260:232]}};
        trunc_ln145_42_reg_1166 <= {{o2_stream_dout[289:261]}};
        trunc_ln145_43_reg_1171 <= {{o2_stream_dout[318:290]}};
        trunc_ln145_44_reg_1176 <= {{o2_stream_dout[347:319]}};
        trunc_ln145_45_reg_1181 <= {{o2_stream_dout[376:348]}};
        trunc_ln145_46_reg_1186 <= {{o2_stream_dout[405:377]}};
        trunc_ln145_47_reg_1191 <= {{o2_stream_dout[434:406]}};
        trunc_ln145_48_reg_1196 <= {{o2_stream_dout[463:435]}};
        trunc_ln145_49_reg_1201 <= {{o2_stream_dout[492:464]}};
        trunc_ln145_4_reg_976 <= {{o1_stream_dout[115:87]}};
        trunc_ln145_50_reg_1206 <= {{o2_stream_dout[521:493]}};
        trunc_ln145_51_reg_1211 <= {{o2_stream_dout[550:522]}};
        trunc_ln145_52_reg_1216 <= {{o2_stream_dout[579:551]}};
        trunc_ln145_53_reg_1221 <= {{o2_stream_dout[608:580]}};
        trunc_ln145_54_reg_1226 <= {{o2_stream_dout[637:609]}};
        trunc_ln145_55_reg_1231 <= {{o2_stream_dout[666:638]}};
        trunc_ln145_56_reg_1236 <= {{o2_stream_dout[695:667]}};
        trunc_ln145_57_reg_1241 <= {{o2_stream_dout[724:696]}};
        trunc_ln145_58_reg_1246 <= {{o2_stream_dout[753:725]}};
        trunc_ln145_59_reg_1251 <= {{o2_stream_dout[782:754]}};
        trunc_ln145_5_reg_981 <= {{o1_stream_dout[144:116]}};
        trunc_ln145_60_reg_1256 <= {{o2_stream_dout[811:783]}};
        trunc_ln145_61_reg_1261 <= {{o2_stream_dout[840:812]}};
        trunc_ln145_62_reg_1266 <= {{o2_stream_dout[869:841]}};
        trunc_ln145_6_reg_986 <= {{o1_stream_dout[173:145]}};
        trunc_ln145_7_reg_991 <= {{o1_stream_dout[202:174]}};
        trunc_ln145_8_reg_996 <= {{o1_stream_dout[231:203]}};
        trunc_ln145_9_reg_1001 <= {{o1_stream_dout[260:232]}};
        trunc_ln145_reg_951 <= trunc_ln145_fu_303_p1;
        trunc_ln145_s_reg_956 <= {{o1_stream_dout[898:870]}};
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_stage2_unpack_Pipeline_1_fu_206_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        o1_stream_blk_n = o1_stream_empty_n;
    end else begin
        o1_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        o1_stream_read = 1'b1;
    end else begin
        o1_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        o2_stream_blk_n = o2_stream_empty_n;
    end else begin
        o2_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        o2_stream_read = 1'b1;
    end else begin
        o2_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_blk_n = run_cls_empty_n;
    end else begin
        run_cls_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_cls_read = 1'b1;
    end else begin
        run_cls_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0))) & (icmp_ln178_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_stage2_unpack_Pipeline_1_fu_206_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (run_cls_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = (((icmp_ln178_fu_292_p2 == 1'd0) & (o2_stream_empty_n == 1'b0)) | ((icmp_ln178_fu_292_p2 == 1'd0) & (o1_stream_empty_n == 1'b0)));
end

assign grp_stage2_unpack_Pipeline_1_fu_206_ap_start = grp_stage2_unpack_Pipeline_1_fu_206_ap_start_reg;

assign grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TREADY = (o_stream_TREADY & ap_CS_fsm_state4);

assign icmp_ln178_fu_292_p2 = ((num_output_fu_184 == select_ln176_reg_943) ? 1'b1 : 1'b0);

assign num_output_2_fu_297_p2 = (num_output_fu_184 + 15'd1);

assign o_stream_TDATA = grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TDATA;

assign o_stream_TVALID = grp_stage2_unpack_Pipeline_1_fu_206_o_stream_TVALID;

assign select_ln176_fu_276_p3 = ((run_cls_dout[0:0] == 1'b1) ? 15'd18992 : 15'd1776);

assign trunc_ln145_31_fu_617_p1 = o2_stream_dout[28:0];

assign trunc_ln145_fu_303_p1 = o1_stream_dout[28:0];

always @ (posedge ap_clk) begin
    select_ln176_reg_943[5:0] <= 6'b110000;
    select_ln176_reg_943[9:8] <= 2'b10;
    select_ln176_reg_943[13:12] <= 2'b00;
end

endmodule //GEMM_PERMUTE_stage2_unpack
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_stage2_unpack_Pipeline_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        o_stream_TREADY,
        trunc_ln145_56,
        trunc_ln145_33,
        trunc_ln145_55,
        trunc_ln145_32,
        trunc_ln145_54,
        trunc_ln145_62,
        trunc_ln145_53,
        trunc_ln145_61,
        trunc_ln145_52,
        trunc_ln145_60,
        trunc_ln145_51,
        trunc_ln145_59,
        trunc_ln145_50,
        trunc_ln145_58,
        trunc_ln145_49,
        trunc_ln145_57,
        trunc_ln145_48,
        trunc_ln145_47,
        trunc_ln145_46,
        trunc_ln145_45,
        trunc_ln145_44,
        trunc_ln145_43,
        trunc_ln145_42,
        trunc_ln145_41,
        trunc_ln145_40,
        trunc_ln145_39,
        trunc_ln145_38,
        trunc_ln145_37,
        trunc_ln145_36,
        trunc_ln145_35,
        trunc_ln145_34,
        trunc_ln145_31,
        trunc_ln145_1,
        trunc_ln145_s,
        trunc_ln145_30,
        trunc_ln145_29,
        trunc_ln145_28,
        trunc_ln145_27,
        trunc_ln145_26,
        trunc_ln145_25,
        trunc_ln145_24,
        trunc_ln145_23,
        trunc_ln145_22,
        trunc_ln145_21,
        trunc_ln145_20,
        trunc_ln145_19,
        trunc_ln145_18,
        trunc_ln145_17,
        trunc_ln145_16,
        trunc_ln145_15,
        trunc_ln145_14,
        trunc_ln145_13,
        trunc_ln145_12,
        trunc_ln145_11,
        trunc_ln145_10,
        trunc_ln145_9,
        trunc_ln145_8,
        trunc_ln145_7,
        trunc_ln145_6,
        trunc_ln145_5,
        trunc_ln145_4,
        trunc_ln145_3,
        trunc_ln145_2,
        trunc_ln,
        o_stream_TDATA,
        o_stream_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   o_stream_TREADY;
input  [28:0] trunc_ln145_56;
input  [28:0] trunc_ln145_33;
input  [28:0] trunc_ln145_55;
input  [28:0] trunc_ln145_32;
input  [28:0] trunc_ln145_54;
input  [28:0] trunc_ln145_62;
input  [28:0] trunc_ln145_53;
input  [28:0] trunc_ln145_61;
input  [28:0] trunc_ln145_52;
input  [28:0] trunc_ln145_60;
input  [28:0] trunc_ln145_51;
input  [28:0] trunc_ln145_59;
input  [28:0] trunc_ln145_50;
input  [28:0] trunc_ln145_58;
input  [28:0] trunc_ln145_49;
input  [28:0] trunc_ln145_57;
input  [28:0] trunc_ln145_48;
input  [28:0] trunc_ln145_47;
input  [28:0] trunc_ln145_46;
input  [28:0] trunc_ln145_45;
input  [28:0] trunc_ln145_44;
input  [28:0] trunc_ln145_43;
input  [28:0] trunc_ln145_42;
input  [28:0] trunc_ln145_41;
input  [28:0] trunc_ln145_40;
input  [28:0] trunc_ln145_39;
input  [28:0] trunc_ln145_38;
input  [28:0] trunc_ln145_37;
input  [28:0] trunc_ln145_36;
input  [28:0] trunc_ln145_35;
input  [28:0] trunc_ln145_34;
input  [28:0] trunc_ln145_31;
input  [28:0] trunc_ln145_1;
input  [28:0] trunc_ln145_s;
input  [28:0] trunc_ln145_30;
input  [28:0] trunc_ln145_29;
input  [28:0] trunc_ln145_28;
input  [28:0] trunc_ln145_27;
input  [28:0] trunc_ln145_26;
input  [28:0] trunc_ln145_25;
input  [28:0] trunc_ln145_24;
input  [28:0] trunc_ln145_23;
input  [28:0] trunc_ln145_22;
input  [28:0] trunc_ln145_21;
input  [28:0] trunc_ln145_20;
input  [28:0] trunc_ln145_19;
input  [28:0] trunc_ln145_18;
input  [28:0] trunc_ln145_17;
input  [28:0] trunc_ln145_16;
input  [28:0] trunc_ln145_15;
input  [28:0] trunc_ln145_14;
input  [28:0] trunc_ln145_13;
input  [28:0] trunc_ln145_12;
input  [28:0] trunc_ln145_11;
input  [28:0] trunc_ln145_10;
input  [28:0] trunc_ln145_9;
input  [28:0] trunc_ln145_8;
input  [28:0] trunc_ln145_7;
input  [28:0] trunc_ln145_6;
input  [28:0] trunc_ln145_5;
input  [28:0] trunc_ln145_4;
input  [28:0] trunc_ln145_3;
input  [28:0] trunc_ln145_2;
input  [28:0] trunc_ln;
output  [231:0] o_stream_TDATA;
output   o_stream_TVALID;

reg ap_idle;
reg o_stream_TVALID;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln193_reg_1986;
wire   [0:0] icmp_ln193_reg_1986_pp0_iter0_reg;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
wire    ap_CS_iter1_fsm_state2;
wire   [0:0] icmp_ln193_fu_1069_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    o_stream_TDATA_blk_n;
reg   [3:0] tp_fu_162;
wire   [3:0] tp_2_fu_1075_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_tp_1;
reg   [28:0] p_0_0_0385_fu_166;
reg   [28:0] p_0_0_0_177386_fu_170;
reg   [28:0] p_0_0_0_281387_fu_174;
reg   [28:0] p_0_0_0_385388_fu_178;
reg   [28:0] p_0_0_0_489389_fu_182;
reg   [28:0] p_0_0_0_593390_fu_186;
reg   [28:0] p_0_0_0_697391_fu_190;
reg   [28:0] p_0_0_0_7392_fu_194;
reg   [28:0] p_0_0_0_1393_fu_198;
reg   [28:0] p_0_0_0_1_1394_fu_202;
reg   [28:0] p_0_0_0_1_2395_fu_206;
reg   [28:0] p_0_0_0_1_3396_fu_210;
reg   [28:0] p_0_0_0_1_4397_fu_214;
reg   [28:0] p_0_0_0_1_5398_fu_218;
reg   [28:0] p_0_0_0_1_6399_fu_222;
reg   [28:0] p_0_0_0_1_7400_fu_226;
reg   [28:0] p_0_0_0_2401_fu_230;
reg   [28:0] p_0_0_0_2_1402_fu_234;
reg   [28:0] p_0_0_0_2_2403_fu_238;
reg   [28:0] p_0_0_0_2_3404_fu_242;
reg   [28:0] p_0_0_0_2_4405_fu_246;
reg   [28:0] p_0_0_0_2_5406_fu_250;
reg   [28:0] p_0_0_0_2_6407_fu_254;
reg   [28:0] p_0_0_0_2_7408_fu_258;
reg   [28:0] p_0_0_0_3409_fu_262;
reg   [28:0] p_0_0_0_3_1410_fu_266;
reg   [28:0] p_0_0_0_3_2411_fu_270;
reg   [28:0] p_0_0_0_3_3412_fu_274;
reg   [28:0] p_0_0_0_3_4413_fu_278;
reg   [28:0] p_0_0_0_3_5414_fu_282;
reg   [28:0] p_0_0_0_3_6415_fu_286;
reg   [28:0] p_0_0_0_3_7416_fu_290;
reg   [28:0] p_0_0_0_4417_fu_294;
reg   [28:0] p_0_0_0_4_1418_fu_298;
reg   [28:0] p_0_0_0_4_2419_fu_302;
reg   [28:0] p_0_0_0_4_3420_fu_306;
reg   [28:0] p_0_0_0_4_4421_fu_310;
reg   [28:0] p_0_0_0_4_5422_fu_314;
reg   [28:0] p_0_0_0_4_6423_fu_318;
reg   [28:0] p_0_0_0_4_7424_fu_322;
reg   [28:0] p_0_0_0_5425_fu_326;
reg   [28:0] p_0_0_0_5_1426_fu_330;
reg   [28:0] p_0_0_0_5_2427_fu_334;
reg   [28:0] p_0_0_0_5_3428_fu_338;
reg   [28:0] p_0_0_0_5_4429_fu_342;
reg   [28:0] p_0_0_0_5_5430_fu_346;
reg   [28:0] p_0_0_0_5_6431_fu_350;
reg   [28:0] p_0_0_0_5_7432_fu_354;
reg   [28:0] p_0_0_0_5433_fu_358;
reg   [28:0] p_0_0_0_6_1434_fu_362;
reg   [28:0] p_0_0_0_6_2435_fu_366;
reg   [28:0] p_0_0_0_6_3436_fu_370;
reg   [28:0] p_0_0_0_6_4437_fu_374;
reg   [28:0] p_0_0_0_6_5438_fu_378;
reg   [28:0] p_0_0_0_6_6439_fu_382;
reg   [28:0] p_0_0_0_6_7440_fu_386;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
reg    ap_ST_iter1_fsm_state2_blk;
wire    ap_start_int;
reg    ap_condition_688;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_CS_iter0_fsm = 1'd1;
//#0 ap_CS_iter1_fsm = 2'd1;
//#0 ap_done_reg = 1'b0;
end

GEMM_PERMUTE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (ap_loop_exit_ready == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0385_fu_166 <= trunc_ln;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0385_fu_166 <= p_0_0_0_1393_fu_198;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1393_fu_198 <= trunc_ln145_9;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1393_fu_198 <= p_0_0_0_2401_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_177386_fu_170 <= trunc_ln145_2;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_177386_fu_170 <= p_0_0_0_1_1394_fu_202;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_1394_fu_202 <= trunc_ln145_10;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_1394_fu_202 <= p_0_0_0_2_1402_fu_234;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_2395_fu_206 <= trunc_ln145_11;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_2395_fu_206 <= p_0_0_0_2_2403_fu_238;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_3396_fu_210 <= trunc_ln145_12;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_3396_fu_210 <= p_0_0_0_2_3404_fu_242;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_4397_fu_214 <= trunc_ln145_13;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_4397_fu_214 <= p_0_0_0_2_4405_fu_246;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_5398_fu_218 <= trunc_ln145_14;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_5398_fu_218 <= p_0_0_0_2_5406_fu_250;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_6399_fu_222 <= trunc_ln145_15;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_6399_fu_222 <= p_0_0_0_2_6407_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_1_7400_fu_226 <= trunc_ln145_16;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_1_7400_fu_226 <= p_0_0_0_2_7408_fu_258;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2401_fu_230 <= trunc_ln145_17;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2401_fu_230 <= p_0_0_0_3409_fu_262;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_281387_fu_174 <= trunc_ln145_3;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_281387_fu_174 <= p_0_0_0_1_2395_fu_206;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_1402_fu_234 <= trunc_ln145_18;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_1402_fu_234 <= p_0_0_0_3_1410_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_2403_fu_238 <= trunc_ln145_19;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_2403_fu_238 <= p_0_0_0_3_2411_fu_270;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_3404_fu_242 <= trunc_ln145_20;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_3404_fu_242 <= p_0_0_0_3_3412_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_4405_fu_246 <= trunc_ln145_21;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_4405_fu_246 <= p_0_0_0_3_4413_fu_278;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_5406_fu_250 <= trunc_ln145_22;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_5406_fu_250 <= p_0_0_0_3_5414_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_6407_fu_254 <= trunc_ln145_23;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_6407_fu_254 <= p_0_0_0_3_6415_fu_286;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_2_7408_fu_258 <= trunc_ln145_24;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_2_7408_fu_258 <= p_0_0_0_3_7416_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3409_fu_262 <= trunc_ln145_25;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3409_fu_262 <= p_0_0_0_4417_fu_294;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_385388_fu_178 <= trunc_ln145_4;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_385388_fu_178 <= p_0_0_0_1_3396_fu_210;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_1410_fu_266 <= trunc_ln145_26;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_1410_fu_266 <= p_0_0_0_4_1418_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_2411_fu_270 <= trunc_ln145_27;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_2411_fu_270 <= p_0_0_0_4_2419_fu_302;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_3412_fu_274 <= trunc_ln145_28;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_3412_fu_274 <= p_0_0_0_4_3420_fu_306;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_4413_fu_278 <= trunc_ln145_29;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_4413_fu_278 <= p_0_0_0_4_4421_fu_310;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_5414_fu_282 <= trunc_ln145_30;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_5414_fu_282 <= p_0_0_0_4_5422_fu_314;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_6415_fu_286 <= trunc_ln145_s;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_6415_fu_286 <= p_0_0_0_4_6423_fu_318;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_3_7416_fu_290 <= trunc_ln145_1;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_3_7416_fu_290 <= p_0_0_0_4_7424_fu_322;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4417_fu_294 <= trunc_ln145_31;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4417_fu_294 <= p_0_0_0_5425_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_489389_fu_182 <= trunc_ln145_5;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_489389_fu_182 <= p_0_0_0_1_4397_fu_214;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_1418_fu_298 <= trunc_ln145_34;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_1418_fu_298 <= p_0_0_0_5_1426_fu_330;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_2419_fu_302 <= trunc_ln145_35;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_2419_fu_302 <= p_0_0_0_5_2427_fu_334;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_3420_fu_306 <= trunc_ln145_36;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_3420_fu_306 <= p_0_0_0_5_3428_fu_338;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_4421_fu_310 <= trunc_ln145_37;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_4421_fu_310 <= p_0_0_0_5_4429_fu_342;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_5422_fu_314 <= trunc_ln145_38;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_5422_fu_314 <= p_0_0_0_5_5430_fu_346;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_6423_fu_318 <= trunc_ln145_39;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_6423_fu_318 <= p_0_0_0_5_6431_fu_350;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_4_7424_fu_322 <= trunc_ln145_40;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_4_7424_fu_322 <= p_0_0_0_5_7432_fu_354;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5425_fu_326 <= trunc_ln145_41;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5425_fu_326 <= p_0_0_0_5433_fu_358;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5433_fu_358 <= trunc_ln145_49;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5433_fu_358 <= trunc_ln145_57;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_593390_fu_186 <= trunc_ln145_6;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_593390_fu_186 <= p_0_0_0_1_5398_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_1426_fu_330 <= trunc_ln145_42;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_1426_fu_330 <= p_0_0_0_6_1434_fu_362;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_2427_fu_334 <= trunc_ln145_43;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_2427_fu_334 <= p_0_0_0_6_2435_fu_366;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_3428_fu_338 <= trunc_ln145_44;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_3428_fu_338 <= p_0_0_0_6_3436_fu_370;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_4429_fu_342 <= trunc_ln145_45;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_4429_fu_342 <= p_0_0_0_6_4437_fu_374;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_5430_fu_346 <= trunc_ln145_46;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_5430_fu_346 <= p_0_0_0_6_5438_fu_378;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_6431_fu_350 <= trunc_ln145_47;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_6431_fu_350 <= p_0_0_0_6_6439_fu_382;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_5_7432_fu_354 <= trunc_ln145_48;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_5_7432_fu_354 <= p_0_0_0_6_7440_fu_386;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_697391_fu_190 <= trunc_ln145_7;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_697391_fu_190 <= p_0_0_0_1_6399_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_1434_fu_362 <= trunc_ln145_50;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_1434_fu_362 <= trunc_ln145_58;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_2435_fu_366 <= trunc_ln145_51;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_2435_fu_366 <= trunc_ln145_59;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_3436_fu_370 <= trunc_ln145_52;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_3436_fu_370 <= trunc_ln145_60;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_4437_fu_374 <= trunc_ln145_53;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_4437_fu_374 <= trunc_ln145_61;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_5438_fu_378 <= trunc_ln145_54;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_5438_fu_378 <= trunc_ln145_62;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_6439_fu_382 <= trunc_ln145_55;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_6439_fu_382 <= trunc_ln145_32;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_6_7440_fu_386 <= trunc_ln145_56;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_6_7440_fu_386 <= trunc_ln145_33;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_0_0_0_7392_fu_194 <= trunc_ln145_8;
    end else if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_0_0_0_7392_fu_194 <= p_0_0_0_1_7400_fu_226;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_688)) begin
        if ((icmp_ln193_fu_1069_p2 == 1'd0)) begin
            tp_fu_162 <= tp_2_fu_1075_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            tp_fu_162 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln193_reg_1986 <= icmp_ln193_fu_1069_p2;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0)))) begin
        ap_ST_iter1_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_iter1_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (icmp_ln193_fu_1069_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_tp_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_tp_1 = tp_fu_162;
    end
end

always @ (*) begin
    if (((icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        o_stream_TDATA_blk_n = o_stream_TREADY;
    end else begin
        o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986 == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        o_stream_TVALID = 1'b1;
    end else begin
        o_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((ap_start_int == 1'b0) & (1'b1 == ap_CS_iter0_fsm_state1))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else if (((~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))) & (icmp_ln193_reg_1986_pp0_iter0_reg == 1'd1) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

always @ (*) begin
    ap_block_state2_io = ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_688 = (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((icmp_ln193_reg_1986 == 1'd0) & (o_stream_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln193_fu_1069_p2 = ((ap_sig_allocacmp_tp_1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln193_reg_1986_pp0_iter0_reg = icmp_ln193_reg_1986;

assign o_stream_TDATA = {{{{{{{{p_0_0_0_7392_fu_194}, {p_0_0_0_697391_fu_190}}, {p_0_0_0_593390_fu_186}}, {p_0_0_0_489389_fu_182}}, {p_0_0_0_385388_fu_178}}, {p_0_0_0_281387_fu_174}}, {p_0_0_0_177386_fu_170}}, {p_0_0_0385_fu_166}};

assign tp_2_fu_1075_p2 = (ap_sig_allocacmp_tp_1 + 4'd1);

endmodule //GEMM_PERMUTE_stage2_unpack_Pipeline_1
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_start_for_do_accumulator_U0_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module GEMM_PERMUTE_start_for_do_accumulator_U0 (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

GEMM_PERMUTE_start_for_do_accumulator_U0_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_GEMM_PERMUTE_start_for_do_accumulator_U0_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Tool Version Limit: 2022.04
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module GEMM_PERMUTE_start_for_stage2_unpack_U0_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module GEMM_PERMUTE_start_for_stage2_unpack_U0 (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

GEMM_PERMUTE_start_for_stage2_unpack_U0_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_GEMM_PERMUTE_start_for_stage2_unpack_U0_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GEMM_PERMUTE_GEMM_PERMUTE_helper (
        run_cls,
        i_stream_TDATA,
        s_stream_TDATA,
        w_stream_TDATA,
        s1_stream_TDATA,
        s2_stream_TDATA,
        o_stream_TDATA,
        ap_clk,
        ap_rst,
        run_cls_ap_vld,
        i_stream_TVALID,
        i_stream_TREADY,
        w_stream_TVALID,
        w_stream_TREADY,
        ap_start,
        s_stream_TVALID,
        s_stream_TREADY,
        s1_stream_TVALID,
        s1_stream_TREADY,
        s2_stream_TVALID,
        s2_stream_TREADY,
        o_stream_TVALID,
        o_stream_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [0:0] run_cls;
input  [511:0] i_stream_TDATA;
input  [31:0] s_stream_TDATA;
input  [319:0] w_stream_TDATA;
input  [23:0] s1_stream_TDATA;
input  [23:0] s2_stream_TDATA;
output  [231:0] o_stream_TDATA;
input   ap_clk;
input   ap_rst;
input   run_cls_ap_vld;
input   i_stream_TVALID;
output   i_stream_TREADY;
input   w_stream_TVALID;
output   w_stream_TREADY;
input   ap_start;
input   s_stream_TVALID;
output   s_stream_TREADY;
input   s1_stream_TVALID;
output   s1_stream_TREADY;
input   s2_stream_TVALID;
output   s2_stream_TREADY;
output   o_stream_TVALID;
input   o_stream_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    do_tensor_core_U0_ap_start;
wire    do_tensor_core_U0_ap_done;
wire    do_tensor_core_U0_ap_continue;
wire    do_tensor_core_U0_ap_idle;
wire    do_tensor_core_U0_ap_ready;
wire    do_tensor_core_U0_start_out;
wire    do_tensor_core_U0_start_write;
wire    do_tensor_core_U0_i_stream_TREADY;
wire    do_tensor_core_U0_w_stream_TREADY;
wire   [1023:0] do_tensor_core_U0_gemm_stream_din;
wire    do_tensor_core_U0_gemm_stream_write;
wire   [0:0] do_tensor_core_U0_run_cls_c_din;
wire    do_tensor_core_U0_run_cls_c_write;
wire    do_accumulator_U0_run_cls_read;
wire    do_accumulator_U0_gemm_stream_read;
wire   [231:0] do_accumulator_U0_o_stream_TDATA;
wire    do_accumulator_U0_s_stream_TREADY;
wire    do_accumulator_U0_s1_stream_TREADY;
wire    do_accumulator_U0_s2_stream_TREADY;
wire    do_accumulator_U0_ap_start;
wire    do_accumulator_U0_o_stream_TVALID;
wire    do_accumulator_U0_ap_done;
wire    do_accumulator_U0_ap_ready;
wire    do_accumulator_U0_ap_idle;
wire    do_accumulator_U0_ap_continue;
wire    gemm_stream_full_n;
wire   [1023:0] gemm_stream_dout;
wire   [1:0] gemm_stream_num_data_valid;
wire   [1:0] gemm_stream_fifo_cap;
wire    gemm_stream_empty_n;
wire    run_cls_c_full_n;
wire   [0:0] run_cls_c_dout;
wire   [1:0] run_cls_c_num_data_valid;
wire   [1:0] run_cls_c_fifo_cap;
wire    run_cls_c_empty_n;
wire   [0:0] start_for_do_accumulator_U0_din;
wire    start_for_do_accumulator_U0_full_n;
wire   [0:0] start_for_do_accumulator_U0_dout;
wire    start_for_do_accumulator_U0_empty_n;

GEMM_PERMUTE_do_tensor_core do_tensor_core_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_tensor_core_U0_ap_start),
    .start_full_n(start_for_do_accumulator_U0_full_n),
    .ap_done(do_tensor_core_U0_ap_done),
    .ap_continue(do_tensor_core_U0_ap_continue),
    .ap_idle(do_tensor_core_U0_ap_idle),
    .ap_ready(do_tensor_core_U0_ap_ready),
    .start_out(do_tensor_core_U0_start_out),
    .start_write(do_tensor_core_U0_start_write),
    .run_cls(run_cls),
    .i_stream_TDATA(i_stream_TDATA),
    .i_stream_TVALID(i_stream_TVALID),
    .i_stream_TREADY(do_tensor_core_U0_i_stream_TREADY),
    .w_stream_TDATA(w_stream_TDATA),
    .w_stream_TVALID(w_stream_TVALID),
    .w_stream_TREADY(do_tensor_core_U0_w_stream_TREADY),
    .gemm_stream_din(do_tensor_core_U0_gemm_stream_din),
    .gemm_stream_num_data_valid(gemm_stream_num_data_valid),
    .gemm_stream_fifo_cap(gemm_stream_fifo_cap),
    .gemm_stream_full_n(gemm_stream_full_n),
    .gemm_stream_write(do_tensor_core_U0_gemm_stream_write),
    .run_cls_c_din(do_tensor_core_U0_run_cls_c_din),
    .run_cls_c_num_data_valid(run_cls_c_num_data_valid),
    .run_cls_c_fifo_cap(run_cls_c_fifo_cap),
    .run_cls_c_full_n(run_cls_c_full_n),
    .run_cls_c_write(do_tensor_core_U0_run_cls_c_write)
);

GEMM_PERMUTE_do_accumulator do_accumulator_U0(
    .run_cls_dout(run_cls_c_dout),
    .run_cls_empty_n(run_cls_c_empty_n),
    .run_cls_read(do_accumulator_U0_run_cls_read),
    .gemm_stream_dout(gemm_stream_dout),
    .gemm_stream_empty_n(gemm_stream_empty_n),
    .gemm_stream_read(do_accumulator_U0_gemm_stream_read),
    .s_stream_TDATA(s_stream_TDATA),
    .s1_stream_TDATA(s1_stream_TDATA),
    .s2_stream_TDATA(s2_stream_TDATA),
    .o_stream_TDATA(do_accumulator_U0_o_stream_TDATA),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .s_stream_TVALID(s_stream_TVALID),
    .s_stream_TREADY(do_accumulator_U0_s_stream_TREADY),
    .s1_stream_TVALID(s1_stream_TVALID),
    .s1_stream_TREADY(do_accumulator_U0_s1_stream_TREADY),
    .s2_stream_TVALID(s2_stream_TVALID),
    .s2_stream_TREADY(do_accumulator_U0_s2_stream_TREADY),
    .ap_start(do_accumulator_U0_ap_start),
    .o_stream_TVALID(do_accumulator_U0_o_stream_TVALID),
    .o_stream_TREADY(o_stream_TREADY),
    .ap_done(do_accumulator_U0_ap_done),
    .ap_ready(do_accumulator_U0_ap_ready),
    .ap_idle(do_accumulator_U0_ap_idle),
    .ap_continue(do_accumulator_U0_ap_continue)
);

GEMM_PERMUTE_fifo_w1024_d2_S gemm_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_tensor_core_U0_gemm_stream_din),
    .if_full_n(gemm_stream_full_n),
    .if_write(do_tensor_core_U0_gemm_stream_write),
    .if_dout(gemm_stream_dout),
    .if_num_data_valid(gemm_stream_num_data_valid),
    .if_fifo_cap(gemm_stream_fifo_cap),
    .if_empty_n(gemm_stream_empty_n),
    .if_read(do_accumulator_U0_gemm_stream_read)
);

GEMM_PERMUTE_fifo_w1_d2_S_x run_cls_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_tensor_core_U0_run_cls_c_din),
    .if_full_n(run_cls_c_full_n),
    .if_write(do_tensor_core_U0_run_cls_c_write),
    .if_dout(run_cls_c_dout),
    .if_num_data_valid(run_cls_c_num_data_valid),
    .if_fifo_cap(run_cls_c_fifo_cap),
    .if_empty_n(run_cls_c_empty_n),
    .if_read(do_accumulator_U0_run_cls_read)
);

GEMM_PERMUTE_start_for_do_accumulator_U0 start_for_do_accumulator_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_accumulator_U0_din),
    .if_full_n(start_for_do_accumulator_U0_full_n),
    .if_write(do_tensor_core_U0_start_write),
    .if_dout(start_for_do_accumulator_U0_dout),
    .if_empty_n(start_for_do_accumulator_U0_empty_n),
    .if_read(do_accumulator_U0_ap_ready)
);

assign ap_done = do_accumulator_U0_ap_done;

assign ap_idle = (do_tensor_core_U0_ap_idle & do_accumulator_U0_ap_idle);

assign ap_ready = do_tensor_core_U0_ap_ready;

assign do_accumulator_U0_ap_continue = ap_continue;

assign do_accumulator_U0_ap_start = start_for_do_accumulator_U0_empty_n;

assign do_tensor_core_U0_ap_continue = 1'b1;

assign do_tensor_core_U0_ap_start = ap_start;

assign i_stream_TREADY = do_tensor_core_U0_i_stream_TREADY;

assign o_stream_TDATA = do_accumulator_U0_o_stream_TDATA;

assign o_stream_TVALID = do_accumulator_U0_o_stream_TVALID;

assign s1_stream_TREADY = do_accumulator_U0_s1_stream_TREADY;

assign s2_stream_TREADY = do_accumulator_U0_s2_stream_TREADY;

assign s_stream_TREADY = do_accumulator_U0_s_stream_TREADY;

assign start_for_do_accumulator_U0_din = 1'b1;

assign w_stream_TREADY = do_tensor_core_U0_w_stream_TREADY;

endmodule //GEMM_PERMUTE_GEMM_PERMUTE_helper
