<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>26034</Average-caseLatency>
            <Worst-caseLatency>49166</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.260 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>49167</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>activation_accelerator.cpp:582</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>197</BRAM_18K>
            <DSP>887</DSP>
            <FF>120751</FF>
            <LUT>193412</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_float_sige_fu_13982</InstName>
                    <ModuleName>float_sige</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13982</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_1_round_float32_to_bf16_ieee_fu_1982</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1982</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_4_round_float32_to_bf16_ieee_fu_1989</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1989</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_7_round_float32_to_bf16_ieee_fu_1996</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1996</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_2_round_float32_to_bf16_ieee_fu_2003</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2003</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_8_round_float32_to_bf16_ieee_fu_2010</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2010</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_11_round_float32_to_bf16_ieee_fu_2017</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2017</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_13_round_float32_to_bf16_ieee_fu_2024</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_15_round_float32_to_bf16_ieee_fu_2031</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2031</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_17_round_float32_to_bf16_ieee_fu_2038</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2038</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_19_round_float32_to_bf16_ieee_fu_2045</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2045</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_21_round_float32_to_bf16_ieee_fu_2052</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2052</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_23_round_float32_to_bf16_ieee_fu_2059</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2059</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_25_round_float32_to_bf16_ieee_fu_2066</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2066</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_27_round_float32_to_bf16_ieee_fu_2073</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2073</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_29_round_float32_to_bf16_ieee_fu_2080</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2080</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_31_round_float32_to_bf16_ieee_fu_2087</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2087</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_33_round_float32_to_bf16_ieee_fu_2094</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2094</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_35_round_float32_to_bf16_ieee_fu_2101</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2101</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_37_round_float32_to_bf16_ieee_fu_2108</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2108</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_39_round_float32_to_bf16_ieee_fu_2115</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2115</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_41_round_float32_to_bf16_ieee_fu_2122</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2122</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_43_round_float32_to_bf16_ieee_fu_2129</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2129</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_45_round_float32_to_bf16_ieee_fu_2136</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2136</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_47_round_float32_to_bf16_ieee_fu_2143</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2143</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_49_round_float32_to_bf16_ieee_fu_2150</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2150</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_51_round_float32_to_bf16_ieee_fu_2157</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2157</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_53_round_float32_to_bf16_ieee_fu_2164</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2164</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_55_round_float32_to_bf16_ieee_fu_2171</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2171</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_57_round_float32_to_bf16_ieee_fu_2178</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2178</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_59_round_float32_to_bf16_ieee_fu_2185</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2185</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_61_round_float32_to_bf16_ieee_fu_2192</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2192</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_63_round_float32_to_bf16_ieee_fu_2199</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2199</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln98_fu_2790_p2 add_ln98_fu_2796_p2 icmp_ln98_1_fu_2802_p2 add_ln98_1_fu_2808_p2 select_ln98_fu_2822_p3 icmp_ln105_fu_2898_p2 select_ln105_fu_2909_p3 fmul_32ns_32ns_32_3_max_dsp_1_U102 xor_ln110_31_fu_3528_p2 fexp_32ns_32ns_32_8_full_dsp_1_U166 fadd_32ns_32ns_32_4_full_dsp_1_U70 fdiv_32ns_32ns_32_9_no_dsp_1_U134 select_ln105_1_fu_2916_p3 fmul_32ns_32ns_32_3_max_dsp_1_U103 xor_ln110_fu_3562_p2 fexp_32ns_32ns_32_8_full_dsp_1_U167 fadd_32ns_32ns_32_4_full_dsp_1_U71 fdiv_32ns_32ns_32_9_no_dsp_1_U135 select_ln105_2_fu_2923_p3 fmul_32ns_32ns_32_3_max_dsp_1_U104 xor_ln110_32_fu_3596_p2 fexp_32ns_32ns_32_8_full_dsp_1_U168 fadd_32ns_32ns_32_4_full_dsp_1_U72 fdiv_32ns_32ns_32_9_no_dsp_1_U136 select_ln105_3_fu_2930_p3 fmul_32ns_32ns_32_3_max_dsp_1_U105 xor_ln110_33_fu_3630_p2 fexp_32ns_32ns_32_8_full_dsp_1_U169 fadd_32ns_32ns_32_4_full_dsp_1_U73 fdiv_32ns_32ns_32_9_no_dsp_1_U137 select_ln105_4_fu_2937_p3 fmul_32ns_32ns_32_3_max_dsp_1_U106 xor_ln110_34_fu_3664_p2 fexp_32ns_32ns_32_8_full_dsp_1_U170 fadd_32ns_32ns_32_4_full_dsp_1_U74 fdiv_32ns_32ns_32_9_no_dsp_1_U138 select_ln105_5_fu_2944_p3 fmul_32ns_32ns_32_3_max_dsp_1_U107 xor_ln110_35_fu_3698_p2 fexp_32ns_32ns_32_8_full_dsp_1_U171 fadd_32ns_32ns_32_4_full_dsp_1_U75 fdiv_32ns_32ns_32_9_no_dsp_1_U139 select_ln105_6_fu_2951_p3 fmul_32ns_32ns_32_3_max_dsp_1_U108 xor_ln110_36_fu_3732_p2 fexp_32ns_32ns_32_8_full_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U76 fdiv_32ns_32ns_32_9_no_dsp_1_U140 select_ln105_7_fu_2958_p3 fmul_32ns_32ns_32_3_max_dsp_1_U109 xor_ln110_37_fu_3766_p2 fexp_32ns_32ns_32_8_full_dsp_1_U173 fadd_32ns_32ns_32_4_full_dsp_1_U77 fdiv_32ns_32ns_32_9_no_dsp_1_U141 select_ln105_8_fu_2965_p3 fmul_32ns_32ns_32_3_max_dsp_1_U110 xor_ln110_38_fu_3800_p2 fexp_32ns_32ns_32_8_full_dsp_1_U174 fadd_32ns_32ns_32_4_full_dsp_1_U78 fdiv_32ns_32ns_32_9_no_dsp_1_U142 select_ln105_9_fu_2972_p3 fmul_32ns_32ns_32_3_max_dsp_1_U111 xor_ln110_39_fu_3834_p2 fexp_32ns_32ns_32_8_full_dsp_1_U175 fadd_32ns_32ns_32_4_full_dsp_1_U79 fdiv_32ns_32ns_32_9_no_dsp_1_U143 select_ln105_10_fu_2979_p3 fmul_32ns_32ns_32_3_max_dsp_1_U112 xor_ln110_40_fu_3868_p2 fexp_32ns_32ns_32_8_full_dsp_1_U176 fadd_32ns_32ns_32_4_full_dsp_1_U80 fdiv_32ns_32ns_32_9_no_dsp_1_U144 select_ln105_11_fu_2986_p3 fmul_32ns_32ns_32_3_max_dsp_1_U113 xor_ln110_41_fu_3902_p2 fexp_32ns_32ns_32_8_full_dsp_1_U177 fadd_32ns_32ns_32_4_full_dsp_1_U81 fdiv_32ns_32ns_32_9_no_dsp_1_U145 select_ln105_12_fu_2993_p3 fmul_32ns_32ns_32_3_max_dsp_1_U114 xor_ln110_42_fu_3936_p2 fexp_32ns_32ns_32_8_full_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U82 fdiv_32ns_32ns_32_9_no_dsp_1_U146 select_ln105_13_fu_3000_p3 fmul_32ns_32ns_32_3_max_dsp_1_U115 xor_ln110_43_fu_3970_p2 fexp_32ns_32ns_32_8_full_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U83 fdiv_32ns_32ns_32_9_no_dsp_1_U147 select_ln105_14_fu_3007_p3 fmul_32ns_32ns_32_3_max_dsp_1_U116 xor_ln110_44_fu_4004_p2 fexp_32ns_32ns_32_8_full_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U84 fdiv_32ns_32ns_32_9_no_dsp_1_U148 select_ln105_15_fu_3014_p3 fmul_32ns_32ns_32_3_max_dsp_1_U117 xor_ln110_45_fu_4038_p2 fexp_32ns_32ns_32_8_full_dsp_1_U181 fadd_32ns_32ns_32_4_full_dsp_1_U85 fdiv_32ns_32ns_32_9_no_dsp_1_U149 select_ln105_16_fu_3021_p3 fmul_32ns_32ns_32_3_max_dsp_1_U118 xor_ln110_46_fu_4072_p2 fexp_32ns_32ns_32_8_full_dsp_1_U182 fadd_32ns_32ns_32_4_full_dsp_1_U86 fdiv_32ns_32ns_32_9_no_dsp_1_U150 select_ln105_17_fu_3028_p3 fmul_32ns_32ns_32_3_max_dsp_1_U119 xor_ln110_47_fu_4106_p2 fexp_32ns_32ns_32_8_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U87 fdiv_32ns_32ns_32_9_no_dsp_1_U151 select_ln105_18_fu_3035_p3 fmul_32ns_32ns_32_3_max_dsp_1_U120 xor_ln110_48_fu_4140_p2 fexp_32ns_32ns_32_8_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U88 fdiv_32ns_32ns_32_9_no_dsp_1_U152 select_ln105_19_fu_3042_p3 fmul_32ns_32ns_32_3_max_dsp_1_U121 xor_ln110_49_fu_4174_p2 fexp_32ns_32ns_32_8_full_dsp_1_U185 fadd_32ns_32ns_32_4_full_dsp_1_U89 fdiv_32ns_32ns_32_9_no_dsp_1_U153 select_ln105_20_fu_3049_p3 fmul_32ns_32ns_32_3_max_dsp_1_U122 xor_ln110_50_fu_4208_p2 fexp_32ns_32ns_32_8_full_dsp_1_U186 fadd_32ns_32ns_32_4_full_dsp_1_U90 fdiv_32ns_32ns_32_9_no_dsp_1_U154 select_ln105_21_fu_3056_p3 fmul_32ns_32ns_32_3_max_dsp_1_U123 xor_ln110_51_fu_4242_p2 fexp_32ns_32ns_32_8_full_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U91 fdiv_32ns_32ns_32_9_no_dsp_1_U155 select_ln105_22_fu_3063_p3 fmul_32ns_32ns_32_3_max_dsp_1_U124 xor_ln110_52_fu_4276_p2 fexp_32ns_32ns_32_8_full_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U92 fdiv_32ns_32ns_32_9_no_dsp_1_U156 select_ln105_23_fu_3070_p3 fmul_32ns_32ns_32_3_max_dsp_1_U125 xor_ln110_53_fu_4310_p2 fexp_32ns_32ns_32_8_full_dsp_1_U189 fadd_32ns_32ns_32_4_full_dsp_1_U93 fdiv_32ns_32ns_32_9_no_dsp_1_U157 select_ln105_24_fu_3077_p3 fmul_32ns_32ns_32_3_max_dsp_1_U126 xor_ln110_54_fu_4344_p2 fexp_32ns_32ns_32_8_full_dsp_1_U190 fadd_32ns_32ns_32_4_full_dsp_1_U94 fdiv_32ns_32ns_32_9_no_dsp_1_U158 select_ln105_25_fu_3084_p3 fmul_32ns_32ns_32_3_max_dsp_1_U127 xor_ln110_55_fu_4378_p2 fexp_32ns_32ns_32_8_full_dsp_1_U191 fadd_32ns_32ns_32_4_full_dsp_1_U95 fdiv_32ns_32ns_32_9_no_dsp_1_U159 select_ln105_26_fu_3091_p3 fmul_32ns_32ns_32_3_max_dsp_1_U128 xor_ln110_56_fu_4412_p2 fexp_32ns_32ns_32_8_full_dsp_1_U192 fadd_32ns_32ns_32_4_full_dsp_1_U96 fdiv_32ns_32ns_32_9_no_dsp_1_U160 select_ln105_27_fu_3098_p3 fmul_32ns_32ns_32_3_max_dsp_1_U129 xor_ln110_57_fu_4446_p2 fexp_32ns_32ns_32_8_full_dsp_1_U193 fadd_32ns_32ns_32_4_full_dsp_1_U97 fdiv_32ns_32ns_32_9_no_dsp_1_U161 select_ln105_28_fu_3105_p3 fmul_32ns_32ns_32_3_max_dsp_1_U130 xor_ln110_58_fu_4480_p2 fexp_32ns_32ns_32_8_full_dsp_1_U194 fadd_32ns_32ns_32_4_full_dsp_1_U98 fdiv_32ns_32ns_32_9_no_dsp_1_U162 select_ln105_29_fu_3112_p3 fmul_32ns_32ns_32_3_max_dsp_1_U131 xor_ln110_59_fu_4514_p2 fexp_32ns_32ns_32_8_full_dsp_1_U195 fadd_32ns_32ns_32_4_full_dsp_1_U99 fdiv_32ns_32ns_32_9_no_dsp_1_U163 select_ln105_30_fu_3119_p3 fmul_32ns_32ns_32_3_max_dsp_1_U132 xor_ln110_60_fu_4548_p2 fexp_32ns_32ns_32_8_full_dsp_1_U196 fadd_32ns_32ns_32_4_full_dsp_1_U100 fdiv_32ns_32ns_32_9_no_dsp_1_U164 select_ln105_31_fu_3126_p3 fmul_32ns_32ns_32_3_max_dsp_1_U133 xor_ln110_61_fu_4582_p2 fexp_32ns_32ns_32_8_full_dsp_1_U197 fadd_32ns_32ns_32_4_full_dsp_1_U101 fdiv_32ns_32ns_32_9_no_dsp_1_U165</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_add_blocks_fu_14245</InstName>
                    <ModuleName>activation_accelerator_Pipeline_add_blocks</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14245</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6337</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6337</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6343</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6343</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6335</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6335</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6341</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6341</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6328</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6328</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6348</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6348</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6345</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6345</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6346</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6346</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6352</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6352</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6325</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6325</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6331</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6331</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6351</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6351</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6329</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6329</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6344</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6344</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6322</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6322</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6342</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6342</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6324</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6324</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6330</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6330</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6339</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6339</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6347</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6347</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6333</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6333</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6326</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6326</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6323</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6323</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6353</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6353</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6350</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6350</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6340</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6340</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6332</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6332</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6349</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6349</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6334</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6334</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6336</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6336</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6327</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6327</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6338</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6338</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln415_fu_13051_p2 add_ln415_fu_13057_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_14633</InstName>
                    <ModuleName>activation_accelerator_Pipeline_multiply_blocks_Multiply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14633</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6337</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6337</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6343</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6343</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6335</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6335</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6341</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6341</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6328</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6328</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6348</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6348</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6345</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6345</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6346</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6346</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6352</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6352</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6325</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6325</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6331</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6331</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6351</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6351</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6329</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6329</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6344</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6344</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6322</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6322</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6342</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6342</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6324</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6324</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6330</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6330</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6339</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6339</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6347</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6347</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6333</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6333</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6326</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6326</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6323</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6323</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6353</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6353</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6350</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6350</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6340</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6340</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6332</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6332</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6349</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6349</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6334</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6334</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6336</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6336</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6327</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6327</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6338</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6338</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln557_fu_13051_p2 add_ln557_fu_13057_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_square_fu_15021</InstName>
                    <ModuleName>square</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15021</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_square_Pipeline_sum_square_fu_392</InstName>
                            <ModuleName>square_Pipeline_sum_square</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>392</ID>
                            <BindInstances>icmp_ln329_fu_2246_p2 add_ln329_fu_2252_p2 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U779 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U780 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U782 fmul_32ns_32ns_32_3_max_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U783 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U784 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U785 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U786 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U788 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U789 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U779 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U780 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U782 fmul_32ns_32ns_32_3_max_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U783 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U784 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U785 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U786 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U788 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U789 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U779 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U780 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U782 fmul_32ns_32ns_32_3_max_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U783 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U784 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U785 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U786 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U788 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U789 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U779 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U780 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U782 fmul_32ns_32ns_32_3_max_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U783 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U784 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U785 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U786 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U788 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U789 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U779 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U780 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U782 fmul_32ns_32ns_32_3_max_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U783 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U784 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U785 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U786 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U788 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U789 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U779 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U780 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U782 fmul_32ns_32ns_32_3_max_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U783 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U784 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U785 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U786 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U787</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U929 fdiv_32ns_32ns_32_9_no_dsp_1_U930 fdiv_32ns_32ns_32_9_no_dsp_1_U931 fdiv_32ns_32ns_32_9_no_dsp_1_U932 fdiv_32ns_32ns_32_9_no_dsp_1_U933 fdiv_32ns_32ns_32_9_no_dsp_1_U934 fdiv_32ns_32ns_32_9_no_dsp_1_U935 fdiv_32ns_32ns_32_9_no_dsp_1_U936 fdiv_32ns_32ns_32_9_no_dsp_1_U937 fdiv_32ns_32ns_32_9_no_dsp_1_U938 fdiv_32ns_32ns_32_9_no_dsp_1_U939 fdiv_32ns_32ns_32_9_no_dsp_1_U940 fdiv_32ns_32ns_32_9_no_dsp_1_U941 fdiv_32ns_32ns_32_9_no_dsp_1_U942 fdiv_32ns_32ns_32_9_no_dsp_1_U943 fdiv_32ns_32ns_32_9_no_dsp_1_U944 fdiv_32ns_32ns_32_9_no_dsp_1_U945 fdiv_32ns_32ns_32_9_no_dsp_1_U946 fdiv_32ns_32ns_32_9_no_dsp_1_U947 fdiv_32ns_32ns_32_9_no_dsp_1_U948 fdiv_32ns_32ns_32_9_no_dsp_1_U949 fdiv_32ns_32ns_32_9_no_dsp_1_U950 fdiv_32ns_32ns_32_9_no_dsp_1_U951 fdiv_32ns_32ns_32_9_no_dsp_1_U952 fdiv_32ns_32ns_32_9_no_dsp_1_U953 fdiv_32ns_32ns_32_9_no_dsp_1_U954 fdiv_32ns_32ns_32_9_no_dsp_1_U955 fdiv_32ns_32ns_32_9_no_dsp_1_U956 fdiv_32ns_32ns_32_9_no_dsp_1_U957 fdiv_32ns_32ns_32_9_no_dsp_1_U958 fdiv_32ns_32ns_32_9_no_dsp_1_U959 fdiv_32ns_32ns_32_9_no_dsp_1_U960 fdiv_32ns_32ns_32_9_no_dsp_1_U961 fdiv_32ns_32ns_32_9_no_dsp_1_U962 fdiv_32ns_32ns_32_9_no_dsp_1_U963 fdiv_32ns_32ns_32_9_no_dsp_1_U964 fdiv_32ns_32ns_32_9_no_dsp_1_U965 fdiv_32ns_32ns_32_9_no_dsp_1_U966 fdiv_32ns_32ns_32_9_no_dsp_1_U967 fdiv_32ns_32ns_32_9_no_dsp_1_U968 fdiv_32ns_32ns_32_9_no_dsp_1_U969 fdiv_32ns_32ns_32_9_no_dsp_1_U970 fdiv_32ns_32ns_32_9_no_dsp_1_U971 fdiv_32ns_32ns_32_9_no_dsp_1_U972 fdiv_32ns_32ns_32_9_no_dsp_1_U973 fdiv_32ns_32ns_32_9_no_dsp_1_U974 fdiv_32ns_32ns_32_9_no_dsp_1_U975 fdiv_32ns_32ns_32_9_no_dsp_1_U976 fdiv_32ns_32ns_32_9_no_dsp_1_U977 fdiv_32ns_32ns_32_9_no_dsp_1_U978 fdiv_32ns_32ns_32_9_no_dsp_1_U979 fdiv_32ns_32ns_32_9_no_dsp_1_U980 fdiv_32ns_32ns_32_9_no_dsp_1_U981 fdiv_32ns_32ns_32_9_no_dsp_1_U982 fdiv_32ns_32ns_32_9_no_dsp_1_U983 fdiv_32ns_32ns_32_9_no_dsp_1_U984 fdiv_32ns_32ns_32_9_no_dsp_1_U985 fdiv_32ns_32ns_32_9_no_dsp_1_U986 fdiv_32ns_32ns_32_9_no_dsp_1_U987 fdiv_32ns_32ns_32_9_no_dsp_1_U988 fdiv_32ns_32ns_32_9_no_dsp_1_U989 fdiv_32ns_32ns_32_9_no_dsp_1_U990 fdiv_32ns_32ns_32_9_no_dsp_1_U991 fdiv_32ns_32ns_32_9_no_dsp_1_U992</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_15153</InstName>
                    <ModuleName>activation_accelerator_Pipeline_max_step_loop_softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15153</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_s_fmaxf_fu_1844</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1844</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_64_fmaxf_fu_1850</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1850</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_65_fmaxf_fu_1856</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1856</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_66_fmaxf_fu_1862</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1862</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_67_fmaxf_fu_1868</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1868</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_68_fmaxf_fu_1874</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1874</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_69_fmaxf_fu_1880</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1880</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_70_fmaxf_fu_1886</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1886</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_71_fmaxf_fu_1892</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1892</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_72_fmaxf_fu_1898</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1898</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_73_fmaxf_fu_1904</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1904</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_74_fmaxf_fu_1910</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1910</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_75_fmaxf_fu_1916</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1916</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_76_fmaxf_fu_1922</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1922</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_77_fmaxf_fu_1928</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1928</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_78_fmaxf_fu_1934</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1934</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_79_fmaxf_fu_1940</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1940</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_80_fmaxf_fu_1946</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1946</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_81_fmaxf_fu_1952</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1952</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_82_fmaxf_fu_1958</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1958</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_83_fmaxf_fu_1964</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1964</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_84_fmaxf_fu_1970</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1970</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_85_fmaxf_fu_1976</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1976</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_86_fmaxf_fu_1982</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1982</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_87_fmaxf_fu_1988</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1988</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_88_fmaxf_fu_1994</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1994</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_89_fmaxf_fu_2000</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2000</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_90_fmaxf_fu_2006</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2006</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_91_fmaxf_fu_2012</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2012</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_92_fmaxf_fu_2018</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2018</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_93_fmaxf_fu_2024</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_94_fmaxf_fu_2030</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2030</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_95_fmaxf_fu_2036</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2036</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_96_fmaxf_fu_2042</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2042</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_97_fmaxf_fu_2048</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2048</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_98_fmaxf_fu_2054</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2054</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_99_fmaxf_fu_2060</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2060</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_100_fmaxf_fu_2066</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2066</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_101_fmaxf_fu_2072</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2072</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_102_fmaxf_fu_2078</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2078</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_103_fmaxf_fu_2084</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2084</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_104_fmaxf_fu_2090</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2090</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_105_fmaxf_fu_2096</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2096</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_106_fmaxf_fu_2102</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2102</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_107_fmaxf_fu_2108</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2108</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_108_fmaxf_fu_2114</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2114</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_109_fmaxf_fu_2120</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2120</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_110_fmaxf_fu_2126</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2126</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_111_fmaxf_fu_2132</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2132</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_112_fmaxf_fu_2138</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2138</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_113_fmaxf_fu_2144</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2144</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_114_fmaxf_fu_2150</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2150</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_115_fmaxf_fu_2156</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2156</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_116_fmaxf_fu_2162</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2162</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_117_fmaxf_fu_2168</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2168</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_118_fmaxf_fu_2174</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2174</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_119_fmaxf_fu_2180</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2180</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_120_fmaxf_fu_2186</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2186</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_121_fmaxf_fu_2192</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2192</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_122_fmaxf_fu_2198</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2198</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_123_fmaxf_fu_2204</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2204</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_124_fmaxf_fu_2210</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2210</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_125_fmaxf_fu_2216</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2216</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_126_fmaxf_fu_2222</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2222</ID>
                            <BindInstances>or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1893</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln476_fu_2556_p2 add_ln476_fu_2562_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_15349</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15349</ID>
                    <BindInstances>icmp_ln665_fu_1202_p2 add_ln665_fu_1208_p2 add_ln665_1_fu_1217_p2 icmp_ln665_1_fu_1223_p2 select_ln665_fu_1229_p3 add_ln665_2_fu_1318_p2 sparsemux_129_6_16_1_1_U1</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_15484</InstName>
                    <ModuleName>activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15484</ID>
                    <BindInstances>icmp_ln234_fu_1850_p2 add_ln234_fu_1856_p2 sparsemux_129_6_32_1_1_U1059</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_15616</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15616</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2491</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2491</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2497</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2497</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2489</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2489</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2495</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2495</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2482</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2482</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2502</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2502</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2499</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2499</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2500</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2500</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2506</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2506</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2479</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2479</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2485</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2485</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2505</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2505</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2483</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2483</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2498</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2498</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2476</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2476</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2496</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2496</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2478</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2478</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2484</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2484</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2493</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2493</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2501</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2501</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2487</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2487</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2480</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2480</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2477</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2477</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2507</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2507</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2504</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2504</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2494</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2494</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2486</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2486</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2503</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2503</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2488</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2488</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2490</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2490</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2481</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2481</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2492</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2492</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln242_fu_9333_p2 add_ln242_fu_9339_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_15940</InstName>
                    <ModuleName>activation_accelerator_Pipeline_mean_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15940</ID>
                    <BindInstances>icmp_ln291_fu_5563_p2 add_ln291_fu_5569_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_16136</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>16136</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6403</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6403</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6409</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6409</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6401</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6401</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6407</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6407</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6394</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6394</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6414</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6414</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6411</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6411</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6412</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6412</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6418</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6418</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6391</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6391</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6397</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6397</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6417</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6417</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6395</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6395</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6410</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6410</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6388</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6388</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6408</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6408</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6390</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6390</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6396</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6396</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6405</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6405</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6413</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6413</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6399</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6399</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6392</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6392</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6389</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6389</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6419</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6419</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6416</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6416</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6406</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6406</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6398</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6398</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6415</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6415</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6400</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6400</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6402</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6402</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6393</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6393</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6404</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6404</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln321_fu_13245_p2 add_ln321_fu_13251_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_16524</InstName>
                    <ModuleName>activation_accelerator_Pipeline_exp_and_bucket_softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>16524</ID>
                    <BindInstances>icmp_ln502_fu_9666_p2 add_ln502_fu_9672_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_softmax_final_fu_16784</InstName>
                    <ModuleName>activation_accelerator_Pipeline_softmax_final</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>16784</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6399</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6399</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6451</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6451</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6448</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6448</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6437</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6437</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6412</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6412</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6449</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6449</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6423</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6423</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6430</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6430</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6397</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6397</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6403</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6403</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6411</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6411</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6417</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6417</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6421</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6421</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6400</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6400</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6407</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6407</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6444</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6444</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6406</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6406</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6418</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6418</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6443</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6443</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6424</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6424</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6431</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6431</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6456</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6456</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6455</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6455</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6396</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6396</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6428</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6428</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6410</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6410</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6422</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6422</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6404</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6404</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6436</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6436</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6425</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6425</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6450</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6450</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_6398</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>6398</ID>
                            <BindInstances>icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln520_fu_23682_p2 add_ln520_fu_23688_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load0_fu_17172</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17172</ID>
                    <BindInstances>icmp_ln621_fu_1191_p2 add_ln621_fu_1197_p2 add_ln621_1_fu_1217_p2 add_ln621_2_fu_1312_p2 icmp_ln621_1_fu_1318_p2 select_ln621_fu_1324_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load1_fu_17307</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17307</ID>
                    <BindInstances>icmp_ln625_fu_1191_p2 add_ln625_fu_1197_p2 add_ln625_1_fu_1217_p2 add_ln625_2_fu_1312_p2 icmp_ln625_1_fu_1318_p2 select_ln625_fu_1324_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U2908 fexp_32ns_32ns_32_8_full_dsp_1_U3043 fdiv_32ns_32ns_32_9_no_dsp_1_U2893 fdiv_32ns_32ns_32_9_no_dsp_1_U2894 fdiv_32ns_32ns_32_9_no_dsp_1_U2895 fdiv_32ns_32ns_32_9_no_dsp_1_U2896 fdiv_32ns_32ns_32_9_no_dsp_1_U2897 fdiv_32ns_32ns_32_9_no_dsp_1_U2898 fdiv_32ns_32ns_32_9_no_dsp_1_U2899 fdiv_32ns_32ns_32_9_no_dsp_1_U2900 fdiv_32ns_32ns_32_9_no_dsp_1_U2901 fdiv_32ns_32ns_32_9_no_dsp_1_U2902 fdiv_32ns_32ns_32_9_no_dsp_1_U2903 fdiv_32ns_32ns_32_9_no_dsp_1_U2904 fdiv_32ns_32ns_32_9_no_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2908 fdiv_32ns_32ns_32_9_no_dsp_1_U2909 fdiv_32ns_32ns_32_9_no_dsp_1_U2910 fdiv_32ns_32ns_32_9_no_dsp_1_U2911 fdiv_32ns_32ns_32_9_no_dsp_1_U2912 fdiv_32ns_32ns_32_9_no_dsp_1_U2913 fdiv_32ns_32ns_32_9_no_dsp_1_U2914 fdiv_32ns_32ns_32_9_no_dsp_1_U2915 fdiv_32ns_32ns_32_9_no_dsp_1_U2916 fdiv_32ns_32ns_32_9_no_dsp_1_U2917 fdiv_32ns_32ns_32_9_no_dsp_1_U2918 fdiv_32ns_32ns_32_9_no_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2920 fdiv_32ns_32ns_32_9_no_dsp_1_U2921 fdiv_32ns_32ns_32_9_no_dsp_1_U2922 fdiv_32ns_32ns_32_9_no_dsp_1_U2923 fdiv_32ns_32ns_32_9_no_dsp_1_U2924 fdiv_32ns_32ns_32_9_no_dsp_1_U2893 fdiv_32ns_32ns_32_9_no_dsp_1_U2894 fdiv_32ns_32ns_32_9_no_dsp_1_U2895 fdiv_32ns_32ns_32_9_no_dsp_1_U2896 fdiv_32ns_32ns_32_9_no_dsp_1_U2897 fdiv_32ns_32ns_32_9_no_dsp_1_U2898 fdiv_32ns_32ns_32_9_no_dsp_1_U2899 fdiv_32ns_32ns_32_9_no_dsp_1_U2900 fdiv_32ns_32ns_32_9_no_dsp_1_U2901 fdiv_32ns_32ns_32_9_no_dsp_1_U2902 fdiv_32ns_32ns_32_9_no_dsp_1_U2903 fdiv_32ns_32ns_32_9_no_dsp_1_U2904 fdiv_32ns_32ns_32_9_no_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2908 fdiv_32ns_32ns_32_9_no_dsp_1_U2909 fdiv_32ns_32ns_32_9_no_dsp_1_U2910 fdiv_32ns_32ns_32_9_no_dsp_1_U2911 fdiv_32ns_32ns_32_9_no_dsp_1_U2912 fdiv_32ns_32ns_32_9_no_dsp_1_U2913 fdiv_32ns_32ns_32_9_no_dsp_1_U2914 fdiv_32ns_32ns_32_9_no_dsp_1_U2915 fdiv_32ns_32ns_32_9_no_dsp_1_U2916 fdiv_32ns_32ns_32_9_no_dsp_1_U2917 fdiv_32ns_32ns_32_9_no_dsp_1_U2918 fdiv_32ns_32ns_32_9_no_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2920 fdiv_32ns_32ns_32_9_no_dsp_1_U2921 fdiv_32ns_32ns_32_9_no_dsp_1_U2922 fdiv_32ns_32ns_32_9_no_dsp_1_U2923 fdiv_32ns_32ns_32_9_no_dsp_1_U2924 fmul_32ns_32ns_32_3_max_dsp_1_U2876 fmul_32ns_32ns_32_3_max_dsp_1_U2882 fmul_32ns_32ns_32_3_max_dsp_1_U2874 fmul_32ns_32ns_32_3_max_dsp_1_U2880 fmul_32ns_32ns_32_3_max_dsp_1_U2867 fmul_32ns_32ns_32_3_max_dsp_1_U2887 fmul_32ns_32ns_32_3_max_dsp_1_U2884 fmul_32ns_32ns_32_3_max_dsp_1_U2885 fmul_32ns_32ns_32_3_max_dsp_1_U2891 fmul_32ns_32ns_32_3_max_dsp_1_U2864 fmul_32ns_32ns_32_3_max_dsp_1_U2870 fmul_32ns_32ns_32_3_max_dsp_1_U2890 fmul_32ns_32ns_32_3_max_dsp_1_U2868 fmul_32ns_32ns_32_3_max_dsp_1_U2883 fmul_32ns_32ns_32_3_max_dsp_1_U2861 fmul_32ns_32ns_32_3_max_dsp_1_U2881 fmul_32ns_32ns_32_3_max_dsp_1_U2863 fmul_32ns_32ns_32_3_max_dsp_1_U2869 fmul_32ns_32ns_32_3_max_dsp_1_U2878 fmul_32ns_32ns_32_3_max_dsp_1_U2886 fmul_32ns_32ns_32_3_max_dsp_1_U2872 fmul_32ns_32ns_32_3_max_dsp_1_U2865 fmul_32ns_32ns_32_3_max_dsp_1_U2862 fmul_32ns_32ns_32_3_max_dsp_1_U2892 fmul_32ns_32ns_32_3_max_dsp_1_U2889 fmul_32ns_32ns_32_3_max_dsp_1_U2879 fmul_32ns_32ns_32_3_max_dsp_1_U2871 fmul_32ns_32ns_32_3_max_dsp_1_U2888 fmul_32ns_32ns_32_3_max_dsp_1_U2873 fmul_32ns_32ns_32_3_max_dsp_1_U2875 fmul_32ns_32ns_32_3_max_dsp_1_U2866 fmul_32ns_32ns_32_3_max_dsp_1_U2877 fmul_32ns_32ns_32_3_max_dsp_1_U2876 fmul_32ns_32ns_32_3_max_dsp_1_U2882 fmul_32ns_32ns_32_3_max_dsp_1_U2874 fmul_32ns_32ns_32_3_max_dsp_1_U2880 fmul_32ns_32ns_32_3_max_dsp_1_U2867 fmul_32ns_32ns_32_3_max_dsp_1_U2887 fmul_32ns_32ns_32_3_max_dsp_1_U2884 fmul_32ns_32ns_32_3_max_dsp_1_U2885 fmul_32ns_32ns_32_3_max_dsp_1_U2891 fmul_32ns_32ns_32_3_max_dsp_1_U2864 fmul_32ns_32ns_32_3_max_dsp_1_U2870 fmul_32ns_32ns_32_3_max_dsp_1_U2890 fmul_32ns_32ns_32_3_max_dsp_1_U2868 fmul_32ns_32ns_32_3_max_dsp_1_U2883 fmul_32ns_32ns_32_3_max_dsp_1_U2861 fmul_32ns_32ns_32_3_max_dsp_1_U2881 fmul_32ns_32ns_32_3_max_dsp_1_U2863 fmul_32ns_32ns_32_3_max_dsp_1_U2869 fmul_32ns_32ns_32_3_max_dsp_1_U2878 fmul_32ns_32ns_32_3_max_dsp_1_U2886 fmul_32ns_32ns_32_3_max_dsp_1_U2872 fmul_32ns_32ns_32_3_max_dsp_1_U2865 fmul_32ns_32ns_32_3_max_dsp_1_U2862 fmul_32ns_32ns_32_3_max_dsp_1_U2892 fmul_32ns_32ns_32_3_max_dsp_1_U2889 fmul_32ns_32ns_32_3_max_dsp_1_U2879 fmul_32ns_32ns_32_3_max_dsp_1_U2871 fmul_32ns_32ns_32_3_max_dsp_1_U2888 fmul_32ns_32ns_32_3_max_dsp_1_U2873 fmul_32ns_32ns_32_3_max_dsp_1_U2875 fmul_32ns_32ns_32_3_max_dsp_1_U2866 fmul_32ns_32ns_32_3_max_dsp_1_U2877 fsub_32ns_32ns_32_4_full_dsp_1_U2855 faddfsub_32ns_32ns_32_4_full_dsp_1_U2812 fsqrt_32ns_32ns_32_8_no_dsp_1_U2957 fsub_32ns_32ns_32_4_full_dsp_1_U2858 faddfsub_32ns_32ns_32_4_full_dsp_1_U2818 fsqrt_32ns_32ns_32_8_no_dsp_1_U2958 fsub_32ns_32ns_32_4_full_dsp_1_U2851 faddfsub_32ns_32ns_32_4_full_dsp_1_U2810 fsqrt_32ns_32ns_32_8_no_dsp_1_U2959 fsub_32ns_32ns_32_4_full_dsp_1_U2844 faddfsub_32ns_32ns_32_4_full_dsp_1_U2816 fsqrt_32ns_32ns_32_8_no_dsp_1_U2960 fsub_32ns_32ns_32_4_full_dsp_1_U2848 faddfsub_32ns_32ns_32_4_full_dsp_1_U2803 fsqrt_32ns_32ns_32_8_no_dsp_1_U2961 fsub_32ns_32ns_32_4_full_dsp_1_U2841 faddfsub_32ns_32ns_32_4_full_dsp_1_U2823 fsqrt_32ns_32ns_32_8_no_dsp_1_U2962 fsub_32ns_32ns_32_4_full_dsp_1_U2856 faddfsub_32ns_32ns_32_4_full_dsp_1_U2820 fsqrt_32ns_32ns_32_8_no_dsp_1_U2963 fsub_32ns_32ns_32_4_full_dsp_1_U2843 faddfsub_32ns_32ns_32_4_full_dsp_1_U2821 fsqrt_32ns_32ns_32_8_no_dsp_1_U2964 fsub_32ns_32ns_32_4_full_dsp_1_U2840 faddfsub_32ns_32ns_32_4_full_dsp_1_U2827 fsqrt_32ns_32ns_32_8_no_dsp_1_U2965 fsub_32ns_32ns_32_4_full_dsp_1_U2849 faddfsub_32ns_32ns_32_4_full_dsp_1_U2800 fsqrt_32ns_32ns_32_8_no_dsp_1_U2966 fsub_32ns_32ns_32_4_full_dsp_1_U2852 faddfsub_32ns_32ns_32_4_full_dsp_1_U2806 fsqrt_32ns_32ns_32_8_no_dsp_1_U2967 fsub_32ns_32ns_32_4_full_dsp_1_U2853 faddfsub_32ns_32ns_32_4_full_dsp_1_U2826 fsqrt_32ns_32ns_32_8_no_dsp_1_U2968 fsub_32ns_32ns_32_4_full_dsp_1_U2850 faddfsub_32ns_32ns_32_4_full_dsp_1_U2804 fsqrt_32ns_32ns_32_8_no_dsp_1_U2969 fsub_32ns_32ns_32_4_full_dsp_1_U2837 faddfsub_32ns_32ns_32_4_full_dsp_1_U2819 fsqrt_32ns_32ns_32_8_no_dsp_1_U2970 fsub_32ns_32ns_32_4_full_dsp_1_U2836 faddfsub_32ns_32ns_32_4_full_dsp_1_U2797 fsqrt_32ns_32ns_32_8_no_dsp_1_U2971 fsub_32ns_32ns_32_4_full_dsp_1_U2847 faddfsub_32ns_32ns_32_4_full_dsp_1_U2817 fsqrt_32ns_32ns_32_8_no_dsp_1_U2972 fsub_32ns_32ns_32_4_full_dsp_1_U2830 faddfsub_32ns_32ns_32_4_full_dsp_1_U2799 fsqrt_32ns_32ns_32_8_no_dsp_1_U2973 fsub_32ns_32ns_32_4_full_dsp_1_U2854 faddfsub_32ns_32ns_32_4_full_dsp_1_U2805 fsqrt_32ns_32ns_32_8_no_dsp_1_U2974 fsub_32ns_32ns_32_4_full_dsp_1_U2846 faddfsub_32ns_32ns_32_4_full_dsp_1_U2814 fsqrt_32ns_32ns_32_8_no_dsp_1_U2975 fsub_32ns_32ns_32_4_full_dsp_1_U2845 faddfsub_32ns_32ns_32_4_full_dsp_1_U2822 fsqrt_32ns_32ns_32_8_no_dsp_1_U2976 fsub_32ns_32ns_32_4_full_dsp_1_U2835 faddfsub_32ns_32ns_32_4_full_dsp_1_U2808 fsqrt_32ns_32ns_32_8_no_dsp_1_U2977 fsub_32ns_32ns_32_4_full_dsp_1_U2833 faddfsub_32ns_32ns_32_4_full_dsp_1_U2801 fsqrt_32ns_32ns_32_8_no_dsp_1_U2978 fsub_32ns_32ns_32_4_full_dsp_1_U2834 faddfsub_32ns_32ns_32_4_full_dsp_1_U2798 fsqrt_32ns_32ns_32_8_no_dsp_1_U2979 fsub_32ns_32ns_32_4_full_dsp_1_U2832 faddfsub_32ns_32ns_32_4_full_dsp_1_U2828 fsqrt_32ns_32ns_32_8_no_dsp_1_U2980 fsub_32ns_32ns_32_4_full_dsp_1_U2831 faddfsub_32ns_32ns_32_4_full_dsp_1_U2825 fsqrt_32ns_32ns_32_8_no_dsp_1_U2981 fsub_32ns_32ns_32_4_full_dsp_1_U2839 faddfsub_32ns_32ns_32_4_full_dsp_1_U2815 fsqrt_32ns_32ns_32_8_no_dsp_1_U2982 fsub_32ns_32ns_32_4_full_dsp_1_U2838 faddfsub_32ns_32ns_32_4_full_dsp_1_U2807 fsqrt_32ns_32ns_32_8_no_dsp_1_U2983 fsub_32ns_32ns_32_4_full_dsp_1_U2859 faddfsub_32ns_32ns_32_4_full_dsp_1_U2824 fsqrt_32ns_32ns_32_8_no_dsp_1_U2984 fsub_32ns_32ns_32_4_full_dsp_1_U2857 faddfsub_32ns_32ns_32_4_full_dsp_1_U2809 fsqrt_32ns_32ns_32_8_no_dsp_1_U2985 fsub_32ns_32ns_32_4_full_dsp_1_U2829 faddfsub_32ns_32ns_32_4_full_dsp_1_U2811 fsqrt_32ns_32ns_32_8_no_dsp_1_U2986 fsub_32ns_32ns_32_4_full_dsp_1_U2860 faddfsub_32ns_32ns_32_4_full_dsp_1_U2802 fsqrt_32ns_32ns_32_8_no_dsp_1_U2987 fsub_32ns_32ns_32_4_full_dsp_1_U2842 faddfsub_32ns_32ns_32_4_full_dsp_1_U2813 fsqrt_32ns_32ns_32_8_no_dsp_1_U2988 fsub_32ns_32ns_32_4_full_dsp_1_U2855 faddfsub_32ns_32ns_32_4_full_dsp_1_U2812 fsqrt_32ns_32ns_32_8_no_dsp_1_U2989 fsub_32ns_32ns_32_4_full_dsp_1_U2858 faddfsub_32ns_32ns_32_4_full_dsp_1_U2818 fsqrt_32ns_32ns_32_8_no_dsp_1_U2990 fsub_32ns_32ns_32_4_full_dsp_1_U2851 faddfsub_32ns_32ns_32_4_full_dsp_1_U2810 fsqrt_32ns_32ns_32_8_no_dsp_1_U2991 fsub_32ns_32ns_32_4_full_dsp_1_U2844 faddfsub_32ns_32ns_32_4_full_dsp_1_U2816 fsqrt_32ns_32ns_32_8_no_dsp_1_U2992 fsub_32ns_32ns_32_4_full_dsp_1_U2848 faddfsub_32ns_32ns_32_4_full_dsp_1_U2803 fsqrt_32ns_32ns_32_8_no_dsp_1_U2993 fsub_32ns_32ns_32_4_full_dsp_1_U2841 faddfsub_32ns_32ns_32_4_full_dsp_1_U2823 fsqrt_32ns_32ns_32_8_no_dsp_1_U2994 fsub_32ns_32ns_32_4_full_dsp_1_U2856 faddfsub_32ns_32ns_32_4_full_dsp_1_U2820 fsqrt_32ns_32ns_32_8_no_dsp_1_U2995 fsub_32ns_32ns_32_4_full_dsp_1_U2843 faddfsub_32ns_32ns_32_4_full_dsp_1_U2821 fsqrt_32ns_32ns_32_8_no_dsp_1_U2996 fsub_32ns_32ns_32_4_full_dsp_1_U2840 faddfsub_32ns_32ns_32_4_full_dsp_1_U2827 fsqrt_32ns_32ns_32_8_no_dsp_1_U2997 fsub_32ns_32ns_32_4_full_dsp_1_U2849 faddfsub_32ns_32ns_32_4_full_dsp_1_U2800 fsqrt_32ns_32ns_32_8_no_dsp_1_U2998 fsub_32ns_32ns_32_4_full_dsp_1_U2852 faddfsub_32ns_32ns_32_4_full_dsp_1_U2806 fsqrt_32ns_32ns_32_8_no_dsp_1_U2999 fsub_32ns_32ns_32_4_full_dsp_1_U2853 faddfsub_32ns_32ns_32_4_full_dsp_1_U2826 fsqrt_32ns_32ns_32_8_no_dsp_1_U3000 fsub_32ns_32ns_32_4_full_dsp_1_U2850 faddfsub_32ns_32ns_32_4_full_dsp_1_U2804 fsqrt_32ns_32ns_32_8_no_dsp_1_U3001 fsub_32ns_32ns_32_4_full_dsp_1_U2837 faddfsub_32ns_32ns_32_4_full_dsp_1_U2819 fsqrt_32ns_32ns_32_8_no_dsp_1_U3002 fsub_32ns_32ns_32_4_full_dsp_1_U2836 faddfsub_32ns_32ns_32_4_full_dsp_1_U2797 fsqrt_32ns_32ns_32_8_no_dsp_1_U3003 fsub_32ns_32ns_32_4_full_dsp_1_U2847 faddfsub_32ns_32ns_32_4_full_dsp_1_U2817 fsqrt_32ns_32ns_32_8_no_dsp_1_U3004 fsub_32ns_32ns_32_4_full_dsp_1_U2830 faddfsub_32ns_32ns_32_4_full_dsp_1_U2799 fsqrt_32ns_32ns_32_8_no_dsp_1_U3005 fsub_32ns_32ns_32_4_full_dsp_1_U2854 faddfsub_32ns_32ns_32_4_full_dsp_1_U2805 fsqrt_32ns_32ns_32_8_no_dsp_1_U3006 fsub_32ns_32ns_32_4_full_dsp_1_U2846 faddfsub_32ns_32ns_32_4_full_dsp_1_U2814 fsqrt_32ns_32ns_32_8_no_dsp_1_U3007 fsub_32ns_32ns_32_4_full_dsp_1_U2845 faddfsub_32ns_32ns_32_4_full_dsp_1_U2822 fsqrt_32ns_32ns_32_8_no_dsp_1_U3008 fsub_32ns_32ns_32_4_full_dsp_1_U2835 faddfsub_32ns_32ns_32_4_full_dsp_1_U2808 fsqrt_32ns_32ns_32_8_no_dsp_1_U3009 fsub_32ns_32ns_32_4_full_dsp_1_U2833 faddfsub_32ns_32ns_32_4_full_dsp_1_U2801 fsqrt_32ns_32ns_32_8_no_dsp_1_U3010 fsub_32ns_32ns_32_4_full_dsp_1_U2834 faddfsub_32ns_32ns_32_4_full_dsp_1_U2798 fsqrt_32ns_32ns_32_8_no_dsp_1_U3011 fsub_32ns_32ns_32_4_full_dsp_1_U2832 faddfsub_32ns_32ns_32_4_full_dsp_1_U2828 fsqrt_32ns_32ns_32_8_no_dsp_1_U3012 fsub_32ns_32ns_32_4_full_dsp_1_U2831 faddfsub_32ns_32ns_32_4_full_dsp_1_U2825 fsqrt_32ns_32ns_32_8_no_dsp_1_U3013 fsub_32ns_32ns_32_4_full_dsp_1_U2839 faddfsub_32ns_32ns_32_4_full_dsp_1_U2815 fsqrt_32ns_32ns_32_8_no_dsp_1_U3014 fsub_32ns_32ns_32_4_full_dsp_1_U2838 faddfsub_32ns_32ns_32_4_full_dsp_1_U2807 fsqrt_32ns_32ns_32_8_no_dsp_1_U3015 fsub_32ns_32ns_32_4_full_dsp_1_U2859 faddfsub_32ns_32ns_32_4_full_dsp_1_U2824 fsqrt_32ns_32ns_32_8_no_dsp_1_U3016 fsub_32ns_32ns_32_4_full_dsp_1_U2857 faddfsub_32ns_32ns_32_4_full_dsp_1_U2809 fsqrt_32ns_32ns_32_8_no_dsp_1_U3017 fsub_32ns_32ns_32_4_full_dsp_1_U2829 faddfsub_32ns_32ns_32_4_full_dsp_1_U2811 fsqrt_32ns_32ns_32_8_no_dsp_1_U3018 fsub_32ns_32ns_32_4_full_dsp_1_U2860 faddfsub_32ns_32ns_32_4_full_dsp_1_U2802 fsqrt_32ns_32ns_32_8_no_dsp_1_U3019 fsub_32ns_32ns_32_4_full_dsp_1_U2842 faddfsub_32ns_32ns_32_4_full_dsp_1_U2813 fsqrt_32ns_32ns_32_8_no_dsp_1_U3020 notlhs_fu_21116_p2 notrhs_fu_21122_p2 empty_956_fu_23178_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2925 empty_957_fu_23182_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2893 inv_fu_23187_p3 notlhs145_fu_21146_p2 notrhs146_fu_21152_p2 empty_959_fu_23195_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2926 empty_960_fu_23199_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2894 inv_1_fu_23204_p3 notlhs147_fu_21176_p2 notrhs148_fu_21182_p2 empty_962_fu_23212_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2927 empty_963_fu_23216_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2895 inv_2_fu_23221_p3 notlhs149_fu_21206_p2 notrhs150_fu_21212_p2 empty_965_fu_23229_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2928 empty_966_fu_23233_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2896 inv_3_fu_23238_p3 notlhs151_fu_21236_p2 notrhs152_fu_21242_p2 empty_968_fu_23246_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2929 empty_969_fu_23250_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2897 inv_4_fu_23255_p3 notlhs153_fu_21266_p2 notrhs154_fu_21272_p2 empty_971_fu_23263_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2930 empty_972_fu_23267_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2898 inv_5_fu_23272_p3 notlhs155_fu_21296_p2 notrhs156_fu_21302_p2 empty_974_fu_23280_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2931 empty_975_fu_23284_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2899 inv_6_fu_23289_p3 notlhs157_fu_21326_p2 notrhs158_fu_21332_p2 empty_977_fu_23297_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2932 empty_978_fu_23301_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2900 inv_7_fu_23306_p3 notlhs159_fu_21356_p2 notrhs160_fu_21362_p2 empty_980_fu_23314_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2933 empty_981_fu_23318_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2901 inv_8_fu_23323_p3 notlhs161_fu_21386_p2 notrhs162_fu_21392_p2 empty_983_fu_23331_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2934 empty_984_fu_23335_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2902 inv_9_fu_23340_p3 notlhs163_fu_21416_p2 notrhs164_fu_21422_p2 empty_986_fu_23348_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2935 empty_987_fu_23352_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2903 inv_10_fu_23357_p3 notlhs165_fu_21446_p2 notrhs166_fu_21452_p2 empty_989_fu_23365_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2936 empty_990_fu_23369_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2904 inv_11_fu_23374_p3 notlhs167_fu_21476_p2 notrhs168_fu_21482_p2 empty_992_fu_23382_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2937 empty_993_fu_23386_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2905 inv_12_fu_23391_p3 notlhs169_fu_21506_p2 notrhs170_fu_21512_p2 empty_995_fu_23399_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2938 empty_996_fu_23403_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2906 inv_13_fu_23408_p3 notlhs171_fu_21536_p2 notrhs172_fu_21542_p2 empty_998_fu_23416_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2939 empty_999_fu_23420_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2907 inv_14_fu_23425_p3 notlhs173_fu_21566_p2 notrhs174_fu_21572_p2 empty_1001_fu_23433_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2940 empty_1002_fu_23437_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2908 inv_15_fu_23442_p3 notlhs175_fu_21596_p2 notrhs176_fu_21602_p2 empty_1004_fu_23450_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2941 empty_1005_fu_23454_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2909 inv_16_fu_23459_p3 notlhs177_fu_21626_p2 notrhs178_fu_21632_p2 empty_1007_fu_23467_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2942 empty_1008_fu_23471_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2910 inv_17_fu_23476_p3 notlhs179_fu_21656_p2 notrhs180_fu_21662_p2 empty_1010_fu_23484_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2943 empty_1011_fu_23488_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2911 inv_18_fu_23493_p3 notlhs181_fu_21686_p2 notrhs182_fu_21692_p2 empty_1013_fu_23501_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2944 empty_1014_fu_23505_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2912 inv_19_fu_23510_p3 notlhs183_fu_21716_p2 notrhs184_fu_21722_p2 empty_1016_fu_23518_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2945 empty_1017_fu_23522_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2913 inv_20_fu_23527_p3 notlhs185_fu_21746_p2 notrhs186_fu_21752_p2 empty_1019_fu_23535_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2946 empty_1020_fu_23539_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2914 inv_21_fu_23544_p3 notlhs187_fu_21776_p2 notrhs188_fu_21782_p2 empty_1022_fu_23552_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2947 empty_1023_fu_23556_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2915 inv_22_fu_23561_p3 notlhs189_fu_21806_p2 notrhs190_fu_21812_p2 empty_1025_fu_23569_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2948 empty_1026_fu_23573_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2916 inv_23_fu_23578_p3 notlhs191_fu_21836_p2 notrhs192_fu_21842_p2 empty_1028_fu_23586_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2949 empty_1029_fu_23590_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2917 inv_24_fu_23595_p3 notlhs193_fu_21866_p2 notrhs194_fu_21872_p2 empty_1031_fu_23603_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2950 empty_1032_fu_23607_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2918 inv_25_fu_23612_p3 notlhs195_fu_21896_p2 notrhs196_fu_21902_p2 empty_1034_fu_23620_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2951 empty_1035_fu_23624_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2919 inv_26_fu_23629_p3 notlhs197_fu_21926_p2 notrhs198_fu_21932_p2 empty_1037_fu_23637_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2952 empty_1038_fu_23641_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2920 inv_27_fu_23646_p3 notlhs199_fu_21956_p2 notrhs200_fu_21962_p2 empty_1040_fu_23654_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2953 empty_1041_fu_23658_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2921 inv_28_fu_23663_p3 notlhs201_fu_21986_p2 notrhs202_fu_21992_p2 empty_1043_fu_23671_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2954 empty_1044_fu_23675_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2922 inv_29_fu_23680_p3 notlhs203_fu_22016_p2 notrhs204_fu_22022_p2 empty_1046_fu_23688_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2955 empty_1047_fu_23692_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2923 inv_30_fu_23697_p3 notlhs205_fu_22046_p2 notrhs206_fu_22052_p2 empty_1049_fu_23705_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2956 empty_1050_fu_23709_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2924 inv_31_fu_23714_p3 notlhs207_fu_22236_p2 notrhs208_fu_22242_p2 empty_1052_fu_23722_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2925 empty_1053_fu_23726_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2893 inv_32_fu_23731_p3 notlhs209_fu_22266_p2 notrhs210_fu_22272_p2 empty_1055_fu_23740_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2926 empty_1056_fu_23744_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2894 inv_33_fu_23749_p3 notlhs211_fu_22296_p2 notrhs212_fu_22302_p2 empty_1058_fu_23758_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2927 empty_1059_fu_23762_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2895 inv_34_fu_23767_p3 notlhs213_fu_22326_p2 notrhs214_fu_22332_p2 empty_1061_fu_23776_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2928 empty_1062_fu_23780_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2896 inv_35_fu_23785_p3 notlhs215_fu_22356_p2 notrhs216_fu_22362_p2 empty_1064_fu_23794_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2929 empty_1065_fu_23798_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2897 inv_36_fu_23803_p3 notlhs217_fu_22386_p2 notrhs218_fu_22392_p2 empty_1067_fu_23812_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2930 empty_1068_fu_23816_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2898 inv_37_fu_23821_p3 notlhs219_fu_22416_p2 notrhs220_fu_22422_p2 empty_1070_fu_23830_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2931 empty_1071_fu_23834_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2899 inv_38_fu_23839_p3 notlhs221_fu_22446_p2 notrhs222_fu_22452_p2 empty_1073_fu_23848_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2932 empty_1074_fu_23852_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2900 inv_39_fu_23857_p3 notlhs223_fu_22476_p2 notrhs224_fu_22482_p2 empty_1076_fu_23866_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2933 empty_1077_fu_23870_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2901 inv_40_fu_23875_p3 notlhs225_fu_22506_p2 notrhs226_fu_22512_p2 empty_1079_fu_23884_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2934 empty_1080_fu_23888_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2902 inv_41_fu_23893_p3 notlhs227_fu_22536_p2 notrhs228_fu_22542_p2 empty_1082_fu_23902_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2935 empty_1083_fu_23906_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2903 inv_42_fu_23911_p3 notlhs229_fu_22566_p2 notrhs230_fu_22572_p2 empty_1085_fu_23920_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2936 empty_1086_fu_23924_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2904 inv_43_fu_23929_p3 notlhs231_fu_22596_p2 notrhs232_fu_22602_p2 empty_1088_fu_23938_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2937 empty_1089_fu_23942_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2905 inv_44_fu_23947_p3 notlhs233_fu_22626_p2 notrhs234_fu_22632_p2 empty_1091_fu_23956_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2938 empty_1092_fu_23960_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2906 inv_45_fu_23965_p3 notlhs235_fu_22656_p2 notrhs236_fu_22662_p2 empty_1094_fu_23974_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2939 empty_1095_fu_23978_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2907 inv_46_fu_23983_p3 notlhs237_fu_22686_p2 notrhs238_fu_22692_p2 empty_1097_fu_23992_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2940 empty_1098_fu_23996_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2908 inv_47_fu_24001_p3 notlhs239_fu_22716_p2 notrhs240_fu_22722_p2 empty_1100_fu_24010_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2941 empty_1101_fu_24014_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2909 inv_48_fu_24019_p3 notlhs241_fu_22746_p2 notrhs242_fu_22752_p2 empty_1103_fu_24028_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2942 empty_1104_fu_24032_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2910 inv_49_fu_24037_p3 notlhs243_fu_22776_p2 notrhs244_fu_22782_p2 empty_1106_fu_24046_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2943 empty_1107_fu_24050_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2911 inv_50_fu_24055_p3 notlhs245_fu_22806_p2 notrhs246_fu_22812_p2 empty_1109_fu_24064_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2944 empty_1110_fu_24068_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2912 inv_51_fu_24073_p3 notlhs247_fu_22836_p2 notrhs248_fu_22842_p2 empty_1112_fu_24082_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2945 empty_1113_fu_24086_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2913 inv_52_fu_24091_p3 notlhs249_fu_22866_p2 notrhs250_fu_22872_p2 empty_1115_fu_24100_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2946 empty_1116_fu_24104_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2914 inv_53_fu_24109_p3 notlhs251_fu_22896_p2 notrhs252_fu_22902_p2 empty_1118_fu_24118_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2947 empty_1119_fu_24122_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2915 inv_54_fu_24127_p3 notlhs253_fu_22926_p2 notrhs254_fu_22932_p2 empty_1121_fu_24136_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2948 empty_1122_fu_24140_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2916 inv_55_fu_24145_p3 notlhs255_fu_22956_p2 notrhs256_fu_22962_p2 empty_1124_fu_24154_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2949 empty_1125_fu_24158_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2917 inv_56_fu_24163_p3 notlhs257_fu_22986_p2 notrhs258_fu_22992_p2 empty_1127_fu_24172_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2950 empty_1128_fu_24176_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2918 inv_57_fu_24181_p3 notlhs259_fu_23016_p2 notrhs260_fu_23022_p2 empty_1130_fu_24190_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2951 empty_1131_fu_24194_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2919 inv_58_fu_24199_p3 notlhs261_fu_23046_p2 notrhs262_fu_23052_p2 empty_1133_fu_24208_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2952 empty_1134_fu_24212_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2920 inv_59_fu_24217_p3 notlhs263_fu_23076_p2 notrhs264_fu_23082_p2 empty_1136_fu_24226_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2953 empty_1137_fu_24230_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2921 inv_60_fu_24235_p3 notlhs265_fu_23106_p2 notrhs266_fu_23112_p2 empty_1139_fu_24244_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2954 empty_1140_fu_24248_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2922 inv_61_fu_24253_p3 notlhs267_fu_23136_p2 notrhs268_fu_23142_p2 empty_1142_fu_24262_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2955 empty_1143_fu_24266_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2923 inv_62_fu_24271_p3 notlhs269_fu_23166_p2 notrhs270_fu_23172_p2 empty_1145_fu_24280_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U2956 empty_1146_fu_24284_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U2924 inv_63_fu_24289_p3 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49153</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:665</SourceLocation>
                    <SummaryOfLoopViolations>
                        <stage_2_store>
                            <Name>stage_2_store</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:665</SourceLocation>
                        </stage_2_store>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>497</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="stage_2_store" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln665_fu_1202_p2" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln665" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_fu_1208_p2" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln665" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_1_fu_1217_p2" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln665_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="stage_2_store" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln665_1_fu_1223_p2" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln665_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="stage_2_store" OPTYPE="select" PRAGMA="" RTLNAME="select_ln665_fu_1229_p3" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln665" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_2_fu_1318_p2" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln665_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="stage_2_store" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_16_1_1_U1" SOURCE="activation_accelerator.cpp:666" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.905</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_110_p2" SOURCE="activation_accelerator.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln36_fu_126_p2" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_1_fu_132_p2" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_138_p2" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ret_2_fu_162_p3" SOURCE="activation_accelerator.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="ret_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln48_fu_170_p2" SOURCE="activation_accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="round_up_1_fu_184_p2" SOURCE="activation_accelerator.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="round_up_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_190_p2" SOURCE="activation_accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_200_p2" SOURCE="activation_accelerator.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="rounded" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_224_p2" SOURCE="activation_accelerator.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_246_p3" SOURCE="activation_accelerator.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="activation_accelerator.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_sige</Name>
            <Loops>
                <sige_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1563</Best-caseLatency>
                    <Average-caseLatency>1563</Average-caseLatency>
                    <Worst-caseLatency>1563</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1537</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sige_blocks>
                        <Name>sige_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1561</Latency>
                        <AbsoluteTimeLatency>15.610 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_1_round_float32_to_bf16_ieee_fu_1982</Instance>
                            <Instance>tmp_4_round_float32_to_bf16_ieee_fu_1989</Instance>
                            <Instance>tmp_7_round_float32_to_bf16_ieee_fu_1996</Instance>
                            <Instance>tmp_2_round_float32_to_bf16_ieee_fu_2003</Instance>
                            <Instance>tmp_8_round_float32_to_bf16_ieee_fu_2010</Instance>
                            <Instance>tmp_11_round_float32_to_bf16_ieee_fu_2017</Instance>
                            <Instance>tmp_13_round_float32_to_bf16_ieee_fu_2024</Instance>
                            <Instance>tmp_15_round_float32_to_bf16_ieee_fu_2031</Instance>
                            <Instance>tmp_17_round_float32_to_bf16_ieee_fu_2038</Instance>
                            <Instance>tmp_19_round_float32_to_bf16_ieee_fu_2045</Instance>
                            <Instance>tmp_21_round_float32_to_bf16_ieee_fu_2052</Instance>
                            <Instance>tmp_23_round_float32_to_bf16_ieee_fu_2059</Instance>
                            <Instance>tmp_25_round_float32_to_bf16_ieee_fu_2066</Instance>
                            <Instance>tmp_27_round_float32_to_bf16_ieee_fu_2073</Instance>
                            <Instance>tmp_29_round_float32_to_bf16_ieee_fu_2080</Instance>
                            <Instance>tmp_31_round_float32_to_bf16_ieee_fu_2087</Instance>
                            <Instance>tmp_33_round_float32_to_bf16_ieee_fu_2094</Instance>
                            <Instance>tmp_35_round_float32_to_bf16_ieee_fu_2101</Instance>
                            <Instance>tmp_37_round_float32_to_bf16_ieee_fu_2108</Instance>
                            <Instance>tmp_39_round_float32_to_bf16_ieee_fu_2115</Instance>
                            <Instance>tmp_41_round_float32_to_bf16_ieee_fu_2122</Instance>
                            <Instance>tmp_43_round_float32_to_bf16_ieee_fu_2129</Instance>
                            <Instance>tmp_45_round_float32_to_bf16_ieee_fu_2136</Instance>
                            <Instance>tmp_47_round_float32_to_bf16_ieee_fu_2143</Instance>
                            <Instance>tmp_49_round_float32_to_bf16_ieee_fu_2150</Instance>
                            <Instance>tmp_51_round_float32_to_bf16_ieee_fu_2157</Instance>
                            <Instance>tmp_53_round_float32_to_bf16_ieee_fu_2164</Instance>
                            <Instance>tmp_55_round_float32_to_bf16_ieee_fu_2171</Instance>
                            <Instance>tmp_57_round_float32_to_bf16_ieee_fu_2178</Instance>
                            <Instance>tmp_59_round_float32_to_bf16_ieee_fu_2185</Instance>
                            <Instance>tmp_61_round_float32_to_bf16_ieee_fu_2192</Instance>
                            <Instance>tmp_63_round_float32_to_bf16_ieee_fu_2199</Instance>
                        </InstanceList>
                    </sige_blocks>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sige_blocks>
                            <Name>sige_blocks</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:98</SourceLocation>
                        </sige_blocks>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>29165</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>48522</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_fu_2790_p2" SOURCE="activation_accelerator.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_2796_p2" SOURCE="activation_accelerator.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln98_1_fu_2802_p2" SOURCE="activation_accelerator.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_2808_p2" SOURCE="activation_accelerator.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_fu_2822_p3" SOURCE="activation_accelerator.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln105_fu_2898_p2" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_2909_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U102" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_31_fu_3528_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U166" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U70" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U134" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_1_fu_2916_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U103" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_fu_3562_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U167" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U135" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_2_fu_2923_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U104" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_32_fu_3596_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U168" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U136" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_3_fu_2930_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U105" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_33_fu_3630_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U169" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U137" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_4_fu_2937_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U106" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_34_fu_3664_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U170" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U138" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_5_fu_2944_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U107" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_35_fu_3698_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U171" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U139" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_6_fu_2951_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U108" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_36_fu_3732_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U172" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U140" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_7_fu_2958_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U109" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_37_fu_3766_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U173" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U141" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_8_fu_2965_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U110" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_38_fu_3800_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U174" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U142" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_9_fu_2972_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_39_fu_3834_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U175" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U143" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_10_fu_2979_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U112" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_40_fu_3868_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U176" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U80" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U144" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_11_fu_2986_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U113" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_41_fu_3902_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U177" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U81" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U145" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_12_fu_2993_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U114" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_42_fu_3936_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U178" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U82" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U146" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_13_fu_3000_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U115" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_43_fu_3970_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U179" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U83" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U147" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_14_fu_3007_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U116" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_44_fu_4004_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U180" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U84" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U148" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_15_fu_3014_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U117" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_45_fu_4038_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U181" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U85" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U149" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_16_fu_3021_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U118" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_46_fu_4072_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U182" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U150" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_17_fu_3028_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U119" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_47_fu_4106_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U183" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U87" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U151" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_18_fu_3035_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U120" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_48_fu_4140_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U184" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U88" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U152" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_19_fu_3042_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U121" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_49_fu_4174_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U185" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U89" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U153" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_20_fu_3049_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U122" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_50_fu_4208_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U186" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U90" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U154" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_21_fu_3056_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U123" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_51_fu_4242_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U187" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U91" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U155" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_22_fu_3063_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U124" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_52_fu_4276_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U188" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U92" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U156" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_23_fu_3070_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U125" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_53_fu_4310_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U189" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U93" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U157" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_24_fu_3077_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U126" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_54_fu_4344_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U190" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U94" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U158" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_25_fu_3084_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U127" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_55_fu_4378_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U191" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U95" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U159" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_26_fu_3091_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U128" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_56_fu_4412_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U192" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U96" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U160" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_27_fu_3098_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U129" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_57_fu_4446_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U193" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U97" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U161" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_28_fu_3105_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U130" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_58_fu_4480_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U194" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U98" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U162" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_29_fu_3112_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U131" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_59_fu_4514_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U195" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U99" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U163" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_30_fu_3119_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U132" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_60_fu_4548_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U196" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U100" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U164" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sige_blocks" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_31_fu_3126_p3" SOURCE="activation_accelerator.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U133" SOURCE="activation_accelerator.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sig_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sige_blocks" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln110_61_fu_4582_p2" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln110_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U197" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U101" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U165" SOURCE="activation_accelerator.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="xtrue_30" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_add_blocks</Name>
            <Loops>
                <add_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1543</Best-caseLatency>
                    <Average-caseLatency>1543</Average-caseLatency>
                    <Worst-caseLatency>1543</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <add_blocks>
                        <Name>add_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1541</Latency>
                        <AbsoluteTimeLatency>15.410 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6337</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6343</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6335</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6341</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6328</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6348</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6345</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6346</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6352</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6325</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6331</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6351</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6329</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6344</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6322</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6342</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6324</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6330</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6339</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6347</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6333</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6326</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6323</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6353</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6350</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6340</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6332</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6349</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6334</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6336</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6327</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6338</Instance>
                        </InstanceList>
                    </add_blocks>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:421~activation_accelerator.cpp:655</SourceLocation>
                    <SummaryOfLoopViolations>
                        <add_blocks>
                            <Name>add_blocks</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:415~activation_accelerator.cpp:655</SourceLocation>
                        </add_blocks>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3166</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1023</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="add_blocks" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln415_fu_13051_p2" SOURCE="activation_accelerator.cpp:415" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln415" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="add_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_13057_p2" SOURCE="activation_accelerator.cpp:415" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln415" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_multiply_blocks_Multiply</Name>
            <Loops>
                <multiply_blocks_Multiply/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1542</Best-caseLatency>
                    <Average-caseLatency>1542</Average-caseLatency>
                    <Worst-caseLatency>1542</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <multiply_blocks_Multiply>
                        <Name>multiply_blocks_Multiply</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1540</Latency>
                        <AbsoluteTimeLatency>15.400 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6337</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6343</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6335</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6341</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6328</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6348</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6345</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6346</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6352</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6325</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6331</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6351</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6329</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6344</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6322</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6342</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6324</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6330</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6339</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6347</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6333</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6326</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6323</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6353</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6350</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6340</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6332</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6349</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6334</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6336</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6327</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6338</Instance>
                        </InstanceList>
                    </multiply_blocks_Multiply>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:564~activation_accelerator.cpp:651</SourceLocation>
                    <SummaryOfLoopViolations>
                        <multiply_blocks_Multiply>
                            <Name>multiply_blocks_Multiply</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:557~activation_accelerator.cpp:651</SourceLocation>
                        </multiply_blocks_Multiply>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3230</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>7642</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="multiply_blocks_Multiply" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln557_fu_13051_p2" SOURCE="activation_accelerator.cpp:557" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln557" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="multiply_blocks_Multiply" OPTYPE="add" PRAGMA="" RTLNAME="add_ln557_fu_13057_p2" SOURCE="activation_accelerator.cpp:557" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln557" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square_Pipeline_sum_square</Name>
            <Loops>
                <sum_square/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4617</Best-caseLatency>
                    <Average-caseLatency>4617</Average-caseLatency>
                    <Worst-caseLatency>4617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4614</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_square>
                        <Name>sum_square</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>4615</Latency>
                        <AbsoluteTimeLatency>46.150 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_square>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./bf16_accl.h:334</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sum_square>
                            <Name>sum_square</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./bf16_accl.h:329</SourceLocation>
                        </sum_square>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>55</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>9048</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>6131</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_square" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln329_fu_2246_p2" SOURCE="./bf16_accl.h:329" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln329" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_square" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_2252_p2" SOURCE="./bf16_accl.h:329" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln329" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U799" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U800" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U799" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U800" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U799" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U800" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U799" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U800" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U799" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U800" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="./bf16_accl.h:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_62" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4627</Best-caseLatency>
                    <Average-caseLatency>4627</Average-caseLatency>
                    <Worst-caseLatency>4627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./bf16_accl.h:343</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>55</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>11108</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6772</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U929" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U930" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U931" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U932" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U933" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U934" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U935" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U936" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U937" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U938" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U939" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U940" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U941" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U942" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U943" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U944" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U945" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U946" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U947" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U948" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U949" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U950" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U951" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U952" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U953" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U954" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U955" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U956" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U957" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U958" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U959" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U960" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U961" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U962" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U963" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U964" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U965" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U966" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U967" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U968" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U969" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U970" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U971" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U972" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U973" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U974" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U975" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U976" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U977" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U978" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U979" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U980" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U981" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U982" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U983" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U984" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U985" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U986" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U987" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U988" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U989" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U990" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U991" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U992" SOURCE="./bf16_accl.h:343" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_62" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3</Name>
            <Loops>
                <rms_calculate_loop_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.004</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77</Best-caseLatency>
                    <Average-caseLatency>77</Average-caseLatency>
                    <Worst-caseLatency>77</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rms_calculate_loop_rms_norm3>
                        <Name>rms_calculate_loop_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>75</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </rms_calculate_loop_rms_norm3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:234~activation_accelerator.cpp:647</SourceLocation>
                    <SummaryOfLoopViolations>
                        <rms_calculate_loop_rms_norm3>
                            <Name>rms_calculate_loop_rms_norm3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:234~activation_accelerator.cpp:647</SourceLocation>
                        </rms_calculate_loop_rms_norm3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2343</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>980</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="rms_calculate_loop_rms_norm3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_fu_1850_p2" SOURCE="activation_accelerator.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rms_calculate_loop_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_1856_p2" SOURCE="activation_accelerator.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="rms_calculate_loop_rms_norm3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_32_1_1_U1059" SOURCE="activation_accelerator.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</Name>
            <Loops>
                <normalize_blocks_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_rms_norm3>
                        <Name>normalize_blocks_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1546</Latency>
                        <AbsoluteTimeLatency>15.460 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2491</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2497</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2489</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2495</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2482</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2499</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2500</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2506</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2479</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2485</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2505</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2483</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2498</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2476</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2493</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2501</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2487</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2480</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2477</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2507</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2504</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2494</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2486</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2503</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2488</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2481</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2492</Instance>
                        </InstanceList>
                    </normalize_blocks_rms_norm3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:248~activation_accelerator.cpp:647</SourceLocation>
                    <SummaryOfLoopViolations>
                        <normalize_blocks_rms_norm3>
                            <Name>normalize_blocks_rms_norm3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:242~activation_accelerator.cpp:647</SourceLocation>
                        </normalize_blocks_rms_norm3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2212</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1109</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="normalize_blocks_rms_norm3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_9333_p2" SOURCE="activation_accelerator.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_9339_p2" SOURCE="activation_accelerator.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_mean_blocks_layer_norm3</Name>
            <Loops>
                <mean_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2309</Best-caseLatency>
                    <Average-caseLatency>2309</Average-caseLatency>
                    <Worst-caseLatency>2309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.090 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.090 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.090 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mean_blocks_layer_norm3>
                        <Name>mean_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>2307</Latency>
                        <AbsoluteTimeLatency>23.070 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </mean_blocks_layer_norm3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:296~activation_accelerator.cpp:643</SourceLocation>
                    <SummaryOfLoopViolations>
                        <mean_blocks_layer_norm3>
                            <Name>mean_blocks_layer_norm3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>activation_accelerator.cpp:291~activation_accelerator.cpp:643</SourceLocation>
                        </mean_blocks_layer_norm3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3091</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2167</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="mean_blocks_layer_norm3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln291_fu_5563_p2" SOURCE="activation_accelerator.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mean_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_5569_p2" SOURCE="activation_accelerator.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</Name>
            <Loops>
                <normalize_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1552</Best-caseLatency>
                    <Average-caseLatency>1552</Average-caseLatency>
                    <Worst-caseLatency>1552</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_layer_norm3>
                        <Name>normalize_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1550</Latency>
                        <AbsoluteTimeLatency>15.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6403</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6409</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6401</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6407</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6394</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6414</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6411</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6412</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6418</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6391</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6397</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6417</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6395</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6410</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6388</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6408</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6390</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6396</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6405</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6413</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6399</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6392</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6389</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6419</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6416</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6406</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6398</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6415</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6400</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6402</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6393</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6404</Instance>
                        </InstanceList>
                    </normalize_blocks_layer_norm3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:327~activation_accelerator.cpp:643</SourceLocation>
                    <SummaryOfLoopViolations>
                        <normalize_blocks_layer_norm3>
                            <Name>normalize_blocks_layer_norm3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:321~activation_accelerator.cpp:643</SourceLocation>
                        </normalize_blocks_layer_norm3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4264</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2023</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="normalize_blocks_layer_norm3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln321_fu_13245_p2" SOURCE="activation_accelerator.cpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln321" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_13251_p2" SOURCE="activation_accelerator.cpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmaxf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.228</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>285</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_102_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_108_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_1_fu_114_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_1_fu_120_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_126_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_132_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_1_fu_138_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_144_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_2_fu_150_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_3_fu_156_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_1_fu_162_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="ymaggreater_fu_192_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="ymaggreater" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_198_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_204_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ymaggreater_1_fu_212_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="ymaggreater_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="res_2_fu_304_p8" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="res_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_1_fu_228_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_234_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_2_fu_240_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_3_fu_246_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_4_fu_252_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_258_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_5_fu_264_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_270_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_1_fu_276_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_1_fu_282_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_6_fu_288_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U1893" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="res_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_max_step_loop_softmax</Name>
            <Loops>
                <max_step_loop_softmax/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <max_step_loop_softmax>
                        <Name>max_step_loop_softmax</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_s_fmaxf_fu_1844</Instance>
                            <Instance>tmp_64_fmaxf_fu_1850</Instance>
                            <Instance>tmp_65_fmaxf_fu_1856</Instance>
                            <Instance>tmp_66_fmaxf_fu_1862</Instance>
                            <Instance>tmp_67_fmaxf_fu_1868</Instance>
                            <Instance>tmp_68_fmaxf_fu_1874</Instance>
                            <Instance>tmp_69_fmaxf_fu_1880</Instance>
                            <Instance>tmp_70_fmaxf_fu_1886</Instance>
                            <Instance>tmp_71_fmaxf_fu_1892</Instance>
                            <Instance>tmp_72_fmaxf_fu_1898</Instance>
                            <Instance>tmp_73_fmaxf_fu_1904</Instance>
                            <Instance>tmp_74_fmaxf_fu_1910</Instance>
                            <Instance>tmp_75_fmaxf_fu_1916</Instance>
                            <Instance>tmp_76_fmaxf_fu_1922</Instance>
                            <Instance>tmp_77_fmaxf_fu_1928</Instance>
                            <Instance>tmp_78_fmaxf_fu_1934</Instance>
                            <Instance>tmp_79_fmaxf_fu_1940</Instance>
                            <Instance>tmp_80_fmaxf_fu_1946</Instance>
                            <Instance>tmp_81_fmaxf_fu_1952</Instance>
                            <Instance>tmp_82_fmaxf_fu_1958</Instance>
                            <Instance>tmp_83_fmaxf_fu_1964</Instance>
                            <Instance>tmp_84_fmaxf_fu_1970</Instance>
                            <Instance>tmp_85_fmaxf_fu_1976</Instance>
                            <Instance>tmp_86_fmaxf_fu_1982</Instance>
                            <Instance>tmp_87_fmaxf_fu_1988</Instance>
                            <Instance>tmp_88_fmaxf_fu_1994</Instance>
                            <Instance>tmp_89_fmaxf_fu_2000</Instance>
                            <Instance>tmp_90_fmaxf_fu_2006</Instance>
                            <Instance>tmp_91_fmaxf_fu_2012</Instance>
                            <Instance>tmp_92_fmaxf_fu_2018</Instance>
                            <Instance>tmp_93_fmaxf_fu_2024</Instance>
                            <Instance>tmp_94_fmaxf_fu_2030</Instance>
                            <Instance>tmp_95_fmaxf_fu_2036</Instance>
                            <Instance>tmp_96_fmaxf_fu_2042</Instance>
                            <Instance>tmp_97_fmaxf_fu_2048</Instance>
                            <Instance>tmp_98_fmaxf_fu_2054</Instance>
                            <Instance>tmp_99_fmaxf_fu_2060</Instance>
                            <Instance>tmp_100_fmaxf_fu_2066</Instance>
                            <Instance>tmp_101_fmaxf_fu_2072</Instance>
                            <Instance>tmp_102_fmaxf_fu_2078</Instance>
                            <Instance>tmp_103_fmaxf_fu_2084</Instance>
                            <Instance>tmp_104_fmaxf_fu_2090</Instance>
                            <Instance>tmp_105_fmaxf_fu_2096</Instance>
                            <Instance>tmp_106_fmaxf_fu_2102</Instance>
                            <Instance>tmp_107_fmaxf_fu_2108</Instance>
                            <Instance>tmp_108_fmaxf_fu_2114</Instance>
                            <Instance>tmp_109_fmaxf_fu_2120</Instance>
                            <Instance>tmp_110_fmaxf_fu_2126</Instance>
                            <Instance>tmp_111_fmaxf_fu_2132</Instance>
                            <Instance>tmp_112_fmaxf_fu_2138</Instance>
                            <Instance>tmp_113_fmaxf_fu_2144</Instance>
                            <Instance>tmp_114_fmaxf_fu_2150</Instance>
                            <Instance>tmp_115_fmaxf_fu_2156</Instance>
                            <Instance>tmp_116_fmaxf_fu_2162</Instance>
                            <Instance>tmp_117_fmaxf_fu_2168</Instance>
                            <Instance>tmp_118_fmaxf_fu_2174</Instance>
                            <Instance>tmp_119_fmaxf_fu_2180</Instance>
                            <Instance>tmp_120_fmaxf_fu_2186</Instance>
                            <Instance>tmp_121_fmaxf_fu_2192</Instance>
                            <Instance>tmp_122_fmaxf_fu_2198</Instance>
                            <Instance>tmp_123_fmaxf_fu_2204</Instance>
                            <Instance>tmp_124_fmaxf_fu_2210</Instance>
                            <Instance>tmp_125_fmaxf_fu_2216</Instance>
                            <Instance>tmp_126_fmaxf_fu_2222</Instance>
                        </InstanceList>
                    </max_step_loop_softmax>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:485~activation_accelerator.cpp:639</SourceLocation>
                    <SummaryOfLoopViolations>
                        <max_step_loop_softmax>
                            <Name>max_step_loop_softmax</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:476~activation_accelerator.cpp:639</SourceLocation>
                        </max_step_loop_softmax>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2062</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>18888</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="max_step_loop_softmax" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln476_fu_2556_p2" SOURCE="activation_accelerator.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln476" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_step_loop_softmax" OPTYPE="add" PRAGMA="" RTLNAME="add_ln476_fu_2562_p2" SOURCE="activation_accelerator.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln476" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_exp_and_bucket_softmax</Name>
            <Loops>
                <exp_and_bucket_softmax/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3090</Best-caseLatency>
                    <Average-caseLatency>3090</Average-caseLatency>
                    <Worst-caseLatency>3090</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3076</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket_softmax>
                        <Name>exp_and_bucket_softmax</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>3088</Latency>
                        <AbsoluteTimeLatency>30.880 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket_softmax>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:510~activation_accelerator.cpp:639</SourceLocation>
                    <SummaryOfLoopViolations>
                        <exp_and_bucket_softmax>
                            <Name>exp_and_bucket_softmax</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>activation_accelerator.cpp:502~activation_accelerator.cpp:639</SourceLocation>
                        </exp_and_bucket_softmax>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7258</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3000</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="exp_and_bucket_softmax" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln502_fu_9666_p2" SOURCE="activation_accelerator.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln502" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket_softmax" OPTYPE="add" PRAGMA="" RTLNAME="add_ln502_fu_9672_p2" SOURCE="activation_accelerator.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln502" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_softmax_final</Name>
            <Loops>
                <softmax_final/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1554</Best-caseLatency>
                    <Average-caseLatency>1554</Average-caseLatency>
                    <Worst-caseLatency>1554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <softmax_final>
                        <Name>softmax_final</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1552</Latency>
                        <AbsoluteTimeLatency>15.520 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6399</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6451</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6448</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6437</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6412</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6449</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6423</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6430</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6397</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6403</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6411</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6417</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6421</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6400</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6407</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6444</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6406</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6418</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6443</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6424</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6431</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6456</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6455</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6396</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6428</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6410</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6422</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6404</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6436</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6425</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6450</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_6398</Instance>
                        </InstanceList>
                    </softmax_final>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:528~activation_accelerator.cpp:639</SourceLocation>
                    <SummaryOfLoopViolations>
                        <softmax_final>
                            <Name>softmax_final</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:520~activation_accelerator.cpp:639</SourceLocation>
                        </softmax_final>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6314</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2480</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="softmax_final" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln520_fu_23682_p2" SOURCE="activation_accelerator.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln520" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="softmax_final" OPTYPE="add" PRAGMA="" RTLNAME="add_ln520_fu_23688_p2" SOURCE="activation_accelerator.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln520" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load0</Name>
            <Loops>
                <stage_0_load0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49153</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load0>
                        <Name>stage_0_load0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:621</SourceLocation>
                    <SummaryOfLoopViolations>
                        <stage_0_load0>
                            <Name>stage_0_load0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:621</SourceLocation>
                        </stage_0_load0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="stage_0_load0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln621_fu_1191_p2" SOURCE="activation_accelerator.cpp:621" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln621" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln621_fu_1197_p2" SOURCE="activation_accelerator.cpp:621" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln621" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln621_1_fu_1217_p2" SOURCE="activation_accelerator.cpp:621" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln621_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln621_2_fu_1312_p2" SOURCE="activation_accelerator.cpp:621" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln621_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="stage_0_load0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln621_1_fu_1318_p2" SOURCE="activation_accelerator.cpp:621" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln621_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="stage_0_load0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln621_fu_1324_p3" SOURCE="activation_accelerator.cpp:621" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln621" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load1</Name>
            <Loops>
                <stage_0_load1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49153</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load1>
                        <Name>stage_0_load1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:625</SourceLocation>
                    <SummaryOfLoopViolations>
                        <stage_0_load1>
                            <Name>stage_0_load1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>activation_accelerator.cpp:625</SourceLocation>
                        </stage_0_load1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="stage_0_load1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln625_fu_1191_p2" SOURCE="activation_accelerator.cpp:625" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln625" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_fu_1197_p2" SOURCE="activation_accelerator.cpp:625" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln625" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_1_fu_1217_p2" SOURCE="activation_accelerator.cpp:625" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln625_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_2_fu_1312_p2" SOURCE="activation_accelerator.cpp:625" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln625_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="stage_0_load1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln625_1_fu_1318_p2" SOURCE="activation_accelerator.cpp:625" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln625_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="stage_0_load1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln625_fu_1324_p3" SOURCE="activation_accelerator.cpp:625" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln625" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>26034</Average-caseLatency>
                    <Worst-caseLatency>49166</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.260 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 49167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>activation_accelerator.cpp:582</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>197</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>68</UTIL_BRAM>
                    <DSP>887</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>71</UTIL_DSP>
                    <FF>120751</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>51</UTIL_FF>
                    <LUT>193412</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>165</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2908" SOURCE="activation_accelerator.cpp:665" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U3043" SOURCE="activation_accelerator.cpp:669" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2893" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2894" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2895" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2896" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2897" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2898" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2899" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2900" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2901" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2902" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2903" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2904" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2905" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2906" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2907" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2908" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2909" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2910" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2911" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2912" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2913" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2914" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2915" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2916" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2917" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2918" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2919" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2920" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2921" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2922" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2923" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2924" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2893" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2894" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2895" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2896" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2897" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2898" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2899" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2900" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2901" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2902" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2903" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2904" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2905" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2906" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2907" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2908" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2909" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2910" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2911" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2912" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2913" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2914" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2915" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2916" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2917" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2918" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2919" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2920" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2921" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2922" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2923" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2924" SOURCE="activation_accelerator.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="div30_i_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2876" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2882" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2874" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2880" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2867" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2887" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2884" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2885" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2891" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2864" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2870" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2890" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2868" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2883" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2861" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2881" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2863" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2869" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2878" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2886" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2872" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2865" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2862" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2892" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2889" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2879" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2871" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2888" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2873" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2875" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2866" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2877" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2876" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2882" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2874" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2880" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2867" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2887" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2884" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2885" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2891" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2864" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2870" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2890" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2868" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2883" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2861" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2881" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2863" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2869" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2878" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2886" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2872" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2865" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2862" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2892" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2889" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2879" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2871" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2888" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2873" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2875" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2866" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2877" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="mul47_i_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2855" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2812" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2957" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_319" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2858" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2818" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2958" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2851" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2810" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2959" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_257" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2844" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2816" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2960" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2848" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2803" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2961" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2841" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2823" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2962" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2856" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2820" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2963" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2843" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2821" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2964" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2840" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2827" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2965" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2849" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2800" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2966" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2852" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2806" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2967" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_265" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2853" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2826" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2968" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2850" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2804" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2969" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2837" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2819" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2970" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2836" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2797" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2971" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2847" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2817" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2972" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2830" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2799" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2973" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2854" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2805" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2974" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2846" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2814" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2975" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2845" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2822" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2976" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2835" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2808" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2977" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2833" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2801" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2978" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2834" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2798" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2979" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2832" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2828" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2980" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2831" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2825" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2981" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2839" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2815" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2982" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2838" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2807" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2983" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2859" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2824" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2984" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2857" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2809" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2985" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2829" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2811" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2986" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2860" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2802" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2987" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2842" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2813" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2988" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2855" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2812" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2989" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2858" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2818" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2990" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2851" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2810" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2991" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2844" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2816" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2992" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2848" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2803" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2993" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2841" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2823" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2994" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2856" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2820" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2995" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_293" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2843" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2821" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2996" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2840" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2827" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2997" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2849" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2800" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2998" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2852" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2806" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2999" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2853" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2826" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3000" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2850" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2804" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3001" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2837" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2819" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3002" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2836" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2797" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3003" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_301" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2847" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2817" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3004" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2830" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2799" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3005" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2854" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2805" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3006" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2846" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2814" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3007" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_305" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2845" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2822" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3008" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2835" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2808" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3009" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_307" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2833" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2801" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3010" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2834" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2798" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3011" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_309" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2832" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2828" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3012" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2831" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2825" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3013" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_311" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2839" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2815" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3014" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_312" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2838" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2807" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3015" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_313" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2859" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2824" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3016" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_314" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2857" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2809" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3017" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_315" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2829" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2811" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3018" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_316" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2860" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2802" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3019" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2842" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i14_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2813" SOURCE="activation_accelerator.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U3020" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="y_sum_sq_318" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs_fu_21116_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs_fu_21122_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_956_fu_23178_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_956" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2925" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_957_fu_23182_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_957" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2893" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_fu_23187_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs145_fu_21146_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs146_fu_21152_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_959_fu_23195_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_959" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2926" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_960_fu_23199_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_960" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2894" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_1_fu_23204_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs147_fu_21176_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs148_fu_21182_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_962_fu_23212_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_962" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2927" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_963_fu_23216_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_963" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2895" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_2_fu_23221_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs149_fu_21206_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs150_fu_21212_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_965_fu_23229_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_965" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2928" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_966_fu_23233_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_966" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2896" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_3_fu_23238_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs151_fu_21236_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs152_fu_21242_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_968_fu_23246_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_968" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2929" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_969_fu_23250_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_969" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2897" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_4_fu_23255_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs153_fu_21266_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs154_fu_21272_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_971_fu_23263_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_971" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2930" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_972_fu_23267_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_972" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2898" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_5_fu_23272_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs155_fu_21296_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs156_fu_21302_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_974_fu_23280_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_974" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2931" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_975_fu_23284_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_975" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2899" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_6_fu_23289_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs157_fu_21326_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs158_fu_21332_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_977_fu_23297_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_977" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2932" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_978_fu_23301_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_978" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2900" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_7_fu_23306_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs159_fu_21356_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs160_fu_21362_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_980_fu_23314_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_980" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2933" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_981_fu_23318_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_981" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2901" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_8_fu_23323_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs161_fu_21386_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs162_fu_21392_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_983_fu_23331_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_983" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2934" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_984_fu_23335_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_984" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2902" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_9_fu_23340_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs163_fu_21416_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs164_fu_21422_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_986_fu_23348_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_986" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2935" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_987_fu_23352_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_987" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2903" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_10_fu_23357_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs165_fu_21446_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs166_fu_21452_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_989_fu_23365_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_989" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2936" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_990_fu_23369_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_990" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2904" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_11_fu_23374_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs167_fu_21476_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs168_fu_21482_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_992_fu_23382_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_992" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2937" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_993_fu_23386_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_993" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2905" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_12_fu_23391_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs169_fu_21506_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs170_fu_21512_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_995_fu_23399_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_995" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2938" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_996_fu_23403_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_996" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2906" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_13_fu_23408_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs171_fu_21536_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs172_fu_21542_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_998_fu_23416_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_998" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2939" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_999_fu_23420_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_999" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2907" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_14_fu_23425_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs173_fu_21566_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs174_fu_21572_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1001_fu_23433_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1001" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2940" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1002_fu_23437_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1002" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2908" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_15_fu_23442_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs175_fu_21596_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs176_fu_21602_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1004_fu_23450_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1004" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2941" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1005_fu_23454_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1005" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2909" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_16_fu_23459_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs177_fu_21626_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs178_fu_21632_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1007_fu_23467_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1007" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2942" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1008_fu_23471_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1008" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2910" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_17_fu_23476_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs179_fu_21656_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs180_fu_21662_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1010_fu_23484_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1010" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2943" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1011_fu_23488_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1011" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2911" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_18_fu_23493_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs181_fu_21686_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs182_fu_21692_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1013_fu_23501_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1013" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2944" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1014_fu_23505_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1014" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2912" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_19_fu_23510_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs183_fu_21716_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs184_fu_21722_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1016_fu_23518_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1016" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2945" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1017_fu_23522_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1017" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2913" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_20_fu_23527_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs185_fu_21746_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs186_fu_21752_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1019_fu_23535_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1019" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2946" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1020_fu_23539_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1020" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2914" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_21_fu_23544_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs187_fu_21776_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs188_fu_21782_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1022_fu_23552_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1022" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2947" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1023_fu_23556_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1023" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2915" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_22_fu_23561_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs189_fu_21806_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs190_fu_21812_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1025_fu_23569_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1025" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2948" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1026_fu_23573_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1026" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2916" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_23_fu_23578_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs191_fu_21836_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs192_fu_21842_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1028_fu_23586_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1028" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2949" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1029_fu_23590_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1029" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2917" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_24_fu_23595_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs193_fu_21866_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs194_fu_21872_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1031_fu_23603_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1031" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2950" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1032_fu_23607_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1032" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2918" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_25_fu_23612_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs195_fu_21896_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs196_fu_21902_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1034_fu_23620_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1034" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2951" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1035_fu_23624_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1035" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2919" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_26_fu_23629_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs197_fu_21926_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs198_fu_21932_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1037_fu_23637_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1037" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2952" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1038_fu_23641_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1038" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2920" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_27_fu_23646_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs199_fu_21956_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs200_fu_21962_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1040_fu_23654_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1040" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2953" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1041_fu_23658_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1041" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2921" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_28_fu_23663_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs201_fu_21986_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs202_fu_21992_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1043_fu_23671_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1043" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2954" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1044_fu_23675_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1044" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2922" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_29_fu_23680_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs203_fu_22016_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs204_fu_22022_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1046_fu_23688_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1046" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2955" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1047_fu_23692_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1047" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2923" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_30_fu_23697_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs205_fu_22046_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs206_fu_22052_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1049_fu_23705_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1049" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2956" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1050_fu_23709_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1050" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2924" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_31_fu_23714_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs207_fu_22236_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs208_fu_22242_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1052_fu_23722_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1052" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2925" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1053_fu_23726_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1053" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2893" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_32_fu_23731_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs209_fu_22266_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs210_fu_22272_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1055_fu_23740_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1055" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2926" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1056_fu_23744_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1056" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2894" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_33_fu_23749_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs211_fu_22296_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs212_fu_22302_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1058_fu_23758_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1058" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2927" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1059_fu_23762_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1059" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2895" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_34_fu_23767_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs213_fu_22326_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs214_fu_22332_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1061_fu_23776_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1061" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2928" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1062_fu_23780_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1062" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2896" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_35_fu_23785_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs215_fu_22356_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs216_fu_22362_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1064_fu_23794_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1064" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2929" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1065_fu_23798_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1065" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2897" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_36_fu_23803_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs217_fu_22386_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs218_fu_22392_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1067_fu_23812_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1067" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2930" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1068_fu_23816_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1068" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2898" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_37_fu_23821_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs219_fu_22416_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs220_fu_22422_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1070_fu_23830_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1070" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2931" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1071_fu_23834_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1071" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2899" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_38_fu_23839_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs221_fu_22446_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs222_fu_22452_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1073_fu_23848_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1073" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2932" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1074_fu_23852_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1074" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2900" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_39_fu_23857_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs223_fu_22476_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs224_fu_22482_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1076_fu_23866_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1076" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2933" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1077_fu_23870_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1077" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2901" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_40_fu_23875_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs225_fu_22506_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs226_fu_22512_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1079_fu_23884_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1079" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2934" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1080_fu_23888_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1080" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2902" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_41_fu_23893_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs227_fu_22536_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs228_fu_22542_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1082_fu_23902_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1082" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2935" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1083_fu_23906_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1083" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2903" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_42_fu_23911_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs229_fu_22566_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs230_fu_22572_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1085_fu_23920_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1085" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2936" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1086_fu_23924_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1086" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2904" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_43_fu_23929_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs231_fu_22596_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs232_fu_22602_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1088_fu_23938_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1088" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2937" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_280" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1089_fu_23942_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1089" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2905" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_44_fu_23947_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs233_fu_22626_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs234_fu_22632_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1091_fu_23956_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1091" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2938" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1092_fu_23960_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1092" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2906" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_45_fu_23965_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs235_fu_22656_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs236_fu_22662_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1094_fu_23974_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1094" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2939" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1095_fu_23978_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1095" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2907" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_46_fu_23983_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs237_fu_22686_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs238_fu_22692_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1097_fu_23992_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1097" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2940" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1098_fu_23996_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1098" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2908" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_47_fu_24001_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs239_fu_22716_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs240_fu_22722_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1100_fu_24010_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2941" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_288" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1101_fu_24014_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2909" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_48_fu_24019_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs241_fu_22746_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs242_fu_22752_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1103_fu_24028_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2942" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1104_fu_24032_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2910" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_49_fu_24037_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs243_fu_22776_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs244_fu_22782_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1106_fu_24046_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2943" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1107_fu_24050_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2911" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_50_fu_24055_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs245_fu_22806_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs246_fu_22812_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1109_fu_24064_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2944" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1110_fu_24068_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2912" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_51_fu_24073_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs247_fu_22836_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs248_fu_22842_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1112_fu_24082_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2945" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1113_fu_24086_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2913" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_52_fu_24091_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs249_fu_22866_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs250_fu_22872_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1115_fu_24100_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2946" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1116_fu_24104_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2914" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_53_fu_24109_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs251_fu_22896_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs252_fu_22902_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1118_fu_24118_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2947" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_300" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1119_fu_24122_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2915" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_54_fu_24127_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs253_fu_22926_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs254_fu_22932_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1121_fu_24136_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2948" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1122_fu_24140_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2916" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_55_fu_24145_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs255_fu_22956_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs256_fu_22962_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1124_fu_24154_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2949" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1125_fu_24158_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2917" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_56_fu_24163_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs257_fu_22986_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs258_fu_22992_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1127_fu_24172_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2950" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1128_fu_24176_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2918" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_57_fu_24181_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs259_fu_23016_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs260_fu_23022_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs260" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1130_fu_24190_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2951" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1131_fu_24194_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2919" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_58_fu_24199_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs261_fu_23046_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs261" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs262_fu_23052_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1133_fu_24208_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2952" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1134_fu_24212_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2920" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_59_fu_24217_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs263_fu_23076_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs263" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs264_fu_23082_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1136_fu_24226_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2953" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_312" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1137_fu_24230_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2921" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_60_fu_24235_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs265_fu_23106_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs266_fu_23112_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1139_fu_24244_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2954" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_314" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1140_fu_24248_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2922" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_61_fu_24253_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs267_fu_23136_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs268_fu_23142_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1142_fu_24262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2955" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_316" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1143_fu_24266_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2923" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_62_fu_24271_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="notlhs269_fu_23166_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notlhs269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="notrhs270_fu_23172_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="empty_1145_fu_24280_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U2956" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_318" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_1146_fu_24284_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_1146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2924" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="div81_i_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="inv_63_fu_24289_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_63" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U" SOURCE="" STORAGESIZE="16 768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="1" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="fulldsp" op="fadd"/>
            <ENTRY impl="fulldsp" op="fsub"/>
            <ENTRY impl="maxdsp" op="fmul"/>
        </config_op>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="config_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">READ_ONLY, 16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem2">WRITE_ONLY, 16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=1</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">in, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , channel=0</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , channel=0</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , channel=0</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_1 offset=0x28 range=32</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_2 offset=0x2c range=32</column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, register, , name=config_r offset=0x3c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 49152, 16, stage_0_load0, activation_accelerator.cpp:621:9</column>
                    <column name="m_axi_gmem1">read, 49152, 16, stage_0_load1, activation_accelerator.cpp:625:9</column>
                    <column name="m_axi_gmem2">write, 49152, 16, stage_2_store, activation_accelerator.cpp:665:9</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">in0, activation_accelerator.cpp:622:23, read, Widen Fail, , stage_0_load0, activation_accelerator.cpp:621:9, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">in0, activation_accelerator.cpp:622:23, read, Inferred, 49152, stage_0_load0, activation_accelerator.cpp:621:9, , </column>
                    <column name="m_axi_gmem1">in1, activation_accelerator.cpp:626:23, read, Widen Fail, , stage_0_load1, activation_accelerator.cpp:625:9, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">in1, activation_accelerator.cpp:626:23, read, Inferred, 49152, stage_0_load1, activation_accelerator.cpp:625:9, , </column>
                    <column name="m_axi_gmem2">out, activation_accelerator.cpp:666:20, write, Widen Fail, , stage_2_store, activation_accelerator.cpp:665:9, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">out, activation_accelerator.cpp:666:20, write, Inferred, 49152, stage_2_store, activation_accelerator.cpp:665:9, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bf16_accl.h:27" status="valid" parentFunction="bf16_to_f32" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:47" status="valid" parentFunction="bf16_to_float" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:113" status="valid" parentFunction="bf16_fmax_u16" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:140" status="valid" parentFunction="bf16add_fast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:286" status="valid" parentFunction="f32_add" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:292" status="valid" parentFunction="f32_expf" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:325" status="valid" parentFunction="square" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="./bf16_accl.h:330" status="valid" parentFunction="square" variable="" isDirective="0" options="II = 6"/>
        <Pragma type="unroll" location="./bf16_accl.h:333" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bf16_accl.h:342" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bf16_accl.h:354" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="./bf16_accl.h:358" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./reduce_tree.h:17" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="./reduce_tree.h:18" status="valid" parentFunction="row_reduce" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./reduce_tree.h:25" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:35" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:38" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:61" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:64" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./reduce_tree.h:76" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:18" status="valid" parentFunction="round_float32_to_bf16_ieee" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:90" status="valid" parentFunction="float_sige" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:102" status="valid" parentFunction="float_sige" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:120" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:130" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:131" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:132" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:136" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:208" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:218" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:219" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:220" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:221" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:226" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:236" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:243" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:247" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:262" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:271" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:272" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:274" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean inter false"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:275" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:281" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:292" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:295" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:304" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:312" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:313" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:314" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:315" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:322" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:323" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:326" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:339" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:352" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:353" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:354" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:355" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:356" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:408" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:416" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:417" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:420" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:437" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:451" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="variable = sum_row complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:452" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="variable = max_row complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:470" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:477" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fmaxf limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:483" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:497" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:504" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:505" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:509" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:522" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:523" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:524" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:527" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:546" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:558" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:559" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:563" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:583" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:584" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:585" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:586" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:587" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:588" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:596" status="valid" parentFunction="activation_accelerator" variable="buf0" isDirective="0" options="variable=buf0 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:597" status="valid" parentFunction="activation_accelerator" variable="buf0" isDirective="0" options="variable=buf0 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:598" status="valid" parentFunction="activation_accelerator" variable="buf1" isDirective="0" options="variable=buf1 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:599" status="valid" parentFunction="activation_accelerator" variable="buf1" isDirective="0" options="variable=buf1 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:600" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:601" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 inter false"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:611" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:612" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:613" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:614" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:615" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmax limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:616" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fdiv limit=32"/>
    </PragmaReport>
</profile>

