digraph "CFG for '_Z12paralellSinePfS_' function" {
	label="CFG for '_Z12paralellSinePfS_' function";

	Node0x63eb1a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds float, float addrspace(1)* %0, i64 %12\l  %14 = load float, float addrspace(1)* %13, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %15 = fmul contract float %14, %14\l  %16 = fmul contract float %14, %15\l  %17 = fdiv contract float %16, -6.000000e+00\l  %18 = fadd contract float %14, %17\l  %19 = fmul contract float %15, %16\l  %20 = fdiv contract float %19, 1.200000e+02\l  %21 = fadd contract float %18, %20\l  %22 = fmul contract float %15, %19\l  %23 = fdiv contract float %22, -5.040000e+03\l  %24 = fadd contract float %21, %23\l  %25 = fmul contract float %15, %22\l  %26 = fdiv contract float %25, 3.628800e+05\l  %27 = fadd contract float %24, %26\l  %28 = fmul contract float %15, %25\l  %29 = fdiv contract float %28, -3.991680e+07\l  %30 = fadd contract float %27, %29\l  %31 = fmul contract float %15, %28\l  %32 = fdiv contract float %31, 0x41DCCA3300000000\l  %33 = fadd contract float %30, %32\l  %34 = getelementptr inbounds float, float addrspace(1)* %1, i64 %12\l  store float %33, float addrspace(1)* %34, align 4, !tbaa !7\l  ret void\l}"];
}
