
---------- Begin Simulation Statistics ----------
final_tick                                 3876849000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   340395                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.67                       # Real time elapsed on the host
host_tick_rate                               57290180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753717                       # Number of instructions simulated
sim_ops                                      23034666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003877                       # Number of seconds simulated
sim_ticks                                  3876849000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12222459                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9784416                       # number of cc regfile writes
system.cpu.committedInsts                    11753717                       # Number of Instructions Simulated
system.cpu.committedOps                      23034666                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.659681                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.659681                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463786                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332253                       # number of floating regfile writes
system.cpu.idleCycles                          149446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122436                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435597                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.278700                       # Inst execution rate
system.cpu.iew.exec_refs                      4907389                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534771                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  552236                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4698870                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13271                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717806                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27291194                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4372618                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            282456                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25422053                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2742                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                116861                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117166                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                122408                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            342                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41795                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80641                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33884247                       # num instructions consuming a value
system.cpu.iew.wb_count                      25255566                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627682                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21268546                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.257228                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25298168                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31878374                       # number of integer regfile reads
system.cpu.int_regfile_writes                19230008                       # number of integer regfile writes
system.cpu.ipc                               1.515885                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.515885                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166259      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17459813     67.93%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18970      0.07%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630591      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198431      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324158      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55485      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49213      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554865      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370668      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866711      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178936      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25704509                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664825                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188939                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510567                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5042738                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      294071                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011440                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  126006     42.85%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    363      0.12%     42.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     76      0.03%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   108      0.04%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                81      0.03%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24666      8.39%     51.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1397      0.48%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137766     46.85%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3608      1.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21167496                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50131383                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20744999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26505275                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27288932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25704509                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2262                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4256522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12980                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2063                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6396474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7604253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.380281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.425395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1641776     21.59%     21.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              413285      5.43%     27.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              537420      7.07%     34.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1222939     16.08%     50.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1274980     16.77%     66.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              842713     11.08%     78.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              828234     10.89%     88.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              478570      6.29%     95.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              364336      4.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7604253                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.315129                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            284368                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           234381                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4698870                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717806                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9780409                       # number of misc regfile reads
system.cpu.numCycles                          7753699                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       259603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2733                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2151                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2842                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3212                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19747                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        19747                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19747                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       609792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       609792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  609792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7377                       # Request fanout histogram
system.membus.reqLayer2.occupancy            22840500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39268250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        99685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1884                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10858                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117059                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6675                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383239                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                389914                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       273792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14428864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14702656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7175                       # Total snoops (count)
system.tol2bus.snoopTraffic                    137792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134748     98.01%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2737      1.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          229219500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191875999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3594000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               122521                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122933                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 412                       # number of overall hits
system.l2.overall_hits::.cpu.data              122521                       # number of overall hits
system.l2.overall_hits::total                  122933                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5396                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1983                       # number of overall misses
system.l2.overall_misses::.cpu.data              5396                       # number of overall misses
system.l2.overall_misses::total                  7379                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    160212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    432972000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        593184500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    160212500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    432972000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       593184500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.827975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056626                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.827975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056626                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80792.990419                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80239.436620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80388.196233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80792.990419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80239.436620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80388.196233                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2151                       # number of writebacks
system.l2.writebacks::total                      2151                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    140392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    378962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    519355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    140392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    378962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    519355000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.827975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.827975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056618                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70798.033283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70243.280816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70392.382760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70798.033283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70243.280816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70392.382760                       # average overall mshr miss latency
system.l2.replacements                           7173                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97534                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97534                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97534                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97534                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1880                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1880                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7646                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3212                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    249459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     249459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.295819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77664.694894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77664.694894                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    217339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    217339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.295819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67664.694894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67664.694894                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    160212500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160212500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.827975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.827975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80792.990419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80792.990419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    140392500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140392500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.827975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.827975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70798.033283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70798.033283                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        114875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            114875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    183513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    183513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84026.098901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84026.098901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    161623500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    161623500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74037.333944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74037.333944                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1967.761946                       # Cycle average of tags in use
system.l2.tags.total_refs                      259042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9221                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.092615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     276.810802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       185.210220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1505.740925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.135162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.090435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.735225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.960821                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1812                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    528413                       # Number of tag accesses
system.l2.tags.data_accesses                   528413                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004541700750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          123                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          123                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2151                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7377                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2151                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2151                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.227642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.861985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    281.367760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           120     97.56%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.81%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.81%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.105691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.054540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.353883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               67     54.47%     54.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      4.07%     58.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     24.39%     82.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15     12.20%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      3.25%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           123                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  472128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               137664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    121.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3876760000                       # Total gap between requests
system.mem_ctrls.avgGap                     406880.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       339712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       134656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32719355.332126684487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 87625801.262829691172                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 34733362.068009354174                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1982                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5395                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2151                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58803500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    157971750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  82537944500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29668.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29281.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  38371894.24                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       345280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        472128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       137664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       137664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1982                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2151                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2151                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32719355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     89062019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        121781375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32719355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32719355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     35509250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        35509250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     35509250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32719355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     89062019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       157290624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7290                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2104                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          152                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                80087750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          216775250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10985.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29735.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5195                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1695                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   239.723584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.708946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   267.657459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1144     45.96%     45.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          550     22.10%     68.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          241      9.68%     77.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          181      7.27%     85.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          103      4.14%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      2.53%     91.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           41      1.65%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      1.08%     94.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          139      5.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                466560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             134656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              120.345157                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               34.733362                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7832580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4132755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21355740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4238640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    827119020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    792189120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1962343935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   506.169813                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2050877500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    129220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1696751500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10045980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5313000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       30694860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6744240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    888680730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    740347680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1987302570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.607680                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1915701000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    129220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1831928000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117166                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1134228                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  792642                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1399                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4246719                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1312099                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28310373                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4080                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 508714                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 265071                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 357922                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27304                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37108982                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69018734                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36648044                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6945989                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398282                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6710694                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2817477                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751649                       # number of overall hits
system.cpu.icache.overall_hits::total          751649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3417                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3417                       # number of overall misses
system.cpu.icache.overall_misses::total          3417                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    225081500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    225081500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    225081500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    225081500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       755066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       755066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       755066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       755066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004525                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004525                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004525                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004525                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65871.085748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65871.085748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65871.085748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65871.085748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1884                       # number of writebacks
system.cpu.icache.writebacks::total              1884                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1020                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1020                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1020                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1020                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2397                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    168199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    168199000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168199000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003175                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003175                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70170.629954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70170.629954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70170.629954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70170.629954                       # average overall mshr miss latency
system.cpu.icache.replacements                   1884                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3417                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    225081500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    225081500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       755066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       755066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65871.085748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65871.085748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1020                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    168199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70170.629954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70170.629954                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.897510                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              754045                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            314.709933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.897510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6042924                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6042924                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       81104                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  613849                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  577                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 342                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 263233                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  250                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    665                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464837                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535459                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           356                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           342                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      755839                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           932                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   799211                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2049450                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4024773                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                613653                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117166                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2390782                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2808                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28897746                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11628                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31928563                       # The number of ROB reads
system.cpu.rob.writes                        55072415                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3742015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3742015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3744090                       # number of overall hits
system.cpu.dcache.overall_hits::total         3744090                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1093501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1093501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1094162                       # number of overall misses
system.cpu.dcache.overall_misses::total       1094162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10635506996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10635506996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10635506996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10635506996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4835516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4835516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4838252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4838252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.226139                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226139                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.226148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9726.106328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9726.106328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9720.230639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9720.230639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               901                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.917869                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97534                       # number of writebacks
system.cpu.dcache.writebacks::total             97534                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       965995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       965995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       965995                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       965995                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127917                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1905258997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1905258997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1915007997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1915007997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026369                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026439                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14942.504643                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14942.504643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14970.707545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14970.707545                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127405                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3297636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3297636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1082639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1082639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10277244000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10277244000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4380275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4380275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.247162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.247162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9492.770905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9492.770905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       965991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       965991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1558003500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1558003500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13356.452747                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13356.452747                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    358262996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    358262996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32983.151906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32983.151906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    347255497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    347255497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31981.534076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31981.534076                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2075                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2075                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          661                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          661                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2736                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2736                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.241594                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.241594                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          411                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          411                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9749000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9749000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150219                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150219                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23720.194647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23720.194647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.758973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3872007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127917                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.269683                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.758973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38833933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38833933                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3876849000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3093981                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2930487                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117440                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2548567                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2544389                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.836065                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37240                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11796                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8753                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3043                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          470                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4203978                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115417                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7012130                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.284974                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.542812                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2779290     39.64%     39.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          820864     11.71%     51.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          407301      5.81%     57.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          249102      3.55%     60.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          255350      3.64%     64.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55610      0.79%     65.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           62480      0.89%     66.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79500      1.13%     67.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2302633     32.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7012130                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753717                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034666                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539594                       # Number of memory references committed
system.cpu.commit.loads                       4085021                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257224                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467769                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318507     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245119      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286822      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034666                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2302633                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753717                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034666                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             854856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15972631                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3093981                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2590382                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6623870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  730                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4865                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    755068                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21064                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7604253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.004860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.423143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2078406     27.33%     27.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67552      0.89%     28.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1841402     24.22%     52.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   130127      1.71%     54.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   164061      2.16%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114993      1.51%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183612      2.41%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212450      2.79%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2811650     36.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7604253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.399033                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.060001                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
