

================================================================
== Vitis HLS Report for 'dense_and_write_Pipeline_VITIS_LOOP_88_5'
================================================================
* Date:           Sat Feb 14 12:50:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_5  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [cnn.cpp:88]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_6"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_918_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_918_reload"   --->   Operation 8 'read' 'add_918_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_817_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_817_reload"   --->   Operation 9 'read' 'add_817_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_716_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_716_reload"   --->   Operation 10 'read' 'add_716_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_615_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_615_reload"   --->   Operation 11 'read' 'add_615_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_514_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_514_reload"   --->   Operation 12 'read' 'add_514_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_413_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_413_reload"   --->   Operation 13 'read' 'add_413_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_312_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_312_reload"   --->   Operation 14 'read' 'add_312_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_211_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_211_reload"   --->   Operation 15 'read' 'add_211_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_110_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_110_reload"   --->   Operation 16 'read' 'add_110_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add9_reload"   --->   Operation 17 'read' 'add9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln88 = store i4 0, i4 %c" [cnn.cpp:88]   --->   Operation 18 'store' 'store_ln88' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc40" [cnn.cpp:88]   --->   Operation 19 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c_1 = load i4 %c" [cnn.cpp:88]   --->   Operation 20 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln88 = icmp_eq  i4 %c_1, i4 10" [cnn.cpp:88]   --->   Operation 21 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln88 = add i4 %c_1, i4 1" [cnn.cpp:88]   --->   Operation 22 'add' 'add_ln88' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc40.split, void %for.end42.exitStub" [cnn.cpp:88]   --->   Operation 23 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%converter = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10float.float.i4, i4 0, i32 %add9_reload_read, i4 1, i32 %add_110_reload_read, i4 2, i32 %add_211_reload_read, i4 3, i32 %add_312_reload_read, i4 4, i32 %add_413_reload_read, i4 5, i32 %add_514_reload_read, i4 6, i32 %add_615_reload_read, i4 7, i32 %add_716_reload_read, i4 8, i32 %add_817_reload_read, i4 9, i32 %add_918_reload_read, i32 <undef>, i4 %c_1" [cnn.cpp:92]   --->   Operation 24 'sparsemux' 'converter' <Predicate = (!icmp_ln88)> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%out_val_last = icmp_eq  i4 %c_1, i4 9" [cnn.cpp:96]   --->   Operation 25 'icmp' 'out_val_last' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln88 = store i4 %add_ln88, i4 %c" [cnn.cpp:88]   --->   Operation 26 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.49>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:89]   --->   Operation 27 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [cnn.cpp:88]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [cnn.cpp:88]   --->   Operation 29 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_val_data = bitcast i32 %converter" [cnn.cpp:93]   --->   Operation 30 'bitcast' 'out_val_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i32 %out_val_data, i4 1, i4 1, i1 0, i1 %out_val_last, i1 0, i1 0" [cnn.cpp:97]   --->   Operation 31 'write' 'write_ln97' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc40" [cnn.cpp:88]   --->   Operation 32 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.651ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', cnn.cpp:88) of constant 0 on local variable 'c', cnn.cpp:88 [31]  (0.427 ns)
	'load' operation 4 bit ('c', cnn.cpp:88) on local variable 'c', cnn.cpp:88 [34]  (0.000 ns)
	'add' operation 4 bit ('add_ln88', cnn.cpp:88) [36]  (0.797 ns)
	'store' operation 0 bit ('store_ln88', cnn.cpp:88) of variable 'add_ln88', cnn.cpp:88 on local variable 'c', cnn.cpp:88 [46]  (0.427 ns)

 <State 2>: 0.497ns
The critical path consists of the following:
	axis write operation ('write_ln97', cnn.cpp:97) on port 'out_stream_V_data_V' (cnn.cpp:97) [45]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
