

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 13:14:05 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       prime
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!or_cond)
	5  / (or_cond)
2 --> 
	5  / (tmp_2)
	3  / (!tmp_2)
3 --> 
	4  / true
4 --> 
	3  / (!tmp_4 & !tmp_6)
	2  / (tmp_4) | (tmp_6)
5 --> 
* FSM state operations: 

 <State 1>: 4.89ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !12

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

ST_1: input_000_read [1/1] 1.00ns
:4  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

ST_1: stg_11 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_12 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_13 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: tmp [1/1] 2.52ns
:8  %tmp = icmp slt i32 %input_000_read, 1

ST_1: tmp_1 [1/1] 2.52ns
:9  %tmp_1 = icmp sgt i32 %input_000_read, 105097565

ST_1: or_cond [1/1] 1.37ns
:10  %or_cond = or i1 %tmp, %tmp_1

ST_1: stg_17 [1/1] 0.00ns
:11  br i1 %or_cond, label %1, label %2

ST_1: i [1/1] 0.00ns
:0  %i = alloca i32

ST_1: stg_19 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 2) nounwind

ST_1: stg_20 [1/1] 1.57ns
:2  store i32 2, i32* %i

ST_1: stg_21 [1/1] 1.57ns
:3  br label %3

ST_1: stg_22 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

ST_1: stg_23 [1/1] 1.57ns
:1  br label %.loopexit3


 <State 2>: 4.09ns
ST_2: ctr [1/1] 0.00ns
:0  %ctr = phi i32 [ 3, %2 ], [ %ctr_1, %.loopexit._crit_edge ]

ST_2: i_load [1/1] 0.00ns
:1  %i_load = load i32* %i

ST_2: tmp_2 [1/1] 2.52ns
:2  %tmp_2 = icmp sgt i32 %i_load, %input_000_read

ST_2: stg_27 [1/1] 1.57ns
:3  br i1 %tmp_2, label %.loopexit3, label %.preheader.preheader

ST_2: tmp_3 [1/1] 2.44ns
.preheader.preheader:0  %tmp_3 = add nsw i32 %ctr, -1

ST_2: stg_29 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 3>: 5.41ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i32 [ %j_1, %5 ], [ 2, %.preheader.preheader ]

ST_3: tmp_4 [1/1] 2.52ns
.preheader:1  %tmp_4 = icmp sgt i32 %j, %tmp_3

ST_3: stg_32 [1/1] 0.00ns
.preheader:2  br i1 %tmp_4, label %.loopexit, label %4

ST_3: tmp_5 [36/36] 5.41ns
:0  %tmp_5 = srem i32 %ctr, %j


 <State 4>: 7.93ns
ST_4: tmp_5 [1/36] 5.41ns
:0  %tmp_5 = srem i32 %ctr, %j

ST_4: tmp_6 [1/1] 2.52ns
:1  %tmp_6 = icmp eq i32 %tmp_5, 0

ST_4: stg_36 [1/1] 0.00ns
:2  br i1 %tmp_6, label %.loopexit, label %5

ST_4: j_1 [1/1] 2.44ns
:0  %j_1 = add nsw i32 %j, 1

ST_4: stg_38 [1/1] 0.00ns
:1  br label %.preheader

ST_4: tmp_7 [1/1] 2.52ns
.loopexit:0  %tmp_7 = icmp eq i32 %ctr, %j

ST_4: stg_40 [1/1] 0.00ns
.loopexit:1  br i1 %tmp_7, label %6, label %.loopexit._crit_edge

ST_4: stg_41 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %ctr) nounwind

ST_4: i_1 [1/1] 2.44ns
:1  %i_1 = add nsw i32 %i_load, 1

ST_4: stg_43 [1/1] 1.57ns
:2  store i32 %i_1, i32* %i

ST_4: stg_44 [1/1] 0.00ns
:3  br label %.loopexit._crit_edge

ST_4: ctr_1 [1/1] 2.44ns
.loopexit._crit_edge:0  %ctr_1 = add nsw i32 %ctr, 1

ST_4: stg_46 [1/1] 0.00ns
.loopexit._crit_edge:1  br label %3


 <State 5>: 1.37ns
ST_5: p_0 [1/1] 0.00ns
.loopexit3:0  %p_0 = phi i1 [ true, %1 ], [ false, %3 ]

ST_5: p_0_cast [1/1] 1.37ns
.loopexit3:1  %p_0_cast = select i1 %p_0, i32 -1, i32 0

ST_5: stg_49 [1/1] 0.00ns
.loopexit3:2  ret i32 %p_0_cast



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
