Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system.qsys --block-symbol-file --output-directory=/homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GameBoy_RTL_Qsys_submit/soc_system.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding GameBoy [GameBoy 1.0]
Progress: Parameterizing module GameBoy
Progress: Adding GameBoy_Cartridge [GameBoy_Cartridge 1.0]
Progress: Parameterizing module GameBoy_Cartridge
Progress: Adding GameBoy_Joypad [GameBoy_Joypad 1.0]
Progress: Parameterizing module GameBoy_Joypad
Progress: Adding GameBoy_Reset [altera_reset_bridge 21.1]
Progress: Parameterizing module GameBoy_Reset
Progress: Adding GameBoy_VGA [GameBoy_VGA 1.0]
Progress: Parameterizing module GameBoy_VGA
Progress: Adding Main_PLL [altera_pll 21.1]
Progress: Parameterizing module Main_PLL
Progress: Adding SOC_System_RST_Bridge [altera_reset_bridge 21.1]
Progress: Parameterizing module SOC_System_RST_Bridge
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.GameBoy_Cartridge.reset_gameboy: Associated reset sinks not declared
Info: soc_system.Main_PLL: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Warning: soc_system.Main_PLL: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.GameBoy: GameBoy.GameBoy_Audio must be exported, or connected to a matching conduit.
Warning: soc_system.: You have exported the interface GameBoy.reset but not its associated clock interface.  Export the driver of GameBoy.clock
Warning: soc_system.: You have exported the interface SOC_System_RST_Bridge.in_reset but not its associated clock interface.  Export the driver of SOC_System_RST_Bridge.clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system.qsys --synthesis=VERILOG --output-directory=/homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GameBoy_RTL_Qsys_submit/soc_system.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding GameBoy [GameBoy 1.0]
Progress: Parameterizing module GameBoy
Progress: Adding GameBoy_Cartridge [GameBoy_Cartridge 1.0]
Progress: Parameterizing module GameBoy_Cartridge
Progress: Adding GameBoy_Joypad [GameBoy_Joypad 1.0]
Progress: Parameterizing module GameBoy_Joypad
Progress: Adding GameBoy_Reset [altera_reset_bridge 21.1]
Progress: Parameterizing module GameBoy_Reset
Progress: Adding GameBoy_VGA [GameBoy_VGA 1.0]
Progress: Parameterizing module GameBoy_VGA
Progress: Adding Main_PLL [altera_pll 21.1]
Progress: Parameterizing module Main_PLL
Progress: Adding SOC_System_RST_Bridge [altera_reset_bridge 21.1]
Progress: Parameterizing module SOC_System_RST_Bridge
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.GameBoy_Cartridge.reset_gameboy: Associated reset sinks not declared
Info: soc_system.Main_PLL: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Warning: soc_system.Main_PLL: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.GameBoy: GameBoy.GameBoy_Audio must be exported, or connected to a matching conduit.
Warning: soc_system.: You have exported the interface GameBoy.reset but not its associated clock interface.  Export the driver of GameBoy.clock
Warning: soc_system.: You have exported the interface SOC_System_RST_Bridge.in_reset but not its associated clock interface.  Export the driver of SOC_System_RST_Bridge.clk
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master GameBoy_Cartridge.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 26 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master GameBoy_Cartridge.avalon_master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master GameBoy_Cartridge.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "soc_system" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: GameBoy: "soc_system" instantiated GameBoy "GameBoy"
Info: GameBoy_Cartridge: "soc_system" instantiated GameBoy_Cartridge "GameBoy_Cartridge"
Info: GameBoy_Joypad: "soc_system" instantiated GameBoy_Joypad "GameBoy_Joypad"
Info: GameBoy_VGA: "soc_system" instantiated GameBoy_VGA "GameBoy_VGA"
Info: Main_PLL: "soc_system" instantiated altera_pll "Main_PLL"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt9911_2951179518738807109.dir/0098_onchip_memory2_0_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9911_2951179518738807109.dir/0098_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: GameBoy_Cartridge_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "GameBoy_Cartridge_avalon_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: AV_Config_avalon_av_config_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "AV_Config_avalon_av_config_slave_agent"
Info: AV_Config_avalon_av_config_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "AV_Config_avalon_av_config_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: AV_Config_avalon_av_config_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "AV_Config_avalon_av_config_slave_burst_adapter"
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: AV_Config_avalon_av_config_slave_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "AV_Config_avalon_av_config_slave_rsp_width_adapter"
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 37 modules, 114 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
