// Seed: 1148984749
module module_0 ();
  wire id_2, id_3;
  id_4(
      .id_0(1 - id_2), .id_1(id_1), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(1), .id_7(1)
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
  logic [7:0] id_2;
  assign id_1 = 'b0;
  wire id_3;
  assign id_2[1] = 1;
  wire id_4;
endmodule
