From 84f2a8b962a2f6609ff68e1f17961f3bf959d001 Mon Sep 17 00:00:00 2001
From: Ashutosh singh <ashutosh.s@phytec.in>
Date: Fri, 20 Dec 2013 15:02:27 +0530
Subject: [PATCH 22/24] phyBOARD-RANA-AM335x: Added ALL-GPIO Support

Signed-off-by: Ashutosh singh <ashutosh.s@phytec.in>
---
 .../mach-omap2/include/mach/board-rana-am335x.h    |  107 +++++++++++++++++++-
 1 file changed, 106 insertions(+), 1 deletion(-)

diff --git a/arch/arm/mach-omap2/include/mach/board-rana-am335x.h b/arch/arm/mach-omap2/include/mach/board-rana-am335x.h
index 99d38b2..c8d0004 100644
--- a/arch/arm/mach-omap2/include/mach/board-rana-am335x.h
+++ b/arch/arm/mach-omap2/include/mach/board-rana-am335x.h
@@ -38,7 +38,7 @@
 #define GPIO_TO_PIN(bank, gpio) (32 * (bank) + (gpio))
 
 #define DEVICE_LEN 80
-#define DEVICE 9
+#define DEVICE 10
 
 static char rana_board_devices_str[DEVICE_LEN] __initdata = "none";
 static int i;
@@ -243,6 +243,101 @@ static struct pinmux_config gpio_pin_mux[] = {
 	{NULL, 0},
 };
 
+/* Pin-Mux for GPIO's */
+static struct pinmux_config all_gpio_pin_mux[] = {
+	{"gpmc_ad14.gpio1_14", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad15.gpio1_15", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad13.gpio1_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad11.gpio0_27", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad12.gpio1_12", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad8.gpio0_22", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad9.gpio0_23", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"gpmc_ad10.gpio0_26", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data9.gpio2_15", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data10.gpio2_16", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data6.gpio2_12", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data7.gpio2_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data14.gpio0_10", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data15.gpio0_11", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_ac_bias_en.gpio2_25", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data8.gpio2_14", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_hsync.gpio2_23", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data12.gpio0_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data11.gpio2_17", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data13.gpio0_9", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_vsync.gpio2_22", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data1.gpio2_7", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data0.gpio2_6", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data5.gpio2_11", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_pclk.gpio2_24", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data4.gpio2_10", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data2.gpio2_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"lcd_data3.gpio2_9", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"ecap0_in_pwm0_out.gpio0_7", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"mii1_rxclk.gpio3_10", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"mii1_txclk.gpio3_9", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"uart0_ctsn.gpio1_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"uart0_rtsn.gpio1_9", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"mii1_txd3.gpio0_16", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"mii1_txd2.gpio0_17", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"spi0_d1.gpio0_4", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"spi0_d0.gpio0_3", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"spi0_cs0.gpio0_5", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"spi0_sclk.gpio0_2", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"uart1_rxd.gpio0_14", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"uart1_rtsn.gpio0_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"uart1_txd.gpio0_15", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"uart1_ctsn.gpio0_12", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"mii1_rxd3.gpio2_18", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{"mii1_rxd2.gpio2_19", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT |
+							AM33XX_PIN_OUTPUT},
+	{NULL, 0},
+};
+
 /* MMC0 Platform Data*/
 static struct omap2_hsmmc_info am335x_mmc[] __initdata = {
 	{
@@ -511,6 +606,15 @@ static void rana_am335x_gpio_init(void)
 	return;
 }
 
+/* ALL-GPIO initialization */
+static void rana_am335x_all_gpio_init(void)
+{
+	setup_pin_mux(gpio_pin_mux);
+	setup_pin_mux(all_gpio_pin_mux);
+	printk(KERN_INFO"Phytec AM335X : ALL-GPIO Init\n");
+	return;
+}
+
 struct devices {
 	char *device_name;
 	void (*device_init) (void);
@@ -526,6 +630,7 @@ struct devices rana_am335x_device[] = {
 	{"UART4", rana_am335x_uart4_init},
 	{"CAN0", rana_am335x_can0_init},
 	{"GPIO", rana_am335x_gpio_init},
+	{"ALLGPIO", rana_am335x_all_gpio_init},
 	{"NULL", NULL },
 };
 
-- 
1.7.9.5

