lay_class: bag.layout.util.IPMarginTemplate
impl_lib: AAA_LVLSHIFT
impl_cell: skywater_lvlshift
root_dir: gen_outputs/ip_blocks/skywater_lvlshift
model_supply_wrap_mode: TOP
model_type: VERILOG
layout_type: GDS
name_prefix: 'skywater_lvlshift_'
name_suffix: ''
exact_cell_names: [skywater_lvlshift]

lef_config:
  detail_layers: [3, 4, 5]

params:
  cls_name: bag3_digital.layout.stdcells.util.STDCellWrapper
  params:
    draw_taps: True
    pwr_gnd_list: [[VDD_in, VSS], [VDD, VSS]]
    cls_name: bag3_digital.layout.stdcells.levelshifter.LevelShifter
    params:
      lv_params:
        seg_dict:
          pd: 8
          pu: 2
          rst: 2
        buf_seg_list: [4]
        has_rst: False
        dual_output: False
      in_buf_params:
        segp_list: [4, 4]
        segn_list: [2, 2]
        w_p: 110
        w_n: 84

      pinfo:
        lch: 30
        top_layer: 4
        row_specs:
          - mos_type: nch
            width: 84
            threshold: standard
            bot_wires:
              data: ['sup', 'sig<0:1>']
              shared: ['sup']
            top_wires: ['sig<0:1>']
            flip: True
          - mos_type: pch
            width: 110
            threshold: standard
            bot_wires: ['sig<0:1>']
            top_wires:
              data: ['sig<0:1>', 'sup']
              shared: ['sup']
        tr_widths:
          sup: {2: 2}
          sig: {2: 1}
        tr_spaces: {}

model_params:
  XBUF:
    XINV0: {view_name: ''}
    XINV1: {view_name: ''}
  XLEV:
    XBUFN:
      XINV: {view_name: ''}
    XCORE: {view_name: ''}
