info x 72 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 dc_7_16
term mark 37 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;

var add 1 0 0 34 28 0 257 100 0 0 0 0 0 50 50 0 X1Instd_logicRISING_EDGENone
var add 2 0 0 34 29 0 257 100 0 0 0 0 0 50 50 0 X2Instd_logicRISING_EDGENone
var add 3 0 0 34 30 0 257 100 0 0 0 0 0 50 50 0 X4Instd_logicRISING_EDGENone
var add 4 0 0 34 31 0 257 100 0 0 0 0 0 50 50 0 X8Instd_logicRISING_EDGENone
var add 5 0 0 34 32 0 257 100 0 0 0 0 0 50 50 0 AOutstd_logicRISING_EDGENone
var add 6 0 0 34 33 0 257 100 0 0 0 0 0 50 50 0 BOutstd_logicRISING_EDGENone
var add 7 0 0 34 34 0 257 100 0 0 0 0 0 50 50 0 COutstd_logicRISING_EDGENone
var add 8 0 0 34 35 0 257 100 0 0 0 0 0 50 50 0 DOutstd_logicRISING_EDGENone
var add 9 0 0 34 36 0 257 100 0 0 0 0 0 50 50 0 EOutstd_logicRISING_EDGENone
var add 10 0 0 34 37 0 257 100 0 0 0 0 0 50 50 0 FOutstd_logicRISING_EDGENone
var add 11 0 0 34 38 0 257 100 0 0 0 0 0 50 50 0 GOutstd_logicRISING_EDGENone
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 0 1 0 0 0 0 0 0 0 0 ns
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 729076786 31065309 0 0 0 0 0 0 0 0 0 0 0 0 0 dc_7_16.vhf
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 2 -50 112 13 0 -71 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = dc_7_16.vhf
Tue Oct 10 10:50:08 2023
com add 1 8 -157 9 19 0 -37 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 16 -306 -140 26 -9 -46 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 14 -274 -108 31 -9 -46 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 14 -274 -108 33 -13 -50 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 3 44 210 48 -15 -52 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
