\section{Shared Instruction Cache Design}

Describe the instruction cache design(s) we propose testing.

