## Unit 1
- Basic gates
- Boolean laws
- Simplify expression using boolean laws and draw circuit
- Simplify circuit into expressions using boolean laws
- Normal forms
- - SOP
  - - Convert expression to SSOP and minterm canonical formula
  - POS 
  - - Convert expression to SPOS and maxterm canonical formula
  - Draw K map and write SOP and POS with circuit and truth table
- Quine McClusty method
- - for SOP
  - for POS
 

## Unit 3
- PLD defination and notation
- PROM
- PLA
- PAL

## Unit 4
- Sequential circuits
- - Synchronous
  - Asynchronous
- Bistable element
- Latches
- - SR latch
  - - Diagram
    - Forbidden state
    - Truth table
    - Excitation table
    - Characteristic equation
- - Gated SR latch
- - Gated D latch
  - - Diagram
    - Truth table
    - Excitation table
    - Characteristic equation
- Flip-Flops
- - SR flip flop
  - - Timing diagram
  - Edge-trigged D flip-flop
  - - Positive
    - Negative
    - Metastability
    - Timimg diagram
  - - JK flip-flop
    - Clocked FF
    - Master Slave FF
    - Timing diagrams
## Unit 5
- Counters
- - Sync vs Async
  - Ripple counters
  - Bit counter
  - - Excitation table
    - State diagram
    - Transition table
    - State equation
    - Diagram
    - Self correcting
- Machines
- - Mealy machine
  - Moore machine
