<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: light)">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 6.2.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/favicon-128x128.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16.ico">
  <link rel="mask-icon" href="/images/favicon.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.1.1/css/all.min.css" integrity="sha256-DfWjNxDkM94fVBWx1H5BMMp0Zq7luBlV8QRcSES7s+0=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"gsxgoldenlegendary.github.io","root":"/","images":"/images","scheme":"Muse","darkmode":true,"version":"8.11.1","exturl":false,"sidebar":{"position":"left","display":"always","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"utterances","storage":true,"lazyload":false,"nav":null,"activeClass":"utterances"},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"},"path":"/search.json","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="USTC Verilog OJ链接 输出1 12345module top_module(      output one  );  assign one &#x3D; 1;endmodule 输出0 12345module top_module(  output out);  assign out&#x3D;1&amp;#x27;b0;endmodule">
<meta property="og:type" content="article">
<meta property="og:title" content="USTC Verilog OJ Solutions">
<meta property="og:url" content="http://gsxgoldenlegendary.github.io/2021/10/20/USTC-Verilog-OJ-Solutions/index.html">
<meta property="og:site_name" content="SONGXIAO&#39;S TOPBLOG">
<meta property="og:description" content="USTC Verilog OJ链接 输出1 12345module top_module(      output one  );  assign one &#x3D; 1;endmodule 输出0 12345module top_module(  output out);  assign out&#x3D;1&amp;#x27;b0;endmodule">
<meta property="og:locale" content="en_US">
<meta property="article:published_time" content="2021-10-19T19:30:00.000Z">
<meta property="article:modified_time" content="2021-12-21T11:17:14.000Z">
<meta property="article:author" content="GUO Songxiao">
<meta property="article:tag" content="Digital Circuit">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://gsxgoldenlegendary.github.io/2021/10/20/USTC-Verilog-OJ-Solutions/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"en","comments":true,"permalink":"http://gsxgoldenlegendary.github.io/2021/10/20/USTC-Verilog-OJ-Solutions/","path":"2021/10/20/USTC-Verilog-OJ-Solutions/","title":"USTC Verilog OJ Solutions"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>USTC Verilog OJ Solutions | SONGXIAO'S TOPBLOG</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">SONGXIAO'S TOPBLOG</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">VENI VIDI VICI</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a></li><li class="menu-item menu-item-friends"><a href="/links/" rel="section"><i class="fa fa-link fa-fw"></i>friends</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>Search
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="Searching..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BE%93%E5%87%BA1"><span class="nav-number">1.</span> <span class="nav-text">输出1</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BE%93%E5%87%BA0"><span class="nav-number">2.</span> <span class="nav-text">输出0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#wire"><span class="nav-number">3.</span> <span class="nav-text">wire</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%9A%E4%B8%AA%E7%AB%AF%E5%8F%A3%E7%9A%84%E6%A8%A1%E5%9D%97"><span class="nav-number">4.</span> <span class="nav-text">多个端口的模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%9D%9E%E9%97%A8"><span class="nav-number">5.</span> <span class="nav-text">非门</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%8E%E9%97%A8"><span class="nav-number">6.</span> <span class="nav-text">与门</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%88%96%E9%9D%9E%E9%97%A8"><span class="nav-number">7.</span> <span class="nav-text">或非门</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%8C%E6%88%96%E9%97%A8"><span class="nav-number">8.</span> <span class="nav-text">同或门</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BA%BF%E7%BD%91%E5%9E%8B%E4%B8%AD%E9%97%B4%E5%8F%98%E9%87%8F"><span class="nav-number">9.</span> <span class="nav-text">线网型中间变量</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%91%E9%87%8F"><span class="nav-number">10.</span> <span class="nav-text">向量</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%91%E9%87%8F_%E7%BB%AD1"><span class="nav-number">11.</span> <span class="nav-text">向量_续1</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%91%E9%87%8F_%E7%BB%AD2"><span class="nav-number">12.</span> <span class="nav-text">向量_续2</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BD%8D%E6%93%8D%E4%BD%9C"><span class="nav-number">13.</span> <span class="nav-text">位操作</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BD%8D%E6%93%8D%E4%BD%9C-1"><span class="nav-number">14.</span> <span class="nav-text">位操作</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%91%E9%87%8F%E6%8B%BC%E6%8E%A5"><span class="nav-number">15.</span> <span class="nav-text">向量拼接</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%91%E9%87%8F%E7%BF%BB%E8%BD%AC"><span class="nav-number">16.</span> <span class="nav-text">向量翻转</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%8D%E5%88%B6%E7%AE%97%E5%AD%90"><span class="nav-number">17.</span> <span class="nav-text">复制算子</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%8D%E5%88%B6%E7%AE%97%E5%AD%90_2"><span class="nav-number">18.</span> <span class="nav-text">复制算子_2</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E4%BE%8B%E5%8C%96"><span class="nav-number">19.</span> <span class="nav-text">模块例化</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E4%BA%8E%E7%AB%AF%E5%8F%A3%E4%BD%8D%E7%BD%AE%E7%9A%84%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="nav-number">20.</span> <span class="nav-text">基于端口位置的实例化</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E4%BA%8E%E7%AB%AF%E5%8F%A3%E5%90%8D%E7%A7%B0%E7%9A%84%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="nav-number">21.</span> <span class="nav-text">基于端口名称的实例化</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%9A%E4%B8%AA%E6%A8%A1%E5%9D%97%E7%9A%84%E4%BE%8B%E5%8C%96"><span class="nav-number">22.</span> <span class="nav-text">多个模块的例化</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E4%B8%8E%E5%90%91%E9%87%8F%E4%BF%A1%E5%8F%B7"><span class="nav-number">23.</span> <span class="nav-text">模块与向量信号</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="nav-number">24.</span> <span class="nav-text">加法器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%9A%E5%B1%82%E6%AC%A1%E4%BE%8B%E5%8C%96%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="nav-number">25.</span> <span class="nav-text">多层次例化加法器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BF%9B%E4%BD%8D%E9%80%89%E6%8B%A9%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="nav-number">26.</span> <span class="nav-text">进位选择加法器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8A%A0%E6%B3%95%E5%87%8F%E6%B3%95%E5%99%A8"><span class="nav-number">27.</span> <span class="nav-text">加法减法器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#always%E8%BF%87%E7%A8%8B%E5%9D%97_%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91"><span class="nav-number">28.</span> <span class="nav-text">always过程块_组合逻辑</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#always%E8%BF%87%E7%A8%8B%E5%BF%AB_%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91"><span class="nav-number">29.</span> <span class="nav-text">always过程快_时序逻辑</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#ifelse%E8%AF%AD%E5%8F%A5"><span class="nav-number">30.</span> <span class="nav-text">if…else…语句</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#if%E8%AF%AD%E5%8F%A5%E4%B8%8E%E9%94%81%E5%AD%98%E5%99%A8"><span class="nav-number">31.</span> <span class="nav-text">if语句与锁存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#case%E8%AF%AD%E5%8F%A5"><span class="nav-number">32.</span> <span class="nav-text">case语句</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BC%98%E5%85%88%E7%BC%96%E7%A0%81%E5%99%A8"><span class="nav-number">33.</span> <span class="nav-text">优先编码器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#casez%E8%AF%AD%E5%8F%A5"><span class="nav-number">34.</span> <span class="nav-text">casez语句</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%81%BF%E5%85%8D%E9%94%81%E5%AD%98%E5%99%A8"><span class="nav-number">35.</span> <span class="nav-text">避免锁存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9D%A1%E4%BB%B6%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="nav-number">36.</span> <span class="nav-text">条件运算符</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%BD%92%E7%BA%A6%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="nav-number">37.</span> <span class="nav-text">归约运算符</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#d%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="nav-number">38.</span> <span class="nav-text">D触发器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">39.</span> <span class="nav-text">寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9C%89%E5%A4%8D%E4%BD%8D%E5%8A%9F%E8%83%BD%E7%9A%84%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">40.</span> <span class="nav-text">有复位功能的寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%8B%E9%99%8D%E6%B2%BF%E8%A7%A6%E5%8F%91%E7%9A%84%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">41.</span> <span class="nav-text">下降沿触发的寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">42.</span> <span class="nav-text">异步复位的寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B8%A6%E4%BD%BF%E8%83%BD%E7%9A%84%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">43.</span> <span class="nav-text">带使能的寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%A7%A6%E5%8F%91%E5%99%A8%E9%80%BB%E8%BE%91%E9%97%A8"><span class="nav-number">44.</span> <span class="nav-text">触发器+逻辑门</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E9%80%BB%E8%BE%91%E9%97%A8"><span class="nav-number">45.</span> <span class="nav-text">寄存器+逻辑门</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%8A%E5%8D%87%E6%B2%BF%E6%A3%80%E6%B5%8B"><span class="nav-number">46.</span> <span class="nav-text">上升沿检测</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B"><span class="nav-number">47.</span> <span class="nav-text">双边沿检测</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">48.</span> <span class="nav-text">计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8D%81%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">49.</span> <span class="nav-text">十进制计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B8%A6%E4%BD%BF%E8%83%BD%E7%9A%84%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">50.</span> <span class="nav-text">带使能的计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%A7%92%E8%A1%A8"><span class="nav-number">51.</span> <span class="nav-text">秒表</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">52.</span> <span class="nav-text">移位寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9F%A5%E6%89%BE%E8%A1%A8"><span class="nav-number">53.</span> <span class="nav-text">查找表</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#rom"><span class="nav-number">54.</span> <span class="nav-text">ROM</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#ram"><span class="nav-number">55.</span> <span class="nav-text">RAM</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="nav-number">56.</span> <span class="nav-text">有限状态机</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AF%BB%E4%BB%A3%E7%A0%81%E6%89%BE%E9%94%99%E8%AF%AF"><span class="nav-number">57.</span> <span class="nav-text">读代码找错误</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BC%96%E5%86%99%E4%BB%BF%E7%9C%9F%E6%96%87%E4%BB%B6"><span class="nav-number">58.</span> <span class="nav-text">编写仿真文件</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97%E4%BB%BF%E7%9C%9F"><span class="nav-number">59.</span> <span class="nav-text">组合逻辑模块仿真</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%94%9F%E6%88%90%E6%97%B6%E9%92%9F%E4%BF%A1%E5%8F%B7"><span class="nav-number">60.</span> <span class="nav-text">生成时钟信号</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8D%95%E7%AB%AF%E5%8F%A3ram%E4%BB%BF%E7%9C%9F"><span class="nav-number">61.</span> <span class="nav-text">单端口RAM仿真</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="GUO Songxiao"
      src="/images/header.jpg">
  <p class="site-author-name" itemprop="name">GUO Songxiao</p>
  <div class="site-description" itemprop="description">I must search. Even if the endless powdering of stars in the Galaxy makes the quest seem hopeless, and even if I must do it alone.</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">107</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">5</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">25</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="/atom.xml" title="RSS → &#x2F;atom.xml"><i class="fa fa-rss fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://github.com/gsxgoldenlegendary" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;gsxgoldenlegendary" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:gsxgoldenlegendary@gmail.com" title="E-Mail → mailto:gsxgoldenlegendary@gmail.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/GSongxiao" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;GSongxiao" rel="noopener" target="_blank"><i class="fab fa-twitter fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://www.facebook.com/songxiao.guo" title="FB Page → https:&#x2F;&#x2F;www.facebook.com&#x2F;songxiao.guo" rel="noopener" target="_blank"><i class="fab fa-facebook fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/weixin_52075219" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_52075219" rel="noopener" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://www.zhihu.com/people/jin-se-chuan-shuo-58-72" title="Zhihu → https:&#x2F;&#x2F;www.zhihu.com&#x2F;people&#x2F;jin-se-chuan-shuo-58-72" rel="noopener" target="_blank"><i class="fab fa-zhihu fa-fw"></i></a>
      </span>
  </div>
  <div class="cc-license site-overview-item animated" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="https://cdnjs.cloudflare.com/ajax/libs/creativecommons-vocabulary/2020.11.3/assets/license_badges/small/by_nc_sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll site-overview-item animated">
    <div class="links-of-blogroll-title"><i class="fa fa-globe fa-fw"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://home.ustc.edu.cn/~logname" title="http:&#x2F;&#x2F;home.ustc.edu.cn&#x2F;~logname" rel="noopener" target="_blank">Homepage</a>
        </li>
    </ul>
  </div>

        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://gsxgoldenlegendary.github.io/2021/10/20/USTC-Verilog-OJ-Solutions/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/header.jpg">
      <meta itemprop="name" content="GUO Songxiao">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="SONGXIAO'S TOPBLOG">
      <meta itemprop="description" content="I must search. Even if the endless powdering of stars in the Galaxy makes the quest seem hopeless, and even if I must do it alone.">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="USTC Verilog OJ Solutions | SONGXIAO'S TOPBLOG">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          USTC Verilog OJ Solutions
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2021-10-19 19:30:00" itemprop="dateCreated datePublished" datetime="2021-10-19T19:30:00Z">2021-10-19</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">Edited on</span>
      <time title="Modified: 2021-12-21 11:17:14" itemprop="dateModified" datetime="2021-12-21T11:17:14Z">2021-12-21</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Computer-Science/" itemprop="url" rel="index"><span itemprop="name">Computer Science</span></a>
        </span>
    </span>

  
    <span class="post-meta-item" title="Views" id="busuanzi_container_page_pv">
      <span class="post-meta-item-icon">
        <i class="far fa-eye"></i>
      </span>
      <span class="post-meta-item-text">Views: </span>
      <span id="busuanzi_value_page_pv"></span>
    </span>
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <p><a target="_blank" rel="noopener" href="https://verilogoj.ustc.edu.cn">USTC Verilog OJ链接</a></p>
<h2 id="输出1">输出1</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">      <span class="keyword">output</span> one</span><br><span class="line">  );</span><br><span class="line">  <span class="keyword">assign</span> one = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="输出0">输出0</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">output</span> out</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">assign</span> out=<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<span id="more"></span>
<h2 id="wire">wire</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">input</span> in,</span><br><span class="line">  <span class="keyword">output</span> out</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">assign</span> out=in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="多个端口的模块">多个端口的模块</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a,b,c,</span><br><span class="line">    <span class="keyword">output</span> w,x,y,z );</span><br><span class="line">	<span class="keyword">assign</span> w=a,x=b,y=b,z=c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="非门">非门</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> in, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">  	<span class="keyword">assign</span> out=!in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="与门">与门</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">input</span> a, </span><br><span class="line">  <span class="keyword">input</span> b,</span><br><span class="line">  <span class="keyword">output</span> out );</span><br><span class="line">	<span class="keyword">assign</span> out=a&amp;b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="或非门">或非门</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">  	<span class="keyword">assign</span> out=!(a|b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="同或门">同或门</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">  	<span class="keyword">xnor</span>(out,a,b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="线网型中间变量">线网型中间变量</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> out,</span><br><span class="line">    <span class="keyword">output</span> out_n   </span><br><span class="line">); </span><br><span class="line">	<span class="keyword">wire</span> ab,cd,abcd;</span><br><span class="line">  	<span class="keyword">and</span>(ab,a,b);</span><br><span class="line">  	<span class="keyword">and</span>(cd,c,d);</span><br><span class="line">  	<span class="keyword">or</span>(abcd,ab,cd);</span><br><span class="line">  	<span class="keyword">assign</span> out=abcd;</span><br><span class="line">  	<span class="keyword">assign</span> out_n=!abcd;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="向量">向量</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] vec,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] outv,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> o2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> o1,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> o0);</span><br><span class="line">  <span class="keyword">assign</span> outv=vec;</span><br><span class="line">  <span class="keyword">assign</span> o0=vec[<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">assign</span> o1=vec[<span class="number">1</span>];</span><br><span class="line">  <span class="keyword">assign</span> o2=vec[<span class="number">2</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="向量_续1">向量_续1</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">default_nettype</span> none     </span><span class="comment">// Disable implicit nets. Reduces some types of bugs.</span></span><br><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span>	<span class="keyword">wire</span>	[<span class="number">15</span>:<span class="number">0</span>]	in,</span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">7</span>:<span class="number">0</span>]	out_hi,</span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">7</span>:<span class="number">0</span>]	out_lo </span><br><span class="line">);</span><br><span class="line">  <span class="keyword">assign</span> out_lo=in[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">assign</span> out_hi=in[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="向量_续2">向量_续2</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line">  <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">31</span>:<span class="number">24</span>] =in[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">23</span>:<span class="number">16</span>]=in[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">15</span>:<span class="number">8</span>]=in[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">7</span>:<span class="number">0</span>]=in[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="位操作">位操作</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out_or_bitwise,</span><br><span class="line">    <span class="keyword">output</span> out_or_logical,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] out_not</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">assign</span> out_or_bitwise=a|b;</span><br><span class="line">  <span class="keyword">or</span>(out_or_logical,|a,|b);</span><br><span class="line">  <span class="keyword">assign</span> out_not[<span class="number">5</span>]=!b[<span class="number">2</span>];</span><br><span class="line">  <span class="keyword">assign</span> out_not[<span class="number">4</span>]=!b[<span class="number">1</span>];</span><br><span class="line">  <span class="keyword">assign</span> out_not[<span class="number">3</span>]=!b[<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">assign</span> out_not[<span class="number">2</span>]=!a[<span class="number">2</span>];</span><br><span class="line">  <span class="keyword">assign</span> out_not[<span class="number">1</span>]=!a[<span class="number">1</span>];</span><br><span class="line">  <span class="keyword">assign</span> out_not[<span class="number">0</span>]=!a[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="位操作-1">位操作</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> out_and,</span><br><span class="line">    <span class="keyword">output</span> out_or,</span><br><span class="line">    <span class="keyword">output</span> out_xor</span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> out_and=&amp;in;</span><br><span class="line">  <span class="keyword">assign</span> out_or=|in;</span><br><span class="line">  <span class="keyword">assign</span> out_xor=^in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="向量拼接">向量拼接</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] a, b, c, d, e, f,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] w, x, y, z );</span><br><span class="line">  <span class="keyword">assign</span> w =&#123;a[<span class="number">4</span>:<span class="number">0</span>],b[<span class="number">4</span>:<span class="number">2</span>]&#125; ;</span><br><span class="line">  <span class="keyword">assign</span> x=&#123;b[<span class="number">1</span>:<span class="number">0</span>],c[<span class="number">4</span>:<span class="number">0</span>],d[<span class="number">4</span>]&#125;;</span><br><span class="line">  <span class="keyword">assign</span> y=&#123;d[<span class="number">3</span>:<span class="number">0</span>],e[<span class="number">4</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">  <span class="keyword">assign</span> z=&#123;e[<span class="number">0</span>],f[<span class="number">4</span>:<span class="number">0</span>],<span class="number">2&#x27;b11</span>&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="向量翻转">向量翻转</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">0</span>]=in[<span class="number">7</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">1</span>]=in[<span class="number">6</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">2</span>]=in[<span class="number">5</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">3</span>]=in[<span class="number">4</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">4</span>]=in[<span class="number">3</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">5</span>]=in[<span class="number">2</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">6</span>]=in[<span class="number">1</span>];</span><br><span class="line">  <span class="keyword">assign</span> out[<span class="number">7</span>]=in[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="复制算子">复制算子</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out );</span><br><span class="line">  <span class="keyword">assign</span> out = &#123; &#123;<span class="number">24</span>&#123;in[<span class="number">7</span>]&#125;&#125;,in[<span class="number">7</span>:<span class="number">0</span>] &#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="复制算子_2">复制算子_2</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a, b, c, d, e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">24</span>:<span class="number">0</span>] out );</span><br><span class="line">    <span class="comment">// The output is XNOR of two vectors created by </span></span><br><span class="line">    <span class="comment">// concatenating and replicating the five inputs.</span></span><br><span class="line">  <span class="keyword">assign</span> out = ~&#123; &#123;<span class="number">5</span>&#123;a&#125;&#125;,&#123;<span class="number">5</span>&#123;b&#125;&#125;,&#123;<span class="number">5</span>&#123;c&#125;&#125;,&#123;<span class="number">5</span>&#123;d&#125;&#125;,&#123;<span class="number">5</span>&#123;e&#125;&#125;&#125; ^ &#123; &#123;<span class="number">5</span>&#123;a,b,c,d,e&#125;&#125; &#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="模块例化">模块例化</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">input</span> 	a,</span><br><span class="line">  <span class="keyword">input</span> 	b,</span><br><span class="line">  <span class="keyword">output</span> 	out</span><br><span class="line">);</span><br><span class="line">  mod_a inst_name1(</span><br><span class="line">    <span class="variable">.out</span>	(out),</span><br><span class="line">    <span class="variable">.in1</span>	(a),</span><br><span class="line">    <span class="variable">.in2</span>	(b));</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mod_a ( </span><br><span class="line">  <span class="keyword">input</span> 	in1, </span><br><span class="line">  <span class="keyword">input</span> 	in2, </span><br><span class="line">  <span class="keyword">output</span> 	out </span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> out = in1 &amp; in2;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="基于端口位置的实例化">基于端口位置的实例化</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mod_a (</span><br><span class="line">    <span class="keyword">output</span>   out1	,</span><br><span class="line">    <span class="keyword">output</span>   out2	,</span><br><span class="line">    <span class="keyword">input</span>    in1	,</span><br><span class="line">    <span class="keyword">input</span>    in2	,</span><br><span class="line">    <span class="keyword">input</span>    in3	,</span><br><span class="line">    <span class="keyword">input</span>    in4</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out1 = in1 &amp; in2 &amp; in3 &amp; in4;    </span><br><span class="line">    <span class="keyword">assign</span> out2 = in1 | in2 | in3 | in4;   </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">	<span class="keyword">input</span>	a	,</span><br><span class="line">    <span class="keyword">input</span>	b	,</span><br><span class="line">    <span class="keyword">input</span>	c	,</span><br><span class="line">    <span class="keyword">input</span>	d	,</span><br><span class="line">    <span class="keyword">output</span>	out1,</span><br><span class="line">    <span class="keyword">output</span>	out2</span><br><span class="line">);</span><br><span class="line">  mod_a mod_a(out1,out2,a,b,c,d);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="基于端口名称的实例化">基于端口名称的实例化</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mod_a(</span><br><span class="line">	<span class="keyword">output</span> out1, out2,</span><br><span class="line">	<span class="keyword">input</span> in1,in2,in3,in4);</span><br><span class="line">	<span class="keyword">assign</span> out1 = in1 &amp; in2 &amp; in3 &amp; in4; 	</span><br><span class="line">	<span class="keyword">assign</span> out2 = in1 | in2 | in3 | in4;	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> out1,</span><br><span class="line">    <span class="keyword">output</span> out2</span><br><span class="line">);</span><br><span class="line">  mod_a mod_a(</span><br><span class="line">    <span class="variable">.out1</span>	(out1),</span><br><span class="line">    <span class="variable">.out2</span>	(out2),</span><br><span class="line">    <span class="variable">.in1</span>	(a),</span><br><span class="line">    <span class="variable">.in2</span>	(b),</span><br><span class="line">    <span class="variable">.in3</span>	(c),</span><br><span class="line">    <span class="variable">.in4</span>	(d));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="多个模块的例化">多个模块的例化</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> my_dff(<span class="keyword">input</span> clk,<span class="keyword">input</span> d,<span class="keyword">output</span> <span class="keyword">reg</span> q);</span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">    	q &lt;= d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">input</span> clk, <span class="keyword">input</span> d, <span class="keyword">output</span> q );</span><br><span class="line">  <span class="keyword">wire</span> w1,w2;</span><br><span class="line">  my_dff my_dff1(clk,d,w1);</span><br><span class="line">  my_dff my_dff2(clk,w1,w2);</span><br><span class="line">  my_dff my_dff3(clk,w2,q);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="模块与向量信号">模块与向量信号</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> my_dff8(</span><br><span class="line">  <span class="keyword">input</span> clk,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] q</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">    	q &lt;= d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">input</span> clk,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] sel,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] q</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>]w1;</span><br><span class="line">  <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>]w2;</span><br><span class="line">  <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>]w3;</span><br><span class="line">  my_dff8 my_dff81(clk,d,w1);</span><br><span class="line">  my_dff8 my_dff82(clk,w1,w2);</span><br><span class="line">  my_dff8 my_dff83(clk,w2,w3);</span><br><span class="line">  <span class="keyword">always</span> @*</span><br><span class="line">    <span class="keyword">begin</span> <span class="keyword">case</span>(sel)</span><br><span class="line">      <span class="number">2&#x27;b00</span>:	q=d;</span><br><span class="line">      <span class="number">2&#x27;b01</span>:	q=w1;</span><br><span class="line">      <span class="number">2&#x27;b10</span>:	q=w2;</span><br><span class="line">      <span class="keyword">default</span> :	q=w3;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="加法器">加法器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> add16 ( <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] a, <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] b, <span class="keyword">input</span> cin, <span class="keyword">output</span>[<span class="number">15</span>:<span class="number">0</span>] sum, <span class="keyword">output</span> cout );</span><br><span class="line">	<span class="keyword">assign</span> &#123;cout,sum&#125; = a + b + cin;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sum</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">wire</span> w1,w2;</span><br><span class="line">  <span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] s1;</span><br><span class="line">  <span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] s2;</span><br><span class="line">  add16 add161(a[<span class="number">15</span>:<span class="number">0</span>],b[<span class="number">15</span>:<span class="number">0</span>],<span class="number">1&#x27;b0</span>,s1,w1);</span><br><span class="line">  add16 add162(a[<span class="number">31</span>:<span class="number">16</span>],b[<span class="number">31</span>:<span class="number">16</span>],w1,s2,w2);</span><br><span class="line">  <span class="keyword">assign</span> sum=&#123;s2,s1&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="多层次例化加法器">多层次例化加法器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">                   <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] b,</span><br><span class="line">                   <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sum);</span><br><span class="line"><span class="keyword">wire</span> w1,w4;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>]w2;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>]w3;</span><br><span class="line">	add16 inst_0(a[<span class="number">15</span>:<span class="number">0</span>],b[<span class="number">15</span>:<span class="number">0</span>],<span class="number">1&#x27;b0</span>,w2,w1);</span><br><span class="line">  	add16 inst_1(a[<span class="number">31</span>:<span class="number">16</span>],b[<span class="number">31</span>:<span class="number">16</span>],w1,w3,w4);</span><br><span class="line"><span class="keyword">assign</span> sum = &#123;w3,w2&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> add1 (<span class="keyword">input</span> a, <span class="keyword">input</span> b, <span class="keyword">input</span> cin,   <span class="keyword">output</span> sum, <span class="keyword">output</span> cout);</span><br><span class="line">    <span class="comment">// Full adder module here</span></span><br><span class="line">    <span class="keyword">assign</span> &#123;cout,sum&#125; = cin+a+b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="进位选择加法器">进位选择加法器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> add16 (<span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] a,</span><br><span class="line">              <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] b,</span><br><span class="line">              <span class="keyword">input</span> cin,</span><br><span class="line">              <span class="keyword">output</span>[<span class="number">15</span>:<span class="number">0</span>] sum,</span><br><span class="line">              <span class="keyword">output</span> cout);</span><br><span class="line"><span class="keyword">assign</span> &#123;cout,sum&#125; = a + b + cin;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sum</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>]w1,w2,w3,w4;</span><br><span class="line">    <span class="keyword">wire</span> w5,w6,w7;</span><br><span class="line">    add16 add16_1(a[<span class="number">15</span>:<span class="number">0</span>],b[<span class="number">15</span>:<span class="number">0</span>],<span class="number">1&#x27;b0</span>,w1,w5);</span><br><span class="line">    add16 add16_2(a[<span class="number">31</span>:<span class="number">16</span>],b[<span class="number">31</span>:<span class="number">16</span>],<span class="number">1&#x27;b0</span>,w2,w6);</span><br><span class="line">  add16 add16_3(a[<span class="number">31</span>:<span class="number">16</span>],b[<span class="number">31</span>:<span class="number">16</span>],<span class="number">1&#x27;b1</span>,w3,w7);</span><br><span class="line">  <span class="keyword">assign</span> sum=&#123;&#123;w5?w3:w2&#125;,w1&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="加法减法器">加法减法器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> add16 (<span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] a,</span><br><span class="line">              <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] b,</span><br><span class="line">              <span class="keyword">input</span> cin,</span><br><span class="line">              <span class="keyword">output</span>[<span class="number">15</span>:<span class="number">0</span>] sum,</span><br><span class="line">              <span class="keyword">output</span> cout);</span><br><span class="line">    <span class="keyword">assign</span> &#123;cout,sum&#125; = a + b + cin;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">    <span class="keyword">module</span> top_module(</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] b,</span><br><span class="line">        <span class="keyword">input</span> sub,</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sum</span><br><span class="line">        );</span><br><span class="line">        <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>]b1;</span><br><span class="line">        <span class="keyword">wire</span> w1,w2;</span><br><span class="line">        <span class="keyword">assign</span> b1 = b^&#123;<span class="number">32</span>&#123;sub&#125;&#125;;</span><br><span class="line">      add16 add16_0(a[<span class="number">15</span>:<span class="number">0</span>],b1[<span class="number">15</span>:<span class="number">0</span>],sub,sum[<span class="number">15</span>:<span class="number">0</span>],w1);</span><br><span class="line">      add16 add16_1(a[<span class="number">31</span>:<span class="number">16</span>],b1[<span class="number">31</span>:<span class="number">16</span>],w1,sum[<span class="number">31</span>:<span class="number">16</span>],w2);</span><br><span class="line">    <span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="always过程块_组合逻辑">always过程块_组合逻辑</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_alwaysblock</span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> out_assign=a&amp;b;</span><br><span class="line">  <span class="keyword">always</span>@(*)out_alwaysblock=a&amp;b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="always过程快_时序逻辑">always过程快_时序逻辑</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always_comb,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always_ff   </span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> out_assign=a^b;</span><br><span class="line">  <span class="keyword">always</span>@(*)out_always_comb=a^b;</span><br><span class="line">  <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)out_always_ff&lt;=a^b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="ifelse语句">if…else…语句</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> sel_b1,</span><br><span class="line">    <span class="keyword">input</span> sel_b2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always); </span><br><span class="line"><span class="keyword">assign</span> out_assign=sel_b1&amp;&amp;sel_b2?b:a;</span><br><span class="line">  <span class="keyword">always</span>@(*)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span>(sel_b1&amp;&amp;sel_b2)out_always=b;</span><br><span class="line">      <span class="keyword">else</span> out_always=a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="if语句与锁存器">if语句与锁存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span>		cpu_overheated		,</span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">reg</span>	shut_off_computer	,</span><br><span class="line">    <span class="keyword">input</span>      	arrived				,</span><br><span class="line">    <span class="keyword">input</span>      	gas_tank_empty		,</span><br><span class="line">    <span class="keyword">output</span> 	<span class="keyword">reg</span> keep_driving</span><br><span class="line">);</span><br><span class="line">  	<span class="comment">// Edit the code below</span></span><br><span class="line">	<span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span> (cpu_overheated)</span><br><span class="line">        	shut_off_computer = <span class="number">1&#x27;b1</span>;</span><br><span class="line">      <span class="keyword">else</span> </span><br><span class="line">        shut_off_computer=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">if</span> (~arrived)</span><br><span class="line">        	keep_driving = ~gas_tank_empty;</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        keep_driving=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="case语句">case语句</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] sel, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data0,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data2,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data3,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data4,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data5,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out   );</span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span>  <span class="comment">// This is a combinational circuit</span></span><br><span class="line">      <span class="keyword">case</span>(sel)</span><br><span class="line">        <span class="number">3&#x27;b000</span>:out=data0;</span><br><span class="line">        <span class="number">3&#x27;b001</span>:out=data1;</span><br><span class="line">        <span class="number">3&#x27;b010</span>:out=data2;</span><br><span class="line">        <span class="number">3&#x27;b011</span>:out=data3;</span><br><span class="line">        <span class="number">3&#x27;b100</span>:out=data4;</span><br><span class="line">        <span class="number">3&#x27;b101</span>:out=data5;</span><br><span class="line">        <span class="keyword">default</span>:out=<span class="number">3&#x27;b000</span>;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="优先编码器">优先编码器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] pos);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(in[<span class="number">0</span>])</span><br><span class="line">            pos = <span class="number">2&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (in[<span class="number">1</span>])</span><br><span class="line">            pos = <span class="number">2&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (in[<span class="number">2</span>])</span><br><span class="line">            pos = <span class="number">2&#x27;d2</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (in[<span class="number">3</span>])</span><br><span class="line">            pos = <span class="number">2&#x27;d3</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            pos = <span class="number">2&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="casez语句">casez语句</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] pos);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">casez</span>(in[<span class="number">7</span>:<span class="number">0</span>])</span><br><span class="line">            <span class="number">8&#x27;bzzzzzzz1</span>:pos = <span class="number">0</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzzzzz1z</span>:pos = <span class="number">1</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzzzz1zz</span>:pos = <span class="number">2</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzzz1zzz</span>:pos = <span class="number">3</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzz1zzzz</span>:pos = <span class="number">4</span>;</span><br><span class="line">            <span class="number">8&#x27;bzz1zzzzz</span>:pos = <span class="number">5</span>;</span><br><span class="line">            <span class="number">8&#x27;bz1zzzzzz</span>:pos = <span class="number">6</span>;</span><br><span class="line">            <span class="number">8&#x27;b1zzzzzzz</span>:pos = <span class="number">7</span>;</span><br><span class="line">            <span class="keyword">default</span>:pos     = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="避免锁存器">避免锁存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] scancode,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> left,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> down,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> right,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> up);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        left  = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        down  = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        right = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        up    = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">case</span> (scancode)</span><br><span class="line">            <span class="number">16&#x27;he06b</span>:left  = <span class="number">1</span>;</span><br><span class="line">            <span class="number">16&#x27;he072</span>:down  = <span class="number">1</span>;</span><br><span class="line">            <span class="number">16&#x27;he074</span>:right = <span class="number">1</span>;</span><br><span class="line">            <span class="number">16&#x27;he075</span>:up    = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="条件运算符">条件运算符</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">                   b,</span><br><span class="line">                   c,</span><br><span class="line">                   d,</span><br><span class="line">                   <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] min);</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] min1,min2;</span><br><span class="line">    <span class="keyword">assign</span> min1 = a&lt;b?a:b;</span><br><span class="line">    <span class="keyword">assign</span> min2 = c&lt;d?c:d;</span><br><span class="line">    <span class="keyword">assign</span> min  = min1&lt;min2?min1:min2;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="归约运算符">归约运算符</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">                   <span class="keyword">output</span> parity);</span><br><span class="line">    <span class="keyword">assign</span> parity = ^in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="d触发器">D触发器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,     <span class="comment">// Clocks are used in sequential circuits</span></span><br><span class="line">                   <span class="keyword">input</span> d,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> q);</span><br><span class="line">    <span class="comment">// Use a clocked always block</span></span><br><span class="line">    <span class="comment">//   copy d to q at every positive edge of clk</span></span><br><span class="line">    <span class="comment">//   Clocked always blocks should use non-blocking assignments</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        q &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="寄存器">寄存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        q &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="有复位功能的寄存器">有复位功能的寄存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> reset,         <span class="comment">// Synchronous reset</span></span><br><span class="line">                   <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset)</span><br><span class="line">            q &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            q &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="下降沿触发的寄存器">下降沿触发的寄存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> reset,         <span class="comment">// Synchronous reset</span></span><br><span class="line">                   <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset)</span><br><span class="line">            q &lt;= <span class="number">8&#x27;h34</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            q &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="异步复位的寄存器">异步复位的寄存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> areset,         <span class="comment">// Synchronous reset</span></span><br><span class="line">                   <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] q);</span><br><span class="line">  	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> areset) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (areset)</span><br><span class="line">            q &lt;= <span class="number">8&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            q &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="带使能的寄存器">带使能的寄存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> clk,</span><br><span class="line">                  <span class="keyword">input</span> resetn,</span><br><span class="line">                  <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] byteena,</span><br><span class="line">                  <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] d,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (~resetn)</span><br><span class="line">            q &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (byteena[<span class="number">0</span>]&amp;&amp;byteena[<span class="number">1</span>])</span><br><span class="line">            q &lt;= d;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (byteena[<span class="number">0</span>])</span><br><span class="line">            q[<span class="number">7</span>:<span class="number">0</span>] &lt;= d[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            q[<span class="number">15</span>:<span class="number">8</span>] &lt;= d[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="触发器逻辑门">触发器+逻辑门</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> in,</span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> out);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        out &lt;= in^out;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="寄存器逻辑门">寄存器+逻辑门</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> x,</span><br><span class="line">                   <span class="keyword">output</span> z);</span><br><span class="line">    <span class="keyword">reg</span> q1,q2,q3;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        q1 &lt;= q1^x;</span><br><span class="line">        q2 &lt;= ~q2&amp;x;</span><br><span class="line">        q3 &lt;= ~q3|x;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> z = ~(q1|q2|q3);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="上升沿检测">上升沿检测</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> in,</span><br><span class="line">                   <span class="keyword">output</span> out);</span><br><span class="line">    <span class="keyword">reg</span> in_delay,out_r;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        in_delay = <span class="number">0</span>;</span><br><span class="line">        out_r    = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> out = out_r;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        in_delay &lt;= in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (in&amp;&amp;!in_delay)</span><br><span class="line">            out_r &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            out_r &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="双边沿检测">双边沿检测</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> in,</span><br><span class="line">                   <span class="keyword">output</span> out);</span><br><span class="line">    <span class="keyword">reg</span> in_delay,out_r;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        in_delay = <span class="number">0</span>;</span><br><span class="line">        <span class="comment">//#3 out_r    = 0;</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> out = out_r;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        in_delay &lt;= in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (in&amp;&amp;!in_delay||!in&amp;&amp;in_delay)</span><br><span class="line">            out_r &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(out_r==<span class="number">1</span>)</span><br><span class="line">            out_r &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="计数器">计数器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> reset,         </span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> reset) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset||q == <span class="number">4&#x27;b1111</span>)</span><br><span class="line">            q &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            q &lt;= q+<span class="number">4&#x27;b0001</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="十进制计数器">十进制计数器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> reset,         </span><br><span class="line">                   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset||q == <span class="number">4&#x27;d10</span>)</span><br><span class="line">            q &lt;= <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            q &lt;= q+<span class="number">4&#x27;b0001</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="带使能的计数器">带使能的计数器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> clk,</span><br><span class="line">                  <span class="keyword">input</span> reset,</span><br><span class="line">                  <span class="keyword">input</span> en,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (en&amp;&amp;reset)</span><br><span class="line">            q &lt;= <span class="number">4&#x27;d5</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (en&amp;&amp;q != <span class="number">4&#x27;d5</span>)</span><br><span class="line">            q &lt;= q-<span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (en&amp;&amp;q == <span class="number">4&#x27;d5</span>)</span><br><span class="line">            q &lt;= <span class="number">4&#x27;d15</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="秒表">秒表</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> 			clk		,   <span class="comment">//4Hz</span></span><br><span class="line">                  <span class="keyword">input</span> 			reset	,</span><br><span class="line">                  <span class="keyword">output</span>	[<span class="number">7</span>:<span class="number">0</span>]	ss);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]temp1,temp2,s;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        temp1 = <span class="number">0</span>;</span><br><span class="line">        temp2 = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> ss=s;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset)</span><br><span class="line">            s &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            temp1&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            temp2&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (temp1 == <span class="number">7&#x27;d3</span>)</span><br><span class="line">            s[<span class="number">3</span>:<span class="number">0</span>] &lt;= s[<span class="number">3</span>:<span class="number">0</span>]+<span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">           temp1 &lt;= temp1+<span class="number">7&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">if</span> (reset)</span><br><span class="line">            s &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (temp2 == <span class="number">7&#x27;d39</span>)</span><br><span class="line">            s[<span class="number">7</span>:<span class="number">4</span>] &lt;= s[<span class="number">7</span>:<span class="number">4</span>]+<span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            temp2 &lt;= temp2+<span class="number">7&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">if</span>(temp1==<span class="number">7&#x27;d3</span>)</span><br><span class="line">            temp1&lt;=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">if</span>(temp2==<span class="number">7&#x27;d39</span>)</span><br><span class="line">            temp2&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">if</span> (s[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d10</span>)</span><br><span class="line">            s[<span class="number">3</span>:<span class="number">0</span>] &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">if</span> (s[<span class="number">7</span>:<span class="number">4</span>] == <span class="number">4&#x27;d6</span>)</span><br><span class="line">            s[<span class="number">7</span>:<span class="number">4</span>] &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="移位寄存器">移位寄存器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> clk,</span><br><span class="line">                  <span class="keyword">input</span> areset,        </span><br><span class="line">                  <span class="keyword">input</span> load,</span><br><span class="line">                  <span class="keyword">input</span> ena,</span><br><span class="line">                  <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> areset) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (areset)</span><br><span class="line">            q &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (load)</span><br><span class="line">            q &lt;= data;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (ena)</span><br><span class="line">            q &lt;= q&gt;&gt;<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="查找表">查找表</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">  <span class="keyword">input</span> clk,</span><br><span class="line">  <span class="keyword">input</span> enable,</span><br><span class="line">  <span class="keyword">input</span> S,</span><br><span class="line">  <span class="keyword">input</span> A, B, C,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> Z </span><br><span class="line">);</span><br><span class="line">  <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>]q;</span><br><span class="line">  <span class="keyword">always</span>@(*)</span><br><span class="line">    z&lt;=q[&#123;A,B,C&#125;];</span><br><span class="line">  <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">    <span class="keyword">if</span>(enable)</span><br><span class="line">    q&lt;=&#123;q[<span class="number">6</span>:<span class="number">0</span>],S&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="rom">ROM</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span>	[<span class="number">2</span>:<span class="number">0</span>] addr,</span><br><span class="line">                  <span class="keyword">output</span>	[<span class="number">3</span>:<span class="number">0</span>]	q);</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] mem [<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    mem[<span class="number">0</span>] = <span class="number">8&#x27;h00</span>;</span><br><span class="line">    mem[<span class="number">1</span>] = <span class="number">8&#x27;h01</span>;</span><br><span class="line">    mem[<span class="number">2</span>] = <span class="number">8&#x27;h02</span>;</span><br><span class="line">    mem[<span class="number">3</span>] = <span class="number">8&#x27;h03</span>;</span><br><span class="line">    mem[<span class="number">4</span>] = <span class="number">8&#x27;h04</span>;</span><br><span class="line">    mem[<span class="number">5</span>] = <span class="number">8&#x27;h05</span>;</span><br><span class="line">    mem[<span class="number">6</span>] = <span class="number">8&#x27;h06</span>;</span><br><span class="line">    mem[<span class="number">7</span>] = <span class="number">8&#x27;h07</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> q = mem[addr];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="ram">RAM</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ram_one_port(<span class="keyword">input</span> 		 clk,</span><br><span class="line">                    <span class="keyword">input</span>		 wr_en,</span><br><span class="line">                    <span class="keyword">input</span> 	[<span class="number">2</span>:<span class="number">0</span>] wr_addr,</span><br><span class="line">                    <span class="keyword">input</span>	[<span class="number">15</span>:<span class="number">0</span>] wr_data,</span><br><span class="line">                    <span class="keyword">input</span>	[<span class="number">2</span>:<span class="number">0</span>] rd_addr,</span><br><span class="line">                    <span class="keyword">output</span>	[<span class="number">15</span>:<span class="number">0</span>] rd_data);</span><br><span class="line">                    <span class="keyword">reg</span>[<span class="number">15</span>:<span class="number">0</span>] mem[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;memfile.dat&quot;</span>,mem);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> rd_data = mem[rd_addr];</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (wr_en)</span><br><span class="line">            mem[wr_addr] &lt;= wr_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="有限状态机">有限状态机</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> clk,</span><br><span class="line">                  <span class="keyword">input</span> areset, <span class="comment">// Asynchronous reset to state B</span></span><br><span class="line">                  <span class="keyword">input</span> in,</span><br><span class="line">                  <span class="keyword">output</span> out);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">parameter</span> A = <span class="number">0</span>, B = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">reg</span> state, next_state;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span>    <span class="comment">//有限状态机第一段</span></span><br><span class="line">        <span class="comment">// State transition logic</span></span><br><span class="line">        <span class="keyword">case</span> (in)</span><br><span class="line">            <span class="number">1&#x27;b1</span>:next_state     &lt;= state;</span><br><span class="line">            <span class="keyword">default</span>: next_state &lt;= ~state;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> areset) <span class="keyword">begin</span>    <span class="comment">//有限状态机第二段</span></span><br><span class="line">        <span class="comment">// State flip-flops with asynchronous reset</span></span><br><span class="line">        <span class="keyword">if</span> (areset)</span><br><span class="line">            state &lt;= B;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(clk)</span><br><span class="line">            state &lt;= next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//有限状态机第三段，信号输出逻辑</span></span><br><span class="line">    <span class="keyword">assign</span> out = (state == A)?<span class="number">0</span>:<span class="number">1</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="读代码找错误">读代码找错误</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">  	<span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] out  );</span><br><span class="line">  <span class="keyword">assign</span> out = sel?b:a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="编写仿真文件">编写仿真文件</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tb();</span><br><span class="line">    <span class="keyword">reg</span> a,b;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        a     = <span class="number">1&#x27;b1</span>;</span><br><span class="line">        b     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">1&#x27;b1</span>;</span><br><span class="line">        #<span class="number">10</span> a = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        #<span class="number">10</span> a = <span class="number">1&#x27;b1</span>;</span><br><span class="line">        #<span class="number">20</span> <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="组合逻辑模块仿真">组合逻辑模块仿真</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tb();</span><br><span class="line">    <span class="keyword">reg</span> a,b;</span><br><span class="line">    <span class="keyword">wire</span> q;</span><br><span class="line">    <span class="comment">//对ab信号进行初始化</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        a    = <span class="number">0</span>;b    = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">15</span> b = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">0</span>;a    = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> a = <span class="number">0</span>;b    = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">0</span>;a    = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> b = <span class="number">0</span>;a    = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">2</span> <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//例化mymodule模块</span></span><br><span class="line">    mymodule mymodule(a,b,q);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">module</span> mymodule(</span><br><span class="line">    <span class="keyword">input</span> a,b,</span><br><span class="line">    <span class="keyword">output</span> q</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> q = a &amp; b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="生成时钟信号">生成时钟信号</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tb();</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]out;</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk    = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> clk = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span> <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    dut dut(clk,out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">module</span> dut(<span class="keyword">input</span> clk, <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]out);</span><br><span class="line">        <span class="comment">//测试模块</span></span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">            out &lt;= out + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="单端口ram仿真">单端口RAM仿真</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ram_one_port(</span><br><span class="line">	<span class="keyword">input</span> 	clk,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">1</span>:<span class="number">0</span>] addr,</span><br><span class="line">	<span class="keyword">input</span>	wr_en,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">7</span>:<span class="number">0</span>] wr_data,</span><br><span class="line">	<span class="keyword">output</span>	[<span class="number">7</span>:<span class="number">0</span>] rd_data</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">reg</span>		[<span class="number">7</span>:<span class="number">0</span>] mem[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">	<span class="keyword">initial</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">      mem[<span class="number">0</span>] = <span class="number">8&#x27;b0</span>;</span><br><span class="line">      mem[<span class="number">1</span>] = <span class="number">8&#x27;b0</span>;</span><br><span class="line">      mem[<span class="number">2</span>] = <span class="number">8&#x27;b0</span>;</span><br><span class="line">      mem[<span class="number">3</span>] = <span class="number">8&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> rd_data = mem[addr];</span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(wr_en)</span><br><span class="line">			mem[addr] &lt;= wr_data;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb(</span><br><span class="line">);</span><br><span class="line">	<span class="comment">//信号定义</span></span><br><span class="line">	<span class="keyword">reg</span>				clk,wr_en;</span><br><span class="line">	<span class="keyword">reg</span>		[<span class="number">1</span>:<span class="number">0</span>] 	addr;</span><br><span class="line">	<span class="keyword">reg</span>		[<span class="number">7</span>:<span class="number">0</span>] 	wr_data;</span><br><span class="line">	<span class="keyword">wire</span>	[<span class="number">7</span>:<span class="number">0</span>] 	rd_data;</span><br><span class="line">	<span class="comment">//信号生成</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">forever</span> #<span class="number">5</span> clk = ~clk; <span class="comment">//生成周期为10的一个时钟信号，forever为verilog的关键字</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    addr = <span class="number">2&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">4</span>) <span class="keyword">begin</span> 			<span class="comment">//repeat为verilog关键字，表示重复操作</span></span><br><span class="line">	@(<span class="keyword">posedge</span> clk);		<span class="comment">//等待clk信号的上升沿到来</span></span><br><span class="line">	#<span class="number">1</span> addr = addr + <span class="number">1</span>;	<span class="comment">//clk上升沿1个时间单位后，addr加一</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	wr_en = <span class="number">0</span>;</span><br><span class="line">	#<span class="number">501</span>;			<span class="comment">//延时一段时间，</span></span><br><span class="line">	@(<span class="keyword">posedge</span> clk);</span><br><span class="line">	#<span class="number">1</span> wr_en = <span class="number">1</span>;</span><br><span class="line">	@(<span class="keyword">posedge</span> clk);</span><br><span class="line">	@(<span class="keyword">posedge</span> clk);</span><br><span class="line">	@(<span class="keyword">posedge</span> clk);</span><br><span class="line">	@(<span class="keyword">posedge</span> clk);	<span class="comment">//等待4个clk上升沿</span></span><br><span class="line">	#<span class="number">1</span> wr_en = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    wr_data = <span class="number">8&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">4</span>) <span class="keyword">begin</span></span><br><span class="line">    	<span class="keyword">wait</span>(wr_en==<span class="number">1&#x27;b1</span>);</span><br><span class="line">	#<span class="number">1</span> wr_data = <span class="built_in">$random</span>%<span class="number">256</span>;</span><br><span class="line">    	@(<span class="keyword">posedge</span> clk);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">	<span class="comment">//例化被测模块</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

    </div>

    
    
    
      


    <footer class="post-footer">
          <div class="reward-container">
  <div></div>
  <button>
    Donate
  </button>
  <div class="post-reward">
      <div>
        <img src="/images/wechatpay.jpg" alt="GUO Songxiao WeChat Pay">
        <span>WeChat Pay</span>
      </div>
      <div>
        <img src="/images/alipay.jpg" alt="GUO Songxiao Alipay">
        <span>Alipay</span>
      </div>
      <div>
        <img src="/images/bitcoin.jpg" alt="GUO Songxiao Bitcoin">
        <span>Bitcoin</span>
      </div>

  </div>
</div>

          

<div class="post-copyright">
<ul>
  <li class="post-copyright-author">
      <strong>Post author:  </strong>GUO Songxiao
  </li>
  <li class="post-copyright-link">
      <strong>Post link: </strong>
      <a href="http://gsxgoldenlegendary.github.io/2021/10/20/USTC-Verilog-OJ-Solutions/" title="USTC Verilog OJ Solutions">http://gsxgoldenlegendary.github.io/2021/10/20/USTC-Verilog-OJ-Solutions/</a>
  </li>
  <li class="post-copyright-license">
    <strong>Copyright Notice:  </strong>All articles in this blog are licensed under <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> unless stating additionally.
  </li>
</ul>
</div>

          <div class="followme">
  <span>Welcome to my other publishing channels</span>

  <div class="social-list">

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://twitter.com/GSongxiao">
          <span class="icon">
            <i class="fab fa-twitter"></i>
          </span>

          <span class="label">Twitter</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="/atom.xml">
          <span class="icon">
            <i class="fa fa-rss"></i>
          </span>

          <span class="label">RSS</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://github.com/gsxgoldenlegendary">
          <span class="icon">
            <i class="fab fa-github"></i>
          </span>

          <span class="label">GitHub</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="mailto:gsxgoldenlegendary@gmail.com">
          <span class="icon">
            <i class="fa fa-envelope"></i>
          </span>

          <span class="label">E-Mail</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://www.facebook.com/songxiao.guo">
          <span class="icon">
            <i class="fab fa-facebook"></i>
          </span>

          <span class="label">FB Page</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://blog.csdn.net/weixin_52075219">
          <span class="icon">
            <i class="fab fa-cuttlefish"></i>
          </span>

          <span class="label">CSDN</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://www.zhihu.com/people/jin-se-chuan-shuo-58-72">
          <span class="icon">
            <i class="fab fa-zhihu"></i>
          </span>

          <span class="label">Zhihu</span>
        </a>
      </div>
  </div>
</div>

          <div class="post-tags">
              <a href="/tags/Digital-Circuit/" rel="tag"><i class="fa fa-tag"></i> Digital Circuit</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2021/05/21/Soduko-by-Java/" rel="prev" title="Soduko by Java">
                  <i class="fa fa-chevron-left"></i> Soduko by Java
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2021/10/21/H3Z-in-2021-CEE/" rel="next" title="H3Z in 2021 CEE">
                  H3Z in 2021 CEE <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






    <div class="comments utterances-container"></div>
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 2021 – 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa-solid fa-chess-king"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">GUO Songxiao</span>
</div>
<div class="busuanzi-count">
    <span class="post-meta-item" id="busuanzi_container_site_uv">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="Total Visitors">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-item" id="busuanzi_container_site_pv">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="Total Views">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/muse/" rel="noopener" target="_blank">NexT.Muse</a>
  </div>

    </div>
  </footer>

  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  
<script src="https://cdnjs.cloudflare.com/ajax/libs/hexo-generator-searchdb/1.4.0/search.js" integrity="sha256-vXZMYLEqsROAXkEw93GGIvaB2ab+QW6w3+1ahD9nXXA=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>

  <script class="next-config" data-name="pdf" type="application/json">{"object_url":{"url":"https://cdnjs.cloudflare.com/ajax/libs/pdfobject/2.2.7/pdfobject.min.js","integrity":"sha256-ph3Dk89VmuTVXG6x/RDzk53SU9LPdAh1tpv0UvnDZ2I="},"url":"/lib/pdf/web/viewer.html"}</script>
  <script src="/js/third-party/tags/pdf.js"></script>




  
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>




  

  <script class="next-config" data-name="enableMath" type="application/json">false</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.0/es5/tex-mml-chtml.js","integrity":"sha256-r+3itOMtGGjap0x+10hu6jW/gZCzxHsoKrOd7gyRSGY="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>


<script class="next-config" data-name="utterances" type="application/json">{"enable":true,"repo":"gsxgoldenlegendary/gsxgoldenlegendary.github.io","issue_term":"pathname","theme":"github-dark"}</script>
<script src="/js/third-party/comments/utterances.js"></script>

</body>
</html>
