{
    "code": "```verilog\nmodule TopModule(\n    input logic a,\n    input logic b,\n    input logic c,\n    input logic d,\n    output logic out_sop,\n    output logic out_pos\n);\n\n    // Sum-of-Products (SOP) form for minterms 2, 7, 15\n    assign out_sop = (~a & ~b & c & ~d) |  // 2: 0010\n                     (~a & b & c & d)   |  // 7: 0111\n                     (a & b & c & d);      // 15: 1111\n\n    // Product-of-Sums (POS) form for maxterms 0, 1, 4, 5, 6, 9, 10, 13, 14\n    assign out_pos = (a | b | ~c | d) &   // 0: 0000\n                     (a | b | ~c | ~d) &  // 1: 0001\n                     (a | ~b | c | d) &   // 4: 0100\n                     (a | ~b | c | ~d) &  // 5: 0101\n                     (a | ~b | ~c | d) &  // 6: 0110\n                     (~a | b | c | ~d) &  // 9: 1001\n                     (~a | b | ~c | d) &  // 10: 1010\n                     (~a | ~b | c | ~d) & // 13: 1101\n                     (~a | ~b | ~c | d);  // 14: 1110\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}