
*** Running vivado
    with args -log sha_hw.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sha_hw.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sha_hw.tcl -notrace
Command: synth_design -top sha_hw -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14574 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.227 ; gain = 70.996 ; free physical = 916 ; free virtual = 18263
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sha_hw' [/home/brancs/MEOCloud/CR/Get-Shaded-256/teste/teste.srcs/sources_1/imports/new/sha_hw.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sha_hw' (1#1) [/home/brancs/MEOCloud/CR/Get-Shaded-256/teste/teste.srcs/sources_1/imports/new/sha_hw.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.758 ; gain = 114.527 ; free physical = 920 ; free virtual = 18269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.758 ; gain = 114.527 ; free physical = 923 ; free virtual = 18271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.762 ; gain = 122.531 ; free physical = 922 ; free virtual = 18271
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[63]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/brancs/MEOCloud/CR/Get-Shaded-256/teste/teste.srcs/sources_1/imports/new/sha_hw.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.785 ; gain = 146.555 ; free physical = 902 ; free virtual = 18251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha_hw 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/brancs/MEOCloud/CR/Get-Shaded-256/teste/teste.srcs/sources_1/imports/new/sha_hw.vhd:76]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 676 ; free virtual = 18026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha_hw      | k[0]       | 64x32         | LUT            | 
|sha_hw      | k[0]       | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 679 ; free virtual = 18029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 678 ; free virtual = 18028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    14|
|4     |LUT2   |    62|
|5     |LUT3   |   188|
|6     |LUT4   |    62|
|7     |LUT5   |   114|
|8     |LUT6   |  1931|
|9     |MUXF7  |   832|
|10    |MUXF8  |   256|
|11    |FDRE   |  2472|
|12    |FDSE   |   136|
|13    |IBUF   |   515|
|14    |OBUF   |   263|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6886|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 677 ; free virtual = 18027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.285 ; gain = 443.055 ; free physical = 679 ; free virtual = 18029
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1624.293 ; gain = 443.055 ; free physical = 679 ; free virtual = 18029
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sha_hw' is not ideal for floorplanning, since the cellview 'sha_hw' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1686.457 ; gain = 518.602 ; free physical = 693 ; free virtual = 18044
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/Get-Shaded-256/teste/teste.runs/synth_1/sha_hw.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sha_hw_utilization_synth.rpt -pb sha_hw_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1710.469 ; gain = 0.000 ; free physical = 692 ; free virtual = 18044
INFO: [Common 17-206] Exiting Vivado at Sat May 26 16:39:13 2018...
