<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <title>Matt Hartnett – Resume (FPGA)</title>
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <style>
    /* --- Page --- */
    @page { size: letter; margin: 0.6in; }
    html, body { margin: 0; padding: 0; }
    body {
      font: 8.5pt/1.35 -apple-system, Segoe UI, Roboto, Helvetica, Arial, sans-serif;
      color: #1a1a1a;
      -webkit-print-color-adjust: exact;
      print-color-adjust: exact;
    }

    /* --- Layout --- */
    .wrap { max-width: 8.5in; margin: 0 auto; }
    section { margin-top: .55rem; }
    .muted { color: #555; }

    /* --- Header --- */
    header { margin-bottom: .25rem; }
    .name {
      font-size: 19pt;
      font-weight: 650;
      letter-spacing: .2px;
      margin: 0;
      text-align: center;
    }
    .contact {
      margin-top: .12rem;
      font-size: 9pt;
      color: #444;
      text-align: center;
    }
    .contact a { color: inherit; text-decoration: none; border-bottom: 1px dotted #bbb; }
    .contact a:hover { border-bottom-color: #666; }

    /* --- Section titles --- */
    h2 {
      font: 700 10.2pt/1.2 inherit;
      margin: .6rem 0 .2rem 0;
      padding-left: .35rem;
      border-left: 3px solid #c9c9c9;
      letter-spacing: .2px;
    }

    /* --- Experience block --- */
    .block { page-break-inside: avoid; margin-bottom: .35rem; }
    .row {
      display: flex;
      align-items: baseline;
      gap: .5rem;
      flex-wrap: nowrap;
    }
    .row .left { flex: 1 1 auto; min-width: 0; }
    .row .right {
      flex: 0 0 auto;
      white-space: nowrap;
      color: #555;
      font-variant-numeric: tabular-nums;
    }
    .role { font-weight: 700; }
    .place { color: #444; }
    .loc { color: #666; font-style: normal; }

    /* --- Lists --- */
    ul { margin: .18rem 0 .28rem 1.0rem; padding: 0; }
    li { margin: 0 0 .14rem 0; }

    /* --- Projects --- */
    .proj-title { font-weight: 700; margin-bottom: .05rem; }

    /* --- Skills list --- */
    .skills-list { margin: .18rem 0 .18rem 0; }
    .skills-list li { margin: 0 0 .1rem 0; }

    /* --- Print tweaks --- */
    @media print {
      a { color: inherit; text-decoration: none; }
    }
  </style>
</head>
<body>
  <div class="wrap">
    <header>
      <h1 class="name">Matt Hartnett</h1>
      <div class="contact">
        <a href="mailto:matthew.e.hartnett@gmail.com">matthew.e.hartnett@gmail.com</a>
        &nbsp;&middot;&nbsp;
        <a href="https://github.com/hartnettmatt">github.com/hartnettmatt</a>
        &nbsp;&middot;&nbsp;
        <a href="https://www.linkedin.com/in/hartnettmatt">linkedin.com/in/hartnettmatt</a>
      </div>
    </header>

    <!-- Skills -->
    <section>
      <h2>Skills</h2>
      <ul class="skills-list">
        <li><strong>Digital Design:</strong> SystemVerilog RTL, Vivado, DSP, High-Speed Interfaces, Tcl, VHDL, Quartus, Libero</li>
        <li><strong>Verification:</strong> SystemVerilog TB, cocotb, Verilator, xsim, ModelSim</li>
        <li><strong>Software:</strong> Python, C++, C, Java</li>
        <li><strong>Linux:</strong> Ubuntu, Fedora, Buildroot, Yocto, PetaLinux</li>
        <li><strong>Embedded:</strong> Embedded C, Codasip, Arduino, Raspberry&nbsp;Pi</li>
        <li><strong>Systems & Tools:</strong> Git, CI/CD, MATLAB, Simulink Real-Time, OpenCV, SVN</li>
        <li><strong>Debug:</strong> Simulation with TBs; on-hardware with logic analyzers, scopes, and related tools</li>
        <li><strong>Process:</strong> Agile PLM, Confluence, DOORS NG, OpenText MBPM</li>
      </ul>
    </section>

    <!-- Experience -->
    <section>
      <h2>Experience</h2>

      <div class="block">
        <div class="row">
          <div class="left">
            <div class="role">Embedded Systems Engineer <span class="place">• FIRST RF</span></div>
            <div class="loc">Boulder, CO</div>
          </div>
          <div class="right">10/2024–Present</div>
        </div>
        <ul>
          <li>Architected and implemented the FPGA/HDL stack for a production RADAR system, from module-level RTL to system integration; covered high-speed interfaces, on-chip processing, and device synchronization.</li>
          <li>Delivered a DSP pipeline that increased usable bandwidth 4×, improved SNR by ~20&nbsp;dB, reduced logic utilization, and lowered end-to-end latency; modeled in Python/NumPy and verified with exhaustive testbenches.</li>
          <li>Engineered a cycle-accurate, latency-constrained data path to meet strict RADAR timing; validated via simulation and on-hardware with embedded/software teams.</li>
          <li>Modernized HDL build flows (Verilator + cocotb); authored FIRST RF’s first cocotb testbenches and led team adoption.</li>
        </ul>
      </div>

      <div class="block">
        <div class="row">
          <div class="left">
            <div class="role">Electrical Engineer II <span class="place">• Laboratory for Atmospheric and Space Physics</span></div>
            <div class="loc">Boulder, CO</div>
          </div>
          <div class="right">06/2022–10/2024</div>
        </div>
        <ul>
          <li>Led electronic ground support equipment (EGSE) for NASA’s Libera mission; designed test systems integrating COTS equipment, custom PCBs, and FPGA logic.</li>
          <li>Built test racks end-to-end: specified/procured IT hardware, wrote control firmware, designed interface harnesses, and authored control software for long-duration, mission-critical testing.</li>
          <li>Owned projects from concept through qualification, navigating reviews and compliance, coordinating across teams for delivery readiness and long-term mission support.</li>
        </ul>
      </div>

      <div class="block">
        <div class="row">
          <div class="left">
            <div class="role">Electrical Engineering Intern <span class="place">• Laboratory for Atmospheric and Space Physics</span></div>
            <div class="loc">Boulder, CO</div>
          </div>
          <div class="right">01/2021–06/2022</div>
        </div>
        <ul>
          <li>Wrote low-level hardware-interface flight software for the Command &amp; Data Handling (C&amp;DH) unit on the SPRITE CubeSat mission.</li>
          <li>Developed an FPGA-based ground test solution with a simple, robust interface for rapid instrument verification.</li>
          <li>Implemented an image compression algorithm reducing data volume to ~10% of original, enabling TX requirements.</li>
        </ul>
      </div>
    </section>

    <!-- Education -->
    <section>
      <h2>Education</h2>

      <div class="block">
        <div class="row">
          <div class="left">
            <div class="role">MSEE, Embedded Systems Engineering <span class="place">• University of Colorado Boulder</span></div>
            <div class="loc">Boulder, CO</div>
          </div>
          <div class="right">08/2023–Present</div>
        </div>
      </div>

      <div class="block">
        <div class="row">
          <div class="left">
            <div class="role">BS, Electrical &amp; Computer Engineering <span class="place">• University of Colorado Boulder</span></div>
            <div class="loc">Boulder, CO</div>
          </div>
          <div class="right">08/2019–05/2022</div>
        </div>
      </div>
    </section>

    <!-- Projects -->
    <section>
      <h2>Projects</h2>

      <div class="block">
        <div class="proj-title">Skyler Phased Array RADAR</div>
        <ul>
          <li>Designed end-to-end DSP chain and datapath (filtering, decim/interp, mixing, 1&nbsp;Gb/s Ethernet framing); implemented cycle-accurate RTL with thorough TB coverage.</li>
          <li>Built layered verification (SystemVerilog TB + cocotb/Verilator) to catch interface, timing, and algorithmic defects early; mirrored tests on hardware for parity and product validation.</li>
          <li>Drove cross-functional bring-up with embedded/app software; closed timing on high-utilization designs within RADAR constraints.</li>
        </ul>
      </div>

      <div class="block">
        <div class="proj-title">Libera SSIM</div>
        <ul>
          <li>Led design of a high-reliability test fixture to validate Libera instrument performance.</li>
          <li>Created a rack that simulated JPSS-3 spacecraft with complete interface replication to support “test as you fly.”</li>
          <li>Integrated a precisely synchronized FPGA with &lt;10&nbsp;ns timing error.</li>
        </ul>
      </div>

      <div class="block">
        <div class="proj-title">Libera EL Lifetest</div>
        <ul>
          <li>Designed, implemented, and qualified the testbed for a five-year pre-flight motor verification lifespan test.</li>
          <li>Designed a custom interconnect PCB and harnesses to integrate dozens of components into a cohesive system.</li>
        </ul>
      </div>

      <div class="block">
        <div class="proj-title">5-Stage RISC-V Processor</div>
        <ul>
          <li>Built a functional processor in Codasip (C++), then adapted to synthesizable RTL with I/O management and off-chip RAM access.</li>
          <li>Achieved 100% verification coverage; full ISA support and ECC memory.</li>
        </ul>
      </div>
    </section>

  </div>
</body>
</html>
