
---------- Begin Simulation Statistics ----------
final_tick                                55244707000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695488                       # Number of bytes of host memory used
host_op_rate                                   359497                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.40                       # Real time elapsed on the host
host_tick_rate                              181484833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055245                       # Number of seconds simulated
sim_ticks                                 55244707000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.970049                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10044320                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16609848                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610258                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310225                       # Number of indirect misses.
system.cpu.branchPred.lookups                20717429                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050714                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1156                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.104894                       # CPI: cycles per instruction
system.cpu.discardedOps                        703652                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49970076                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17235333                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10034277                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2231714                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.905064                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        110489414                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955324     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646459     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534178     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431933                       # Class of committed instruction
system.cpu.tickCycles                       108257700                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          534                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        27633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        55508                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            132                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          806                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4863                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4863                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3020288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3020288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5093                       # Request fanout histogram
system.membus.respLayer1.occupancy          170543500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            32851000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5061                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22362                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        82141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 83388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       404480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     26847744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               27252224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             998                       # Total snoops (count)
system.tol2bus.snoopTraffic                    412672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023305                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.151331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28207     97.68%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    669      2.32%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28878                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          230530000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         233097995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3884500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22491                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22782                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 291                       # number of overall hits
system.l2.overall_hits::.cpu.data               22491                       # number of overall hits
system.l2.overall_hits::total                   22782                       # number of overall hits
system.l2.demand_misses::.cpu.inst                166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4932                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               166                       # number of overall misses
system.l2.overall_misses::.cpu.data              4932                       # number of overall misses
system.l2.overall_misses::total                  5098                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     19711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    607907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        627618500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     19711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    607907500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       627618500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            27423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27880                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           27423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27880                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.363239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.179849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.363239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.179849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118740.963855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123257.806164                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123110.729698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118740.963855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123257.806164                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123110.729698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 806                       # number of writebacks
system.l2.writebacks::total                       806                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    558090500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    576141500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    558090500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    576141500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.363239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.179667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182676                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.363239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.179667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182676                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 108740.963855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113271.869292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113124.190065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 108740.963855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113271.869292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113124.190065                       # average overall mshr miss latency
system.l2.replacements                            998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              254                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          254                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   198                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4863                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    599374500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     599374500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.960877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123252.004935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123252.004935                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    550744500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    550744500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.960877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 113252.004935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113252.004935                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     19711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.363239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.363239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118740.963855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118740.963855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.363239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.363239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 108740.963855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 108740.963855                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           69                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              69                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114781.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114781.250000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3360.823037                       # Cycle average of tags in use
system.l2.tags.total_refs                       54967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.790538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.047424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        98.024366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3262.751248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.796570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.820513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3593                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    444886                       # Number of tag accesses
system.l2.tags.data_accesses                   444886                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2522624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2607616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       412672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          412672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                806                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1538464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45662727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47201192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1538464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1538464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7469892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7469892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7469892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1538464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45662727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54671084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013807232750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               60744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6175                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        806                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              424                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1442963500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  203720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2206913500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35415.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54165.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35966                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    563.517730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   542.924995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.528196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36      0.67%      0.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6      0.11%      0.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      0.19%      0.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      0.62%      1.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4688     87.50%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.04%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      0.78%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          541     10.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     152.029851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.844495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1805.480130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          265     98.88%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.75%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.003731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.003656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.061085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              267     99.63%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2607616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  411712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2607616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               412672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55225020000                       # Total gap between requests
system.mem_ctrls.avgGap                    9361759.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2522624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       411712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1538464.128337217961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45662727.471792005002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7452514.862645574845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     66560000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2140353500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 714249342000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50120.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54301.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 110770679.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             19228020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             10219935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           146684160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           16871040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4360870800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4608212880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17333367360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26495454195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.601678                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45009748750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1844700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8390258250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             19028100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10113675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           144228000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16709220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4360870800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4470207900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17449582080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26470739775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.154316                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45313239500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1844700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8086767500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26010488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26010488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26010488                       # number of overall hits
system.cpu.icache.overall_hits::total        26010488                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          457                       # number of overall misses
system.cpu.icache.overall_misses::total           457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24110500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24110500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24110500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24110500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26010945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26010945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26010945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26010945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52758.205689                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52758.205689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52758.205689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52758.205689                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23653500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23653500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23653500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23653500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51758.205689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51758.205689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51758.205689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51758.205689                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26010488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26010488                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24110500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24110500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26010945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26010945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52758.205689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52758.205689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23653500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23653500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51758.205689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51758.205689                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           123.849268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26010945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               457                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          56916.728665                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   123.849268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         104044237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        104044237                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34672014                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34672014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34675374                       # number of overall hits
system.cpu.dcache.overall_hits::total        34675374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30677                       # number of overall misses
system.cpu.dcache.overall_misses::total         30677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1180764500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1180764500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1180764500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1180764500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34702684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34702684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34706051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34706051                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000884                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38499.005543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38499.005543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38490.220687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38490.220687                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25014                       # number of writebacks
system.cpu.dcache.writebacks::total             25014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        27420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        27420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        27423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27423                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    885326500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    885326500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    885739000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    885739000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32287.618527                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32287.618527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32299.128469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32299.128469                       # average overall mshr miss latency
system.cpu.dcache.replacements                  27295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20469189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20469189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    321037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    321037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20492532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20492532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13753.030887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13753.030887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    276267500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    276267500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12355.986404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12355.986404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14202825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14202825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    859727500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    859727500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117336.904599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117336.904599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    609059000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    609059000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 120343.607983                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 120343.607983                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3360                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3360                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002079                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002079                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       412500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       412500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000891                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000891                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       137500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       137500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.860842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34880961                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1271.960070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            300500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.860842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         139564283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        139564283                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  55244707000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
