TimeQuest Timing Analyzer report for CAMstreamVGA
Tue Jun 11 09:38:26 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[9]'
 15. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 16. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 17. Slow 1200mV 85C Model Setup: 'SW[1]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 19. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 22. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 23. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 24. Slow 1200mV 85C Model Hold: 'GPIO1_D[9]'
 25. Slow 1200mV 85C Model Hold: 'SW[1]'
 26. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 28. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 30. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 31. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 32. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 33. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 34. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 36. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 38. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 39. Slow 1200mV 85C Model Recovery: 'GPIO1_D[9]'
 40. Slow 1200mV 85C Model Removal: 'GPIO1_D[9]'
 41. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 42. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[9]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[1]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 52. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 53. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 54. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 55. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 56. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Slow 1200mV 85C Model Metastability Report
 64. Slow 1200mV 0C Model Fmax Summary
 65. Slow 1200mV 0C Model Setup Summary
 66. Slow 1200mV 0C Model Hold Summary
 67. Slow 1200mV 0C Model Recovery Summary
 68. Slow 1200mV 0C Model Removal Summary
 69. Slow 1200mV 0C Model Minimum Pulse Width Summary
 70. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 72. Slow 1200mV 0C Model Setup: 'GPIO1_D[9]'
 73. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 74. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 75. Slow 1200mV 0C Model Setup: 'SW[1]'
 76. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 77. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 78. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 79. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 80. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 81. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 82. Slow 1200mV 0C Model Hold: 'GPIO1_D[9]'
 83. Slow 1200mV 0C Model Hold: 'SW[1]'
 84. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 86. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 87. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 88. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 89. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 90. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 91. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 92. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 93. Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 94. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 95. Slow 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 96. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 97. Slow 1200mV 0C Model Recovery: 'GPIO1_D[9]'
 98. Slow 1200mV 0C Model Removal: 'GPIO1_D[9]'
 99. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
100. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
101. Slow 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[1]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
109. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
115. Setup Times
116. Hold Times
117. Clock to Output Times
118. Minimum Clock to Output Times
119. Propagation Delay
120. Minimum Propagation Delay
121. Slow 1200mV 0C Model Metastability Report
122. Fast 1200mV 0C Model Setup Summary
123. Fast 1200mV 0C Model Hold Summary
124. Fast 1200mV 0C Model Recovery Summary
125. Fast 1200mV 0C Model Removal Summary
126. Fast 1200mV 0C Model Minimum Pulse Width Summary
127. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
128. Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
129. Fast 1200mV 0C Model Setup: 'GPIO1_D[9]'
130. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
131. Fast 1200mV 0C Model Setup: 'SW[1]'
132. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
133. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
134. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
135. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
136. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
137. Fast 1200mV 0C Model Setup: 'CLOCK_50'
138. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
139. Fast 1200mV 0C Model Hold: 'GPIO1_D[9]'
140. Fast 1200mV 0C Model Hold: 'SW[1]'
141. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
142. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
143. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
144. Fast 1200mV 0C Model Hold: 'CLOCK_50'
145. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
146. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
147. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
148. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
149. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
150. Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
151. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
152. Fast 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
153. Fast 1200mV 0C Model Recovery: 'GPIO1_D[9]'
154. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
155. Fast 1200mV 0C Model Removal: 'GPIO1_D[9]'
156. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
157. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
158. Fast 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
159. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[1]'
161. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
162. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
163. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
164. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
165. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
172. Setup Times
173. Hold Times
174. Clock to Output Times
175. Minimum Clock to Output Times
176. Propagation Delay
177. Minimum Propagation Delay
178. Fast 1200mV 0C Model Metastability Report
179. Multicorner Timing Analysis Summary
180. Setup Times
181. Hold Times
182. Clock to Output Times
183. Minimum Clock to Output Times
184. Propagation Delay
185. Minimum Propagation Delay
186. Board Trace Model Assignments
187. Input Transition Times
188. Slow Corner Signal Integrity Metrics
189. Fast Corner Signal Integrity Metrics
190. Setup Transfers
191. Hold Transfers
192. Recovery Transfers
193. Removal Transfers
194. Report TCCS
195. Report RSKM
196. Unconstrained Paths
197. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] }                ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 19.864 ; 50.34 MHz  ; 0.000 ; 9.932  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[9]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[9] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
; SW[1]                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[1] }                                               ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 51.44 MHz  ; 51.44 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 121.33 MHz ; 121.33 MHz      ; GPIO1_D[9]                                        ;      ;
; 173.19 MHz ; 173.19 MHz      ; div800k:DIV800|Qaux[5]                            ;      ;
; 230.84 MHz ; 230.84 MHz      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;      ;
; 360.1 MHz  ; 360.1 MHz       ; SCCBdrive:SCCBdriver|clk400data                   ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -14.192 ; -1003.483     ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -5.489  ; -890.793      ;
; GPIO1_D[9]                                        ; -4.567  ; -1044.668     ;
; div800k:DIV800|Qaux[5]                            ; -2.387  ; -6.537        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.777  ; -26.269       ;
; SW[1]                                             ; -1.522  ; -95.560       ;
; div800k:DIV800|Qaux[3]                            ; 0.010   ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.018   ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.081   ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.103   ; 0.000         ;
; CLOCK_50                                          ; 0.156   ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.275   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.619 ; -734.611      ;
; SW[1]                                             ; -1.581 ; -239.238      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.575 ; -1.721        ;
; div800k:DIV800|Qaux[5]                            ; -0.316 ; -0.588        ;
; div800k:DIV800|Qaux[4]                            ; -0.145 ; -0.145        ;
; div800k:DIV800|Qaux[0]                            ; -0.073 ; -0.073        ;
; CLOCK_50                                          ; -0.070 ; -0.070        ;
; div800k:DIV800|Qaux[2]                            ; -0.010 ; -0.010        ;
; div800k:DIV800|Qaux[1]                            ; 0.120  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.128  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.151  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.558  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -1.890 ; -99.259       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.244 ; -4.677        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.224 ; -7.272        ;
; GPIO1_D[9]                                        ; -0.573 ; -7.754        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.443 ; -275.515      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.107 ; -1.605        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.273  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.718  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.000 ; -669.100      ;
; SW[1]                                             ; -3.000 ; -3.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -2.174 ; -389.232      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.472  ; 0.000         ;
; CLOCK_50                                          ; 4.674  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.661  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -14.192 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.474      ;
; -14.191 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.473      ;
; -14.189 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.471      ;
; -14.140 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.714      ;
; -14.139 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.713      ;
; -14.137 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.711      ;
; -14.129 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.411      ;
; -14.127 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.450      ;
; -14.126 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.408      ;
; -14.126 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.449      ;
; -14.124 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.447      ;
; -14.077 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.651      ;
; -14.074 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.648      ;
; -14.072 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.494     ; 8.521      ;
; -14.071 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.494     ; 8.520      ;
; -14.069 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.494     ; 8.518      ;
; -14.064 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.387      ;
; -14.061 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.384      ;
; -14.014 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.164     ; 7.793      ;
; -14.014 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.127     ; 7.830      ;
; -14.013 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.164     ; 7.792      ;
; -14.013 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.127     ; 7.829      ;
; -14.011 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.164     ; 7.790      ;
; -14.011 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.127     ; 7.827      ;
; -14.009 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.494     ; 8.458      ;
; -14.008 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.916     ; 8.035      ;
; -14.007 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.916     ; 8.034      ;
; -14.006 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.494     ; 8.455      ;
; -14.005 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.916     ; 8.032      ;
; -13.996 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.785     ; 8.154      ;
; -13.995 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.785     ; 8.153      ;
; -13.993 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.785     ; 8.151      ;
; -13.953 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.662     ; 8.234      ;
; -13.952 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.662     ; 8.233      ;
; -13.952 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.662     ; 8.233      ;
; -13.951 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.164     ; 7.730      ;
; -13.951 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.127     ; 7.767      ;
; -13.948 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.164     ; 7.727      ;
; -13.948 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.127     ; 7.764      ;
; -13.945 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.916     ; 7.972      ;
; -13.942 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.916     ; 7.969      ;
; -13.933 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.785     ; 8.091      ;
; -13.930 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.785     ; 8.088      ;
; -13.901 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.370     ; 7.474      ;
; -13.900 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.370     ; 7.473      ;
; -13.900 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.370     ; 7.473      ;
; -13.888 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.621     ; 8.210      ;
; -13.887 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.621     ; 8.209      ;
; -13.887 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.621     ; 8.209      ;
; -13.885 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.340     ; 8.488      ;
; -13.884 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.166      ;
; -13.884 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.340     ; 8.487      ;
; -13.882 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.164      ;
; -13.882 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.340     ; 8.485      ;
; -13.859 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.492     ; 8.310      ;
; -13.858 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.492     ; 8.309      ;
; -13.856 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.492     ; 8.307      ;
; -13.849 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.306     ; 7.486      ;
; -13.848 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.306     ; 7.485      ;
; -13.847 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.272     ; 8.518      ;
; -13.846 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.306     ; 7.483      ;
; -13.846 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.272     ; 8.517      ;
; -13.844 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.272     ; 8.515      ;
; -13.842 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.173     ; 8.612      ;
; -13.841 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.173     ; 8.611      ;
; -13.839 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.173     ; 8.609      ;
; -13.837 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.607     ; 7.173      ;
; -13.836 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.607     ; 7.172      ;
; -13.834 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.607     ; 7.170      ;
; -13.833 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.495     ; 8.281      ;
; -13.832 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.495     ; 8.280      ;
; -13.832 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.495     ; 8.280      ;
; -13.832 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.406      ;
; -13.830 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.369     ; 7.404      ;
; -13.822 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.340     ; 8.425      ;
; -13.821 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.661     ; 8.103      ;
; -13.819 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.340     ; 8.422      ;
; -13.819 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.142      ;
; -13.817 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.620     ; 8.140      ;
; -13.812 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.003     ; 8.752      ;
; -13.811 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.003     ; 8.751      ;
; -13.809 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.003     ; 8.749      ;
; -13.796 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.492     ; 8.247      ;
; -13.793 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.492     ; 8.244      ;
; -13.792 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.404     ; 8.331      ;
; -13.791 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.404     ; 8.330      ;
; -13.791 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.260     ; 8.474      ;
; -13.790 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.260     ; 8.473      ;
; -13.789 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.404     ; 8.328      ;
; -13.788 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.260     ; 8.471      ;
; -13.786 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.306     ; 7.423      ;
; -13.784 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.272     ; 8.455      ;
; -13.783 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.306     ; 7.420      ;
; -13.781 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.272     ; 8.452      ;
; -13.779 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.173     ; 8.549      ;
; -13.778 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.924     ; 8.797      ;
; -13.777 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.924     ; 8.796      ;
; -13.776 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.173     ; 8.546      ;
; -13.775 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -6.165     ; 7.553      ;
; -13.775 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.924     ; 8.794      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -5.489 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.040     ; 2.467      ;
; -5.459 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.029     ; 2.448      ;
; -5.459 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.029     ; 2.448      ;
; -5.457 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.024     ; 2.451      ;
; -5.440 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.030     ; 2.428      ;
; -5.440 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.039     ; 2.419      ;
; -5.440 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.039     ; 2.419      ;
; -5.438 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.034     ; 2.422      ;
; -5.427 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.024     ; 2.421      ;
; -5.410 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.040     ; 2.388      ;
; -5.408 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.035     ; 2.391      ;
; -5.401 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.031     ; 2.388      ;
; -5.401 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.031     ; 2.388      ;
; -5.399 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.026     ; 2.391      ;
; -5.386 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.030     ; 2.374      ;
; -5.386 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.030     ; 2.374      ;
; -5.384 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.025     ; 2.377      ;
; -5.374 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.024     ; 2.368      ;
; -5.372 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.019     ; 2.371      ;
; -5.363 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.030     ; 2.351      ;
; -5.361 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.025     ; 2.354      ;
; -5.352 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.917     ; 2.453      ;
; -5.349 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.941     ; 2.426      ;
; -5.348 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.918     ; 2.448      ;
; -5.342 ; RAMs_drive:RAM_controller|writeDir_8[11]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.065     ; 2.295      ;
; -5.330 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.031     ; 2.317      ;
; -5.325 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.031     ; 2.312      ;
; -5.323 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.026     ; 2.315      ;
; -5.292 ; RAMs_drive:RAM_controller|writeDir_8[11]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -4.066     ; 2.244      ;
; -5.290 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.932     ; 2.376      ;
; -5.267 ; RAMs_drive:RAM_controller|writeDir_8[5]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.950     ; 2.335      ;
; -5.263 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.934     ; 2.347      ;
; -5.243 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.940     ; 2.321      ;
; -5.236 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.941     ; 2.313      ;
; -5.233 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.919     ; 2.332      ;
; -5.207 ; RAMs_drive:RAM_controller|writeDir_8[5]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.942     ; 2.283      ;
; -5.197 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.939     ; 2.276      ;
; -5.189 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.949     ; 3.258      ;
; -5.189 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.949     ; 3.258      ;
; -5.187 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.944     ; 3.261      ;
; -5.174 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.916     ; 2.276      ;
; -5.169 ; RAMs_drive:RAM_controller|writeDir_8[12]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.888     ; 2.299      ;
; -5.167 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.837     ; 3.348      ;
; -5.167 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.837     ; 3.348      ;
; -5.165 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.832     ; 3.351      ;
; -5.163 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.811     ; 3.370      ;
; -5.163 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.811     ; 3.370      ;
; -5.161 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.806     ; 3.373      ;
; -5.155 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.824     ; 3.349      ;
; -5.155 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.824     ; 3.349      ;
; -5.153 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.819     ; 3.352      ;
; -5.153 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.938     ; 2.233      ;
; -5.152 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.829     ; 3.341      ;
; -5.152 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.829     ; 3.341      ;
; -5.151 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.821     ; 3.348      ;
; -5.151 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.821     ; 3.348      ;
; -5.150 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.824     ; 3.344      ;
; -5.149 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.816     ; 3.351      ;
; -5.147 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.940     ; 3.225      ;
; -5.147 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.940     ; 3.225      ;
; -5.145 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.935     ; 3.228      ;
; -5.143 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.966     ; 3.195      ;
; -5.143 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.966     ; 3.195      ;
; -5.141 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.961     ; 3.198      ;
; -5.140 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.947     ; 2.211      ;
; -5.138 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.907     ; 2.249      ;
; -5.136 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.821     ; 3.333      ;
; -5.136 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.821     ; 3.333      ;
; -5.134 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.816     ; 3.336      ;
; -5.131 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.840     ; 3.309      ;
; -5.131 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.840     ; 3.309      ;
; -5.130 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.958     ; 3.190      ;
; -5.129 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.835     ; 3.312      ;
; -5.129 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.934     ; 2.213      ;
; -5.129 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.820     ; 3.327      ;
; -5.129 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.820     ; 3.327      ;
; -5.127 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.951     ; 3.194      ;
; -5.127 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.951     ; 3.194      ;
; -5.127 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.815     ; 3.330      ;
; -5.126 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.955     ; 3.189      ;
; -5.125 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.812     ; 3.331      ;
; -5.125 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.824     ; 3.319      ;
; -5.125 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.946     ; 3.197      ;
; -5.122 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.958     ; 3.182      ;
; -5.122 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.958     ; 3.182      ;
; -5.120 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.953     ; 3.185      ;
; -5.120 ; RAMs_drive:RAM_controller|writeDir_8[8]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.942     ; 2.196      ;
; -5.119 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.812     ; 3.325      ;
; -5.117 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.807     ; 3.328      ;
; -5.117 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.958     ; 3.177      ;
; -5.115 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.953     ; 3.180      ;
; -5.113 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.953     ; 3.178      ;
; -5.113 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.953     ; 3.178      ;
; -5.111 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.948     ; 3.181      ;
; -5.110 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.950     ; 3.178      ;
; -5.110 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.950     ; 3.178      ;
; -5.108 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.945     ; 3.181      ;
; -5.105 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.946     ; 3.177      ;
; -5.105 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.942     ; 3.181      ;
; -5.103 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.955     ; 3.166      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.567 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.670      ;
; -4.562 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.665      ;
; -4.502 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.605      ;
; -4.483 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.597      ;
; -4.478 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.592      ;
; -4.418 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.532      ;
; -4.382 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.485      ;
; -4.370 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.074      ; 8.823      ;
; -4.344 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.447      ;
; -4.326 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.429      ;
; -4.298 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.412      ;
; -4.292 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.406      ;
; -4.280 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.074      ; 8.733      ;
; -4.242 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.356      ;
; -4.231 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.334      ;
; -4.174 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.074      ; 8.627      ;
; -4.147 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.261      ;
; -4.097 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.211      ;
; -4.082 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 8.185      ;
; -4.051 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.074      ; 8.504      ;
; -4.049 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.468      ; 8.229      ;
; -4.044 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.468      ; 8.224      ;
; -4.024 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.670      ;
; -4.019 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.665      ;
; -4.006 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.188      ;
; -4.001 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.183      ;
; -3.998 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.471      ; 8.183      ;
; -3.993 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.471      ; 8.178      ;
; -3.984 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.468      ; 8.164      ;
; -3.959 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.605      ;
; -3.958 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.582      ; 8.143      ;
; -3.953 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.582      ; 8.138      ;
; -3.952 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.137      ;
; -3.947 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.132      ;
; -3.941 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.123      ;
; -3.940 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.597      ;
; -3.935 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.592      ;
; -3.933 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.471      ; 8.118      ;
; -3.926 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.108      ;
; -3.921 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.103      ;
; -3.911 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.074      ; 8.364      ;
; -3.900 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.080      ;
; -3.895 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.075      ;
; -3.893 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.582      ; 8.078      ;
; -3.888 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.014      ; 8.928      ;
; -3.887 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.072      ;
; -3.875 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.532      ;
; -3.864 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.468      ; 8.044      ;
; -3.861 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.043      ;
; -3.839 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.485      ;
; -3.835 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.015      ;
; -3.821 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 8.003      ;
; -3.813 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.471      ; 7.998      ;
; -3.808 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.468      ; 7.988      ;
; -3.801 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.447      ;
; -3.783 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.429      ;
; -3.773 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.582      ; 7.958      ;
; -3.767 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.952      ;
; -3.765 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.947      ;
; -3.765 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.889      ; 8.897      ;
; -3.757 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.471      ; 7.942      ;
; -3.755 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 7.858      ;
; -3.755 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.412      ;
; -3.749 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.406      ;
; -3.741 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.923      ;
; -3.727 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.042      ; 8.204      ;
; -3.717 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.582      ; 7.902      ;
; -3.715 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.895      ;
; -3.713 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.468      ; 7.893      ;
; -3.711 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.896      ;
; -3.708 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.073      ; 8.160      ;
; -3.699 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.356      ;
; -3.692 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 7.806      ;
; -3.688 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.334      ;
; -3.685 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.867      ;
; -3.670 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.852      ;
; -3.670 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.890      ; 8.705      ;
; -3.665 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 7.768      ;
; -3.662 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.471      ; 7.847      ;
; -3.659 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.839      ;
; -3.655 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.464      ; 7.807      ;
; -3.625 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.890      ; 8.660      ;
; -3.622 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.582      ; 7.807      ;
; -3.621 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.791     ; 3.358      ;
; -3.621 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.791     ; 3.358      ;
; -3.621 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.889      ; 8.753      ;
; -3.620 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.802      ;
; -3.620 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.890      ; 8.655      ;
; -3.616 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.801      ;
; -3.613 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.464      ; 7.754      ;
; -3.612 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.785     ; 3.355      ;
; -3.612 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.785     ; 3.355      ;
; -3.604 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.469      ; 8.261      ;
; -3.597 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.889      ; 8.729      ;
; -3.590 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.772      ;
; -3.588 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.074      ; 8.794      ;
; -3.588 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.072      ; 8.039      ;
; -3.581 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.426      ; 7.695      ;
; -3.564 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.470      ; 7.744      ;
; -3.563 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.014      ; 8.603      ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.387 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.402     ; 1.480      ;
; -2.227 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.403     ; 1.319      ;
; -2.090 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.402     ; 1.183      ;
; -1.899 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.010      ; 2.404      ;
; -1.743 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.479     ; 1.259      ;
; -0.786 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.137     ; 1.144      ;
; -0.784 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.137     ; 1.142      ;
; -0.681 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 1.616      ;
; -0.404 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.064     ; 1.335      ;
; -0.390 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 1.325      ;
; -0.151 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 1.086      ;
; -0.145 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 1.080      ;
; 0.105  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.214      ; 1.604      ;
; 0.208  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.469      ; 2.965      ;
; 0.217  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.540      ; 3.017      ;
; 0.276  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 0.659      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.298  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.060     ; 0.637      ;
; 0.355  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.214      ; 1.354      ;
; 0.357  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.214      ; 1.352      ;
; 0.424  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.108      ; 1.179      ;
; 0.728  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.540      ; 3.006      ;
; 0.931  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.469      ; 2.742      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.777 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.945     ; 0.827      ;
; -1.660 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.945     ; 0.710      ;
; -1.388 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 2.319      ;
; -0.699 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.631      ;
; -0.698 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.630      ;
; -0.698 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.630      ;
; -0.697 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.629      ;
; -0.693 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.625      ;
; -0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.620      ;
; -0.680 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.612      ;
; -0.679 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.611      ;
; -0.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.610      ;
; -0.673 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.605      ;
; -0.672 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.604      ;
; -0.672 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.604      ;
; -0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.601      ;
; -0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.599      ;
; -0.567 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.501      ;
; -0.532 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.464      ;
; -0.453 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.384      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.383      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.383      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.382      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.382      ;
; -0.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.381      ;
; -0.448 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.379      ;
; -0.443 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.374      ;
; -0.442 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.373      ;
; -0.440 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.371      ;
; -0.436 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.367      ;
; -0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.364      ;
; -0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.366      ;
; -0.421 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.354      ;
; -0.405 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.338      ;
; -0.404 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.337      ;
; -0.402 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.335      ;
; -0.400 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.333      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.324      ;
; -0.390 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.323      ;
; -0.385 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.318      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.300      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.300      ;
; -0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.298      ;
; -0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.298      ;
; -0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.296      ;
; -0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.296      ;
; -0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.296      ;
; -0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.295      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.290      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.288      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.288      ;
; -0.290 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.225      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.152      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.150      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.150      ;
; -0.215 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.149      ;
; -0.209 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.142      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.141      ;
; -0.207 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.140      ;
; -0.204 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.137      ;
; -0.201 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.134      ;
; -0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.126      ;
; -0.187 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.120      ;
; -0.185 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.118      ;
; -0.152 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.084      ;
; -0.149 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.081      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.056      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.027      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.990      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.988      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.986      ;
; -0.047 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.979      ;
; -0.042 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.974      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.974      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.970      ;
; -0.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.970      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.021 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.953      ;
; -0.013 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.121      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.932      ;
; 0.016  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.092      ;
; 0.020  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.088      ;
; 0.102  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.006      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.005      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.005      ;
; 0.104  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.004      ;
; 0.105  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.828      ;
; 0.105  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.828      ;
; 0.105  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 1.003      ;
; 0.106  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.827      ;
; 0.106  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.827      ;
; 0.106  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.827      ;
; 0.107  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.826      ;
; 0.108  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.825      ;
; 0.109  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.824      ;
; 0.109  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 0.999      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 0.997      ;
; 0.112  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.113      ; 0.996      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[1]'                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.522 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 4.017      ;
; -1.451 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.946      ;
; -1.441 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.936      ;
; -1.367 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.862      ;
; -1.350 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.845      ;
; -1.234 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.729      ;
; -1.224 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.719      ;
; -1.176 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.671      ;
; -1.087 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.884      ;
; -1.052 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.681      ;
; -1.045 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.540      ;
; -1.016 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.813      ;
; -1.010 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.641      ;
; -1.006 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.803      ;
; -0.998 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.553      ;
; -0.997 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.761      ;
; -0.981 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.610      ;
; -0.971 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.600      ;
; -0.939 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.570      ;
; -0.933 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.730      ;
; -0.929 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.560      ;
; -0.927 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.482      ;
; -0.926 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.555      ;
; -0.926 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.690      ;
; -0.917 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.620      ; 4.258      ;
; -0.917 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.472      ;
; -0.916 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.713      ;
; -0.916 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.680      ;
; -0.909 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.538      ;
; -0.886 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.517      ;
; -0.881 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.436      ;
; -0.872 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.636      ;
; -0.869 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.500      ;
; -0.864 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.419      ;
; -0.855 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.619      ;
; -0.849 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.731      ; 4.300      ;
; -0.846 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.620      ; 4.187      ;
; -0.842 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.885      ; 3.439      ;
; -0.837 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.887      ; 3.439      ;
; -0.836 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.620      ; 4.177      ;
; -0.830 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.072      ; 3.439      ;
; -0.825 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.945      ; 4.485      ;
; -0.809 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.525      ; 4.048      ;
; -0.803 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.086      ; 3.435      ;
; -0.799 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.596      ;
; -0.795 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.753      ; 4.428      ;
; -0.795 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[151] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.928      ; 4.441      ;
; -0.795 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.033      ; 3.290      ;
; -0.790 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.930      ; 4.439      ;
; -0.789 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.586      ;
; -0.786 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[37]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.121      ; 3.786      ;
; -0.784 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.508      ; 4.011      ;
; -0.784 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[237] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.939      ; 3.332      ;
; -0.778 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.731      ; 4.229      ;
; -0.772 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[219] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.260      ; 3.637      ;
; -0.772 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[133] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.654      ; 4.142      ;
; -0.771 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.885      ; 3.368      ;
; -0.769 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[229] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.235      ; 3.721      ;
; -0.768 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.731      ; 4.219      ;
; -0.766 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.887      ; 3.368      ;
; -0.765 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.620      ; 4.106      ;
; -0.764 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.393      ;
; -0.762 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.908      ; 3.391      ;
; -0.761 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.885      ; 3.358      ;
; -0.759 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.072      ; 3.368      ;
; -0.756 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.887      ; 3.358      ;
; -0.754 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.945      ; 4.414      ;
; -0.749 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.072      ; 3.358      ;
; -0.748 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.620      ; 4.089      ;
; -0.744 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[224] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.253      ; 3.717      ;
; -0.744 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.945      ; 4.404      ;
; -0.741 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.665      ; 3.538      ;
; -0.740 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[204] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.103      ; 4.378      ;
; -0.740 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[113] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.278      ; 3.623      ;
; -0.738 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.525      ; 3.977      ;
; -0.737 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[123] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.357      ; 3.811      ;
; -0.732 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[110] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.241      ; 3.577      ;
; -0.732 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.086      ; 3.364      ;
; -0.728 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.525      ; 3.967      ;
; -0.724 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.753      ; 4.357      ;
; -0.724 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[151] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.928      ; 4.370      ;
; -0.723 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[210] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.431      ; 4.873      ;
; -0.722 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[202] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.193      ; 3.553      ;
; -0.722 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.353      ;
; -0.722 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.029      ; 3.353      ;
; -0.722 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.086      ; 3.354      ;
; -0.721 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.282      ; 3.720      ;
; -0.719 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.930      ; 4.368      ;
; -0.717 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.272      ;
; -0.715 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[37]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.121      ; 3.715      ;
; -0.714 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.753      ; 4.347      ;
; -0.714 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[151] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.928      ; 4.360      ;
; -0.713 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.508      ; 3.940      ;
; -0.713 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[237] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.939      ; 3.261      ;
; -0.712 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[137] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.719      ; 4.139      ;
; -0.710 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.124      ; 3.265      ;
; -0.709 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.473      ;
; -0.709 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.930      ; 4.358      ;
; -0.708 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.215      ; 3.472      ;
; -0.707 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[27]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.005      ; 3.585      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.010 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.745      ; 1.449      ;
; 0.563 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.745      ; 1.396      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.018 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.745      ; 1.441      ;
; 0.571 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.745      ; 1.388      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.081 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.924      ; 2.557      ;
; 0.568 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.924      ; 2.570      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.103 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 1.248      ; 1.859      ;
; 0.618 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 1.248      ; 1.844      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.156 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.159      ;
; 0.648 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.167      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.275 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.091      ; 1.520      ;
; 0.757 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.091      ; 1.538      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.619 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.821      ; 2.439      ;
; -4.298 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.809      ; 2.748      ;
; -4.163 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.810      ; 2.884      ;
; -4.086 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 2.959      ;
; -4.078 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 2.967      ;
; -4.068 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 2.977      ;
; -4.060 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.810      ; 2.987      ;
; -3.983 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.823      ; 3.077      ;
; -3.977 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 3.068      ;
; -3.972 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.810      ; 3.075      ;
; -3.934 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 3.111      ;
; -3.897 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 3.148      ;
; -3.849 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 7.133      ; 3.471      ;
; -3.847 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 7.133      ; 3.473      ;
; -3.847 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 7.133      ; 3.473      ;
; -3.803 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.175      ; 3.448      ;
; -3.737 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.810      ; 3.310      ;
; -3.702 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.808      ; 3.343      ;
; -3.638 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.162      ; 3.600      ;
; -3.594 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.810      ; 3.453      ;
; -3.504 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.872      ; 3.448      ;
; -3.408 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.024      ; 3.692      ;
; -3.366 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.173      ; 3.883      ;
; -3.339 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.859      ; 3.600      ;
; -3.323 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.025      ; 3.778      ;
; -3.282 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.063      ;
; -3.277 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.086      ; 4.076      ;
; -3.276 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.087      ; 4.078      ;
; -3.276 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.079      ;
; -3.256 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.100      ; 3.920      ;
; -3.255 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.090      ; 4.102      ;
; -3.255 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.090      ; 4.102      ;
; -3.253 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.097      ; 3.920      ;
; -3.250 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.089      ; 4.106      ;
; -3.250 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.089      ; 4.106      ;
; -3.250 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.074      ; 4.091      ;
; -3.245 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.082      ; 4.104      ;
; -3.239 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.082      ; 4.110      ;
; -3.222 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.084      ; 4.129      ;
; -3.214 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.141      ;
; -3.209 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.087      ; 4.145      ;
; -3.202 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.827      ; 3.862      ;
; -3.201 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.099      ; 4.165      ;
; -3.201 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.099      ; 4.165      ;
; -3.201 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 4.035      ;
; -3.199 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.090      ; 4.158      ;
; -3.199 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.097      ; 3.974      ;
; -3.195 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.086      ; 4.158      ;
; -3.190 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.074      ; 4.151      ;
; -3.189 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.069      ; 4.147      ;
; -3.187 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.158      ;
; -3.187 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.158      ;
; -3.185 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.090      ; 4.172      ;
; -3.182 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.093      ; 4.178      ;
; -3.174 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.087      ; 4.180      ;
; -3.170 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.185      ;
; -3.167 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.178      ;
; -3.166 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.076      ; 4.177      ;
; -3.165 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.072      ; 4.174      ;
; -3.153 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.192      ;
; -3.152 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.095      ; 4.210      ;
; -3.152 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.095      ; 4.210      ;
; -3.150 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.079      ; 4.196      ;
; -3.147 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.100      ; 4.220      ;
; -3.147 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.100      ; 4.220      ;
; -3.147 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.081      ; 4.201      ;
; -3.143 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.081      ; 4.205      ;
; -3.136 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.079      ; 4.210      ;
; -3.136 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.079      ; 4.210      ;
; -3.135 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.210      ;
; -3.131 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.099      ; 4.235      ;
; -3.130 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.098      ; 4.235      ;
; -3.130 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.098      ; 4.235      ;
; -3.127 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.083      ; 4.223      ;
; -3.125 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.230      ;
; -3.121 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.234      ;
; -3.111 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.076      ; 4.232      ;
; -3.110 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.081      ; 4.238      ;
; -3.110 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.077      ; 4.234      ;
; -3.109 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.721      ; 3.692      ;
; -3.109 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.246      ;
; -3.091 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.072      ; 4.248      ;
; -3.090 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.098      ; 4.275      ;
; -3.082 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.824      ; 3.979      ;
; -3.078 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.084      ; 4.273      ;
; -3.078 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.098      ; 4.287      ;
; -3.073 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.272      ;
; -3.071 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.085      ; 4.281      ;
; -3.067 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.870      ; 3.883      ;
; -3.065 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.087      ; 4.289      ;
; -3.063 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.292      ;
; -3.059 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 4.177      ;
; -3.058 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.095      ; 4.304      ;
; -3.053 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.079      ; 4.293      ;
; -3.051 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.090      ; 4.306      ;
; -3.048 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 4.297      ;
; -3.044 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.685      ; 4.717      ;
; -3.042 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.313      ;
; -3.042 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.088      ; 4.313      ;
; -3.039 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.090      ; 4.318      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[1]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.581 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.865      ; 2.814      ;
; -1.545 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.554      ; 3.539      ;
; -1.534 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.092      ; 3.088      ;
; -1.515 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.742      ; 2.757      ;
; -1.504 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.733      ; 2.759      ;
; -1.502 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.010      ; 3.038      ;
; -1.462 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.696      ; 3.764      ;
; -1.462 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.759      ; 3.827      ;
; -1.440 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.022      ; 3.112      ;
; -1.434 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.504      ; 2.600      ;
; -1.434 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.865      ; 2.961      ;
; -1.430 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.314      ; 3.414      ;
; -1.429 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.794      ; 3.895      ;
; -1.420 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.175      ; 3.285      ;
; -1.410 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.865      ; 2.985      ;
; -1.405 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.186      ; 3.311      ;
; -1.401 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.397      ;
; -1.395 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.554      ; 3.689      ;
; -1.391 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.778      ; 2.917      ;
; -1.391 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.882      ; 3.021      ;
; -1.384 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.997      ; 4.143      ;
; -1.375 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[181] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.884      ; 3.039      ;
; -1.374 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.554      ; 3.710      ;
; -1.365 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[126] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.928      ; 3.093      ;
; -1.365 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[34]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.958      ; 3.123      ;
; -1.364 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.092      ; 3.258      ;
; -1.363 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.092      ; 3.259      ;
; -1.363 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.742      ; 2.909      ;
; -1.351 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.733      ; 2.912      ;
; -1.344 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.742      ; 2.928      ;
; -1.336 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[193] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.796      ; 2.990      ;
; -1.336 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.917      ; 3.111      ;
; -1.333 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.733      ; 2.930      ;
; -1.332 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[201] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.544      ; 2.742      ;
; -1.332 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[195] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.788      ; 2.986      ;
; -1.331 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.010      ; 3.209      ;
; -1.329 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[121] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.797      ; 2.998      ;
; -1.329 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[194] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.794      ; 2.995      ;
; -1.326 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.537      ; 2.741      ;
; -1.319 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.914      ; 3.125      ;
; -1.315 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.696      ; 3.911      ;
; -1.314 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.624      ; 2.840      ;
; -1.313 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[28]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.793      ; 3.010      ;
; -1.312 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.022      ; 3.240      ;
; -1.310 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[162] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.680      ; 2.900      ;
; -1.309 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.010      ; 3.231      ;
; -1.303 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[228] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.808      ; 3.035      ;
; -1.300 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[69]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.886      ; 3.116      ;
; -1.296 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.366      ; 2.600      ;
; -1.291 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.696      ; 3.935      ;
; -1.291 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.759      ; 3.998      ;
; -1.287 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.504      ; 2.747      ;
; -1.281 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.778      ; 3.027      ;
; -1.279 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.314      ; 3.565      ;
; -1.277 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.759      ; 4.012      ;
; -1.274 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[166] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.758      ; 3.014      ;
; -1.273 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.794      ; 4.051      ;
; -1.269 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.022      ; 3.283      ;
; -1.269 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.175      ; 3.436      ;
; -1.267 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.150      ; 3.413      ;
; -1.267 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.865      ; 3.128      ;
; -1.263 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[73]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.034      ; 3.301      ;
; -1.263 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.504      ; 2.771      ;
; -1.259 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[149] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.495      ; 2.766      ;
; -1.259 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.314      ; 3.585      ;
; -1.258 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.794      ; 4.066      ;
; -1.254 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[230] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.115      ; 2.391      ;
; -1.253 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.730      ; 3.007      ;
; -1.253 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[38]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.338      ; 3.615      ;
; -1.249 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.175      ; 3.456      ;
; -1.248 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.584      ; 2.866      ;
; -1.248 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.186      ; 3.468      ;
; -1.247 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[59]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.662      ; 2.945      ;
; -1.244 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[226] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.746      ; 3.032      ;
; -1.243 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[34]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.958      ; 3.245      ;
; -1.242 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[190] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.589      ; 2.877      ;
; -1.241 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.557      ;
; -1.239 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.475      ; 2.766      ;
; -1.235 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[179] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.415      ; 3.710      ;
; -1.235 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[148] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.494      ; 2.789      ;
; -1.234 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.186      ; 3.482      ;
; -1.231 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.554      ; 3.853      ;
; -1.231 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.997      ; 4.296      ;
; -1.230 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[112] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.794      ; 3.094      ;
; -1.230 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.568      ;
; -1.230 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.882      ; 3.182      ;
; -1.220 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.092      ; 3.402      ;
; -1.220 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.778      ; 3.088      ;
; -1.220 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.882      ; 3.192      ;
; -1.219 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[107] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.301      ; 2.612      ;
; -1.219 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[159] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.306      ; 3.617      ;
; -1.219 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.016      ; 2.327      ;
; -1.216 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[116] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.615      ; 2.929      ;
; -1.215 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.530      ; 2.845      ;
; -1.214 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[108] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.294      ; 2.610      ;
; -1.213 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.997      ; 4.314      ;
; -1.212 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[67]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.833      ; 3.151      ;
; -1.210 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[126] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.928      ; 3.248      ;
; -1.205 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.917      ; 3.242      ;
; -1.204 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[181] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.884      ; 3.210      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.575 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.793      ; 3.471      ;
; -0.573 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.793      ; 3.473      ;
; -0.573 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.793      ; 3.473      ;
; -0.186 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.793      ; 3.864      ;
; -0.183 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.793      ; 3.867      ;
; -0.183 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.793      ; 3.867      ;
; 0.358  ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.375  ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync                                                                                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.571  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572  ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.587  ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.588  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.645  ; GPIO1_D[9]                              ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.793      ; 4.701      ;
; 0.646  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.210      ;
; 0.649  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.867      ;
; 0.655  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.873      ;
; 0.824  ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.042      ;
; 0.840  ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.060      ;
; 0.845  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.858  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859  ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.862  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.864  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.887  ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.916  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.796      ; 4.965      ;
; 0.946  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.511      ;
; 0.947  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.512      ;
; 0.955  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.957  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957  ; GPIO1_D[9]                              ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.793      ; 5.017      ;
; 0.970  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.972  ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.972  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.972  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.539      ;
; 0.974  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.193      ;
; 0.974  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.193      ;
; 0.981  ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.200      ;
; 0.985  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[2]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.549      ;
; 0.986  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.550      ;
; 0.987  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.997  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.218      ;
; 1.009  ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.048  ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|set_color                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.268      ;
; 1.067  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.069  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.288      ;
; 1.070  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 5.403      ;
; 1.070  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 5.403      ;
; 1.079  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.298      ;
; 1.080  ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.299      ;
; 1.080  ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.299      ;
; 1.084  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.084  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.092  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.072      ; 5.447      ;
; 1.092  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.072      ; 5.447      ;
; 1.109  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[0]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.672      ;
; 1.109  ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.328      ;
; 1.128  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.335      ;
; 1.136  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.051      ; 5.470      ;
; 1.136  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.051      ; 5.470      ;
; 1.137  ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.356      ;
; 1.150  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.721      ;
; 1.152  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.371      ;
; 1.164  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.058      ; 5.505      ;
; 1.164  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.058      ; 5.505      ;
; 1.179  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.180  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.053      ; 5.516      ;
; 1.180  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.053      ; 5.516      ;
; 1.185  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.406      ;
; 1.194  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.210  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 5.543      ;
; 1.210  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 5.543      ;
; 1.211  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 5.554      ;
; 1.211  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 5.554      ;
; 1.214  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 5.559      ;
; 1.214  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 5.559      ;
; 1.219  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.061      ; 5.563      ;
; 1.219  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.061      ; 5.563      ;
; 1.230  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.051      ; 5.564      ;
; 1.230  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.051      ; 5.564      ;
; 1.235  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 5.568      ;
; 1.235  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 5.568      ;
; 1.249  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.070      ; 5.602      ;
; 1.249  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.070      ; 5.602      ;
; 1.253  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.460      ;
; 1.259  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.478      ;
; 1.261  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.056      ; 5.600      ;
; 1.261  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.056      ; 5.600      ;
; 1.262  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 5.607      ;
; 1.262  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 5.607      ;
; 1.264  ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.483      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.316 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.590      ; 2.640      ;
; -0.272 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.664      ; 2.768      ;
; 0.096  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.286      ; 1.059      ;
; 0.138  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.402      ; 1.217      ;
; 0.163  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.402      ; 1.242      ;
; 0.193  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.664      ; 2.733      ;
; 0.310  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.403      ; 1.390      ;
; 0.360  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.398  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.590      ; 2.854      ;
; 0.684  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 0.901      ;
; 0.746  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 0.963      ;
; 0.881  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.064      ; 1.102      ;
; 0.984  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.202      ;
; 1.214  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.432      ;
; 1.372  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.013     ; 1.036      ;
; 1.373  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.013     ; 1.037      ;
; 2.259  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.287     ; 1.129      ;
; 2.340  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.135      ; 2.152      ;
; 2.610  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.214     ; 1.073      ;
; 2.618  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.214     ; 1.081      ;
; 2.928  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.214     ; 1.391      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.145 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.154      ; 1.375      ;
; 0.374  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.154      ; 1.394      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.073 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 1.318      ; 1.601      ;
; 0.476  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 1.318      ; 1.650      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.070 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.980      ;
; 0.454  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.674      ; 2.004      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.010 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 2.022      ; 2.368      ;
; 0.509  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 2.022      ; 2.387      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.120 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.794      ; 1.270      ;
; 0.665 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.794      ; 1.315      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.128 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.794      ; 1.278      ;
; 0.672 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.794      ; 1.322      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.151 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.692      ;
; 0.153 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.694      ;
; 0.156 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.697      ;
; 0.158 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.699      ;
; 0.159 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.700      ;
; 0.161 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.702      ;
; 0.161 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.702      ;
; 0.161 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.702      ;
; 0.163 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.704      ;
; 0.166 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.707      ;
; 0.283 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.824      ;
; 0.284 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.825      ;
; 0.286 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.827      ;
; 0.287 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.828      ;
; 0.290 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.831      ;
; 0.290 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.831      ;
; 0.291 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.832      ;
; 0.292 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.833      ;
; 0.293 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.834      ;
; 0.293 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.834      ;
; 0.294 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.835      ;
; 0.294 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.835      ;
; 0.296 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.837      ;
; 0.319 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.860      ;
; 0.358 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.899      ;
; 0.359 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.900      ;
; 0.361 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.364      ; 0.902      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.595      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.477 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.696      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.511 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.730      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.611 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.829      ;
; 0.637 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.855      ;
; 0.640 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.858      ;
; 0.689 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.907      ;
; 0.690 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.909      ;
; 0.714 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.933      ;
; 0.720 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.938      ;
; 0.720 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.938      ;
; 0.723 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.943      ;
; 0.726 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.946      ;
; 0.726 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.946      ;
; 0.727 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.947      ;
; 0.771 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.990      ;
; 0.775 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.994      ;
; 0.784 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.003      ;
; 0.786 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.005      ;
; 0.788 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.007      ;
; 0.789 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.008      ;
; 0.791 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.010      ;
; 0.877 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.098      ;
; 0.892 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.111      ;
; 0.896 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.115      ;
; 0.906 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.125      ;
; 0.907 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.126      ;
; 0.909 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.128      ;
; 0.911 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.130      ;
; 0.923 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.140      ;
; 0.924 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.141      ;
; 0.924 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.141      ;
; 0.926 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.143      ;
; 0.926 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.143      ;
; 0.927 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.144      ;
; 0.928 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.147      ;
; 0.928 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.145      ;
; 0.931 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.148      ;
; 0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.149      ;
; 0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.149      ;
; 0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.150      ;
; 0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.159      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.558 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.183      ; 3.928      ;
; 0.558 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.183      ; 3.928      ;
; 0.558 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.183      ; 3.928      ;
; 0.558 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.183      ; 3.928      ;
; 0.609 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.609 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.619 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.815      ;
; 0.619 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.815      ;
; 0.620 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.816      ;
; 0.620 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.816      ;
; 0.622 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.818      ;
; 0.623 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.819      ;
; 0.740 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.936      ;
; 0.752 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.948      ;
; 0.755 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.865      ;
; 0.755 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.865      ;
; 0.755 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.865      ;
; 0.755 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.865      ;
; 0.760 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.870      ;
; 0.760 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.870      ;
; 0.760 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.870      ;
; 0.760 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.870      ;
; 0.762 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.958      ;
; 0.764 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.960      ;
; 0.769 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.965      ;
; 0.774 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.970      ;
; 0.783 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.979      ;
; 0.847 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.183      ; 3.717      ;
; 0.847 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.183      ; 3.717      ;
; 0.847 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.183      ; 3.717      ;
; 0.847 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.183      ; 3.717      ;
; 0.878 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.080      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.090      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.090      ;
; 0.889 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.999      ;
; 0.889 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.999      ;
; 0.889 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.999      ;
; 0.889 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.953      ; 2.999      ;
; 0.889 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.092      ;
; 0.891 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.093      ;
; 0.893 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.095      ;
; 0.900 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.103      ;
; 0.901 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.103      ;
; 0.902 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.105      ;
; 0.988 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.190      ;
; 0.990 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.192      ;
; 0.997 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.200      ;
; 0.998 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.200      ;
; 0.999 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.202      ;
; 0.999 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.202      ;
; 1.003 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.205      ;
; 1.003 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.199      ;
; 1.012 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.215      ;
; 1.014 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.217      ;
; 1.020 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.223      ;
; 1.022 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.224      ;
; 1.024 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.226      ;
; 1.042 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.245      ;
; 1.043 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.246      ;
; 1.044 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.247      ;
; 1.045 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.248      ;
; 1.046 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.020      ; 1.773      ;
; 1.046 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.249      ;
; 1.050 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.253      ;
; 1.097 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.013      ; 1.817      ;
; 1.099 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.006      ; 1.812      ;
; 1.100 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.302      ;
; 1.109 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.312      ;
; 1.113 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.015      ; 1.835      ;
; 1.118 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.027      ; 1.852      ;
; 1.118 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.027      ; 1.852      ;
; 1.124 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.327      ;
; 1.126 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.329      ;
; 1.130 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.017      ; 1.854      ;
; 1.130 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.333      ;
; 1.132 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.335      ;
; 1.134 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.336      ;
; 1.136 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.045      ; 1.338      ;
; 1.140 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.016      ; 1.863      ;
; 1.152 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.355      ;
; 1.154 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.999      ; 1.860      ;
; 1.154 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.357      ;
; 1.155 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.358      ;
; 1.156 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.359      ;
; 1.157 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.360      ;
; 1.158 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.361      ;
; 1.167 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.015      ; 1.889      ;
; 1.168 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.019      ; 1.894      ;
; 1.174 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.027      ; 1.908      ;
; 1.175 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.010      ; 1.892      ;
; 1.175 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.026      ; 1.908      ;
; 1.180 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.012      ; 1.899      ;
; 1.188 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.018      ; 1.913      ;
; 1.190 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.012      ; 1.909      ;
; 1.190 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.009      ; 1.906      ;
; 1.193 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.021      ; 1.921      ;
; 1.200 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.009      ; 1.916      ;
; 1.210 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.007      ; 1.924      ;
; 1.214 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.016      ; 1.937      ;
; 1.216 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.006      ; 1.929      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.890 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.530      ; 5.396      ;
; -1.874 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.516      ; 5.366      ;
; -1.873 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.533      ; 5.382      ;
; -1.865 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.528      ; 5.369      ;
; -1.864 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.531      ; 5.371      ;
; -1.861 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.530      ; 5.367      ;
; -1.860 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.531      ; 5.367      ;
; -1.851 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.527      ; 5.354      ;
; -1.847 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.352      ;
; -1.846 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.517      ; 5.339      ;
; -1.838 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.538      ; 5.352      ;
; -1.822 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.517      ; 5.315      ;
; -1.819 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.519      ; 5.314      ;
; -1.808 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.313      ;
; -1.806 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.311      ;
; -1.800 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.519      ; 5.295      ;
; -1.796 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.516      ; 5.288      ;
; -1.793 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.519      ; 5.288      ;
; -1.786 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.520      ; 5.282      ;
; -1.785 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.526      ; 5.287      ;
; -1.785 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.540      ; 5.301      ;
; -1.779 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.538      ; 5.293      ;
; -1.777 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.540      ; 5.293      ;
; -1.775 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.526      ; 5.277      ;
; -1.774 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.522      ; 5.272      ;
; -1.774 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.539      ; 5.289      ;
; -1.771 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.514      ; 5.261      ;
; -1.771 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.538      ; 5.285      ;
; -1.770 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.275      ;
; -1.764 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.531      ; 5.271      ;
; -1.763 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.510      ; 5.249      ;
; -1.762 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.520      ; 5.258      ;
; -1.762 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.267      ;
; -1.759 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.526      ; 5.261      ;
; -1.758 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.524      ; 5.258      ;
; -1.755 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.538      ; 5.269      ;
; -1.755 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.528      ; 5.259      ;
; -1.753 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.533      ; 5.262      ;
; -1.751 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.522      ; 5.249      ;
; -1.749 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.523      ; 5.248      ;
; -1.739 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.523      ; 5.238      ;
; -1.736 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.514      ; 5.226      ;
; -1.727 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.519      ; 5.222      ;
; -1.722 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.522      ; 5.220      ;
; -1.720 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.524      ; 5.220      ;
; -1.718 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.525      ; 5.219      ;
; -1.716 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.525      ; 5.217      ;
; -1.716 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.535      ; 5.227      ;
; -1.713 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.518      ; 5.207      ;
; -1.707 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.535      ; 5.218      ;
; -1.688 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.528      ; 5.192      ;
; -1.684 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.519      ; 5.179      ;
; -1.684 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.526      ; 5.186      ;
; -1.680 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.185      ;
; -1.666 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.529      ; 5.171      ;
; -1.652 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.528      ; 5.156      ;
; -1.550 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.528      ; 5.050      ;
; -1.518 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.530      ; 5.020      ;
; -1.507 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.531      ; 5.010      ;
; -1.495 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.533      ; 5.000      ;
; -1.494 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.530      ; 4.996      ;
; -1.491 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.527      ; 4.990      ;
; -1.486 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.531      ; 4.989      ;
; -1.485 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.516      ; 4.973      ;
; -1.484 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.516      ; 4.972      ;
; -1.481 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.529      ; 4.982      ;
; -1.474 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.538      ; 4.984      ;
; -1.466 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.523      ; 4.961      ;
; -1.464 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.510      ; 4.946      ;
; -1.463 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.517      ; 4.952      ;
; -1.462 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.529      ; 4.963      ;
; -1.461 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.519      ; 4.952      ;
; -1.454 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.523      ; 4.949      ;
; -1.453 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.529      ; 4.954      ;
; -1.452 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.514      ; 4.938      ;
; -1.452 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.519      ; 4.943      ;
; -1.447 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.540      ; 4.959      ;
; -1.446 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.526      ; 4.944      ;
; -1.445 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.526      ; 4.943      ;
; -1.444 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.514      ; 4.930      ;
; -1.444 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.539      ; 4.955      ;
; -1.442 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.540      ; 4.954      ;
; -1.441 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.525      ; 4.938      ;
; -1.439 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.517      ; 4.928      ;
; -1.438 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.522      ; 4.932      ;
; -1.437 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.529      ; 4.938      ;
; -1.433 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.524      ; 4.929      ;
; -1.432 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.529      ; 4.933      ;
; -1.429 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.528      ; 4.929      ;
; -1.428 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.538      ; 4.938      ;
; -1.426 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.520      ; 4.918      ;
; -1.425 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.538      ; 4.935      ;
; -1.424 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.519      ; 4.915      ;
; -1.422 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.526      ; 4.920      ;
; -1.417 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.526      ; 4.915      ;
; -1.413 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.538      ; 4.923      ;
; -1.413 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.522      ; 4.907      ;
; -1.407 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.533      ; 4.912      ;
; -1.406 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.522      ; 4.900      ;
; -1.406 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.531      ; 4.909      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                           ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.244 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.946      ; 4.675      ;
; -1.158 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.952      ; 4.595      ;
; -1.148 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.946      ; 4.579      ;
; -1.127 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.957      ; 4.569      ;
; -0.417 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.946      ; 4.348      ;
; -0.270 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.952      ; 4.207      ;
; -0.261 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.946      ; 4.192      ;
; -0.252 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.957      ; 4.194      ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.224 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.302     ; 1.417      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.270 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.275      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.213 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.510      ; 2.218      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; -0.018 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.511      ; 2.024      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
; 0.590  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.512      ; 1.417      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                              ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.573 ; SW[1]                                      ; CAPdrive:CAPdriver|QaddReg[0]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.660      ;
; -0.573 ; SW[1]                                      ; CAPdrive:CAPdriver|QaddReg[1]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.660      ;
; -0.573 ; SW[1]                                      ; CAPdrive:CAPdriver|QaddReg[2]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.660      ;
; -0.573 ; SW[1]                                      ; CAPdrive:CAPdriver|QaddReg[3]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.660      ;
; -0.573 ; SW[1]                                      ; CAPdrive:CAPdriver|QaddReg[4]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.660      ;
; -0.573 ; SW[1]                                      ; CAPdrive:CAPdriver|QaddReg[5]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.660      ;
; -0.362 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.998      ; 4.855      ;
; -0.338 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.485      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[4]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[0]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[5]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[1]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[2]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[6]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.331 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[3]             ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.605      ;
; -0.329 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.996      ; 4.820      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[4]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[0]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[5]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[1]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[2]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[6]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.293 ; SW[1]                                      ; CAPdrive:CAPdriver|QinReg[3]             ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 6.067      ;
; -0.244 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.391      ;
; -0.221 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|QaddReg[0]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.318      ;
; -0.221 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|QaddReg[1]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.318      ;
; -0.221 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|QaddReg[2]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.318      ;
; -0.221 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|QaddReg[3]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.318      ;
; -0.221 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|QaddReg[4]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.318      ;
; -0.221 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|QaddReg[5]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.602      ; 5.318      ;
; -0.175 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.322      ;
; -0.167 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.314      ;
; -0.126 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|takeTurn              ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.789      ; 5.410      ;
; -0.121 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.125      ; 5.285      ;
; -0.119 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.315      ;
; -0.106 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.297      ;
; -0.099 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.316      ;
; -0.094 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.315      ;
; -0.092 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.313      ;
; -0.091 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.311      ;
; -0.090 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|takeTurn              ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.789      ; 5.874      ;
; -0.075 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.260      ; 5.485      ;
; -0.074 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.137      ; 5.227      ;
; -0.048 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.138      ; 5.224      ;
; -0.027 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.125      ; 5.191      ;
; -0.025 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.221      ;
; -0.012 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.203      ;
; -0.005 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.222      ;
; 0.000  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.221      ;
; 0.002  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.219      ;
; 0.003  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.217      ;
; 0.019  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.042      ; 4.458      ;
; 0.019  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.260      ; 5.391      ;
; 0.020  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.137      ; 5.133      ;
; 0.028  ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.992      ; 5.118      ;
; 0.042  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.125      ; 5.122      ;
; 0.044  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.152      ;
; 0.046  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.138      ; 5.130      ;
; 0.050  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.125      ; 5.114      ;
; 0.052  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.144      ;
; 0.057  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.060      ; 5.301      ;
; 0.057  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.134      ;
; 0.064  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.153      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.126      ;
; 0.066  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.062      ; 5.296      ;
; 0.067  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.299      ;
; 0.069  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.152      ;
; 0.070  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.077      ;
; 0.071  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.150      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.145      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.148      ;
; 0.077  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.144      ;
; 0.079  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.142      ;
; 0.080  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.063      ; 5.140      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.260      ; 5.322      ;
; 0.089  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.184      ;
; 0.089  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.137      ; 5.064      ;
; 0.096  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.260      ; 5.314      ;
; 0.097  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.137      ; 5.056      ;
; 0.115  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.138      ; 5.061      ;
; 0.123  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.138      ; 5.053      ;
; 0.127  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.042      ; 4.350      ;
; 0.141  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.042      ; 4.336      ;
; 0.142  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.392      ; 5.285      ;
; 0.144  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.330      ; 5.315      ;
; 0.147  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.042      ; 4.330      ;
; 0.151  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.060      ; 5.207      ;
; 0.157  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.330      ; 5.297      ;
; 0.160  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.062      ; 5.202      ;
; 0.161  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.065      ; 5.205      ;
; 0.164  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.330      ; 5.316      ;
; 0.169  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.332      ; 5.315      ;
; 0.171  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.332      ; 5.313      ;
; 0.172  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.330      ; 5.311      ;
; 0.183  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.993      ; 5.090      ;
; 0.189  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.404      ; 5.227      ;
; 0.213  ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.992      ; 4.933      ;
; 0.215  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.405      ; 5.224      ;
; 0.220  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.060      ; 5.138      ;
; 0.228  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.060      ; 5.130      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO1_D[9]'                                                                                                                                                          ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.443 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 2.793      ;
; -4.440 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 2.796      ;
; -4.431 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 2.805      ;
; -4.428 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 2.808      ;
; -4.371 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.147      ; 2.852      ;
; -4.359 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.147      ; 2.864      ;
; -4.285 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.010      ; 2.801      ;
; -4.281 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.877      ;
; -4.281 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 2.880      ;
; -4.280 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.878      ;
; -4.280 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.878      ;
; -4.280 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.878      ;
; -4.279 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.084      ; 2.881      ;
; -4.273 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.010      ; 2.813      ;
; -4.262 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.081      ; 2.895      ;
; -4.262 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.079      ; 2.893      ;
; -4.261 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 2.900      ;
; -4.259 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 2.902      ;
; -4.258 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.900      ;
; -4.258 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.900      ;
; -4.257 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 2.979      ;
; -4.256 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.084      ; 2.904      ;
; -4.255 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.903      ;
; -4.254 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 2.982      ;
; -4.253 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 2.905      ;
; -4.237 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.081      ; 2.920      ;
; -4.237 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 2.924      ;
; -4.233 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.079      ; 2.922      ;
; -4.185 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.147      ; 3.038      ;
; -4.152 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 3.084      ;
; -4.149 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 3.087      ;
; -4.144 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.857      ; 2.793      ;
; -4.141 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.857      ; 2.796      ;
; -4.132 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.857      ; 2.805      ;
; -4.129 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.857      ; 2.808      ;
; -4.099 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.010      ; 2.987      ;
; -4.092 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.066      ;
; -4.092 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 3.069      ;
; -4.091 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.067      ;
; -4.091 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.067      ;
; -4.091 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.067      ;
; -4.090 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.084      ; 3.070      ;
; -4.080 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.147      ; 3.143      ;
; -4.073 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.081      ; 3.084      ;
; -4.073 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.079      ; 3.082      ;
; -4.072 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.844      ; 2.852      ;
; -4.072 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 3.089      ;
; -4.066 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 3.170      ;
; -4.065 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 3.171      ;
; -4.063 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 3.173      ;
; -4.062 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.160      ; 3.174      ;
; -4.060 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.844      ; 2.864      ;
; -4.030 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.009      ; 3.055      ;
; -4.018 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.009      ; 3.067      ;
; -3.994 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.147      ; 3.229      ;
; -3.994 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.010      ; 3.092      ;
; -3.993 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.147      ; 3.230      ;
; -3.986 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.707      ; 2.801      ;
; -3.982 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.877      ;
; -3.982 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.782      ; 2.880      ;
; -3.981 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.878      ;
; -3.981 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.878      ;
; -3.981 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.878      ;
; -3.980 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.781      ; 2.881      ;
; -3.980 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 3.181      ;
; -3.979 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.179      ;
; -3.979 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.179      ;
; -3.977 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.084      ; 3.183      ;
; -3.976 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.182      ;
; -3.974 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.707      ; 2.813      ;
; -3.974 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.184      ;
; -3.963 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.778      ; 2.895      ;
; -3.963 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.776      ; 2.893      ;
; -3.962 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.782      ; 2.900      ;
; -3.960 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.782      ; 2.902      ;
; -3.959 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.900      ;
; -3.959 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.900      ;
; -3.958 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.857      ; 2.979      ;
; -3.958 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.081      ; 3.199      ;
; -3.958 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 3.203      ;
; -3.957 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.781      ; 2.904      ;
; -3.956 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.903      ;
; -3.955 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.857      ; 2.982      ;
; -3.954 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.779      ; 2.905      ;
; -3.950 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.079      ; 3.205      ;
; -3.938 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.778      ; 2.920      ;
; -3.938 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.782      ; 2.924      ;
; -3.934 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.776      ; 2.922      ;
; -3.908 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.010      ; 3.178      ;
; -3.907 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.010      ; 3.179      ;
; -3.894 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 3.267      ;
; -3.893 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.085      ; 3.268      ;
; -3.893 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.265      ;
; -3.893 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.265      ;
; -3.892 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.266      ;
; -3.892 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.266      ;
; -3.891 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.084      ; 3.269      ;
; -3.890 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.084      ; 3.270      ;
; -3.890 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.268      ;
; -3.889 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.082      ; 3.269      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; -0.107 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.708      ; 1.278      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.444  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.707      ; 1.828      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.658  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.041      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 0.699  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.706      ; 2.082      ;
; 1.783  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.182     ; 1.278      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.273 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.616      ;
; 0.295 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.638      ;
; 0.295 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.067      ; 4.645      ;
; 0.306 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 4.639      ;
; 0.306 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.049      ; 4.638      ;
; 0.308 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.651      ;
; 0.308 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.067      ; 4.658      ;
; 0.309 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 4.642      ;
; 0.309 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.055      ; 4.647      ;
; 0.315 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.051      ; 4.649      ;
; 0.322 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.056      ; 4.661      ;
; 0.324 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.059      ; 4.666      ;
; 0.325 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.065      ; 4.673      ;
; 0.325 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 4.670      ;
; 0.326 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.053      ; 4.662      ;
; 0.331 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.070      ; 4.684      ;
; 0.332 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.053      ; 4.668      ;
; 0.335 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.058      ; 4.676      ;
; 0.341 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.057      ; 4.681      ;
; 0.342 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.070      ; 4.695      ;
; 0.343 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 4.676      ;
; 0.345 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.051      ; 4.679      ;
; 0.345 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.070      ; 4.698      ;
; 0.347 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.059      ; 4.689      ;
; 0.351 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.055      ; 4.689      ;
; 0.351 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.694      ;
; 0.355 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.698      ;
; 0.356 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.053      ; 4.692      ;
; 0.357 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.048      ; 4.688      ;
; 0.359 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.056      ; 4.698      ;
; 0.359 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.071      ; 4.713      ;
; 0.361 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.071      ; 4.715      ;
; 0.362 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.058      ; 4.703      ;
; 0.363 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.057      ; 4.703      ;
; 0.363 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.044      ; 4.690      ;
; 0.363 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.072      ; 4.718      ;
; 0.370 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 4.703      ;
; 0.370 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.713      ;
; 0.371 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.054      ; 4.708      ;
; 0.371 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.044      ; 4.698      ;
; 0.378 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.050      ; 4.711      ;
; 0.379 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.722      ;
; 0.381 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.041      ; 4.705      ;
; 0.381 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.048      ; 4.712      ;
; 0.383 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.054      ; 4.720      ;
; 0.389 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.070      ; 4.742      ;
; 0.397 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.740      ;
; 0.402 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.046      ; 4.731      ;
; 0.402 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 4.747      ;
; 0.403 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.046      ; 4.732      ;
; 0.405 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.059      ; 4.747      ;
; 0.408 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 4.753      ;
; 0.409 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.065      ; 4.757      ;
; 0.422 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.062      ; 4.767      ;
; 0.433 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.061      ; 4.777      ;
; 0.463 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 4.060      ; 4.806      ;
; 0.560 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 4.907      ;
; 0.574 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 4.921      ;
; 0.588 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 4.935      ;
; 0.591 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.058      ; 4.936      ;
; 0.592 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.050      ; 4.929      ;
; 0.596 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.059      ; 4.942      ;
; 0.613 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.067      ; 4.967      ;
; 0.620 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.049      ; 4.956      ;
; 0.622 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.067      ; 4.976      ;
; 0.623 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.056      ; 4.966      ;
; 0.625 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.056      ; 4.968      ;
; 0.626 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.055      ; 4.968      ;
; 0.629 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.053      ; 4.969      ;
; 0.634 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.050      ; 4.971      ;
; 0.643 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.044      ; 4.974      ;
; 0.645 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.054      ; 4.986      ;
; 0.655 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.054      ; 4.996      ;
; 0.656 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.053      ; 4.996      ;
; 0.658 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.065      ; 5.010      ;
; 0.659 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.070      ; 5.016      ;
; 0.660 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.059      ; 5.006      ;
; 0.664 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.055      ; 5.006      ;
; 0.665 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.057      ; 5.009      ;
; 0.667 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 5.014      ;
; 0.668 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.051      ; 5.006      ;
; 0.669 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.041      ; 4.997      ;
; 0.669 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.062      ; 5.018      ;
; 0.674 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.070      ; 5.031      ;
; 0.675 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 5.022      ;
; 0.677 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.044      ; 5.008      ;
; 0.677 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.071      ; 5.035      ;
; 0.678 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.058      ; 5.023      ;
; 0.679 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.053      ; 5.019      ;
; 0.680 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.072      ; 5.039      ;
; 0.682 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.070      ; 5.039      ;
; 0.688 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.071      ; 5.046      ;
; 0.689 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.057      ; 5.033      ;
; 0.690 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.051      ; 5.028      ;
; 0.697 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.050      ; 5.034      ;
; 0.701 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.046      ; 5.034      ;
; 0.704 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.050      ; 5.041      ;
; 0.710 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 5.057      ;
; 0.711 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.060      ; 5.058      ;
; 0.723 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.050      ; 5.060      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                           ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.718 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.098      ; 4.003      ;
; 0.727 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.087      ; 4.001      ;
; 0.736 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.093      ; 4.016      ;
; 0.877 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.087      ; 4.151      ;
; 1.587 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.098      ; 4.372      ;
; 1.608 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.087      ; 4.382      ;
; 1.617 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.093      ; 4.397      ;
; 1.700 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.087      ; 4.474      ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[1]'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[1] ; Rise       ; SW[1]                                           ;
; 0.041  ; 0.041        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~68|combout  ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[196]~40|dataa    ;
; 0.050  ; 0.050        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[198]~52|dataa    ;
; 0.050  ; 0.050        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[222]~68|datad    ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[199]~50|dataa    ;
; 0.053  ; 0.053        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~40|combout  ;
; 0.055  ; 0.055        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[123]~334|datac   ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~52|combout  ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~50|combout  ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~276|combout  ;
; 0.058  ; 0.058        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~41|combout  ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[198]  ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[37]~274|combout  ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[151]~210|dataa   ;
; 0.061  ; 0.061        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~53|combout  ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[1]~298|dataa     ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[97]~302|dataa    ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[102]~480|dataa   ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[229]~246|dataa   ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~51|combout  ;
; 0.063  ; 0.063        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~277|combout  ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[51]~354|dataa    ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[123]~334|combout ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[50]~356|dataa    ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[12]~316|dataa    ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[151]~210|combout ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[1]~298|combout   ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[209]~78|dataa    ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[36]~276|datad    ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[97]~302|combout  ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[225]~250|dataa   ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~494|combout  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[37]~274|datad    ;
; 0.069  ; 0.069        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[50]~356|combout  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[199]  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[36]   ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[12]~316|combout  ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[209]~78|combout  ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~69|combout  ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[27]~330|dataa    ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[65]~294|combout  ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[75]~450|combout  ;
; 0.072  ; 0.072        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[152]~192|combout ;
; 0.072  ; 0.072        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[1]~299|combout   ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[152]~192|datab   ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[225]~250|combout ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[91]~322|combout  ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[95]~370|datac    ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[102]~480|combout ;
; 0.075  ; 0.075        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[229]~246|combout ;
; 0.075  ; 0.075        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[222]  ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[110]~512|combout ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[15]~506|datac    ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[209]~79|combout  ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[27]~330|combout  ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[51]~354|combout  ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[110]~512|datab   ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[165]~158|combout ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[99]~494|datad    ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[165]~158|datab   ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~41|datad    ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[237]~230|combout ;
; 0.079  ; 0.079        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]|datad       ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[210]~76|dataa    ;
; 0.079  ; 0.079        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[50]~357|combout  ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[151]  ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~69|datab    ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[65]~294|datad    ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[75]~450|datad    ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~53|datad    ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[225]~251|combout ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[227]~242|combout ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[225]~251|datac   ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[227]~242|datab   ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1]    ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~51|datad    ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~277|datad    ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[91]~322|datad    ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[95]~370|combout  ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]|dataa       ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[210]~76|combout  ;
; 0.085  ; 0.085        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[123]~335|combout ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[140]~220|datac   ;
; 0.085  ; 0.085        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[15]~506|combout  ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[236]~232|datac   ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[50]   ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[237]~230|datad   ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[202]~92|datac    ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~495|combout  ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[155]~182|datab   ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]|datad       ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]|datad        ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[60]~440|datab    ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[116]~416|datac   ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[200]~96|datac    ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[33]~290|combout  ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~495|datab    ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[123]  ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[225]  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.371  ; 0.555        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.674 ; 4.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.836 ; 4.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.924 ; 5.140        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.164 ; 5.164        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.915  ; 3.204  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.915  ; 3.204  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.777  ; 6.238  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.777  ; 6.238  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.337  ; 6.643  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.337  ; 6.643  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 4.442  ; 4.911  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 4.442  ; 4.911  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.770  ; 4.142  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.770  ; 4.142  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 3.103  ; 3.512  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 3.103  ; 3.512  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.369  ; 2.650  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.369  ; 2.650  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 5.223  ; 5.692  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; -0.482 ; -0.073 ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 5.223  ; 5.692  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.878  ; 3.105  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.878  ; 3.105  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 5.180  ; 5.649  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 5.180  ; 5.649  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; -0.111 ; 0.353  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.505  ; 0.981  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; -0.131 ; 0.304  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; -0.094 ; 0.333  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; -0.118 ; 0.391  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; -0.403 ; 0.069  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; -0.190 ; 0.268  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; 4.769  ; 5.312  ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; 4.769  ; 5.312  ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.377 ; -0.588 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.377 ; -0.588 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -4.468 ; -4.951 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -4.468 ; -4.951 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -4.196 ; -4.486 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -4.196 ; -4.486 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -3.824 ; -4.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -3.824 ; -4.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -0.751 ; -1.067 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -0.751 ; -1.067 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 0.479  ; 0.086  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 0.479  ; 0.086  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.589  ; 2.273  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.589  ; 2.273  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 3.819  ; 3.426  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; 3.819  ; 3.426  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; -1.739 ; -2.222 ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.108  ; 1.840  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.108  ; 1.840  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.899  ; 0.451  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; -0.613 ; -1.067 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.607  ; 0.157  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.016  ; -0.446 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; 0.626  ; 0.204  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; 0.591  ; 0.177  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; 0.625  ; 0.142  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; 0.899  ; 0.451  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; 0.681  ; 0.237  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; -0.624 ; -1.094 ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; -0.624 ; -1.094 ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.495 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.495 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.526 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.526 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.501 ; 5.499 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.715 ; 4.760 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 5.381 ; 5.417 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.941 ; 4.981 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 5.501 ; 5.499 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.587 ; 5.571 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 5.054 ; 5.061 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.489 ; 5.474 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.587 ; 5.571 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.733 ; 4.782 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.186 ; 4.186 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.676 ; 5.654 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.539 ; 5.573 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.970 ; 5.039 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.676 ; 5.654 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.463 ; 5.537 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.702 ; 4.785 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.803 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.803 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.717 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.717 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.324 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.324 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.390 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.390 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.638 ; 6.707 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.638 ; 6.707 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.110 ; 6.075 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.110 ; 6.075 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 7.995 ; 8.455 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.995 ; 8.455 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 7.995 ; 8.455 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.995 ; 8.455 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.899 ; 6.927 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.899 ; 6.927 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.557 ; 6.656 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.557 ; 6.656 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.438 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.438 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.466 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.466 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 4.238 ; 4.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.238 ; 4.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.877 ; 4.911 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.454 ; 4.493 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.992 ; 4.990 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 4.255 ; 4.302 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.564 ; 4.570 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.980 ; 4.966 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.074 ; 5.059 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.255 ; 4.302 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 3.729 ; 3.729 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 4.482 ; 4.548 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.028 ; 5.061 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.482 ; 4.548 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.160 ; 5.138 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 4.957 ; 5.027 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.226 ; 4.304 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.405 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.405 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.321 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.321 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.025 ; 6.459 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.025 ; 6.459 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.025 ; 6.459 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.025 ; 6.459 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.233 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.233 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.297 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.297 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.447 ; 6.510 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.447 ; 6.510 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 5.939 ; 5.904 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 5.939 ; 5.904 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 7.782 ; 8.226 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.782 ; 8.226 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 7.782 ; 8.226 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.782 ; 8.226 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.697 ; 6.723 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.697 ; 6.723 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.375 ; 6.469 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.375 ; 6.469 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.853 ;    ;    ; 8.504 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.695 ;    ;    ; 8.331 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 56.96 MHz  ; 56.96 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 142.49 MHz ; 142.49 MHz      ; GPIO1_D[9]                                        ;      ;
; 190.62 MHz ; 190.62 MHz      ; div800k:DIV800|Qaux[5]                            ;      ;
; 257.86 MHz ; 257.86 MHz      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;      ;
; 401.28 MHz ; 401.28 MHz      ; SCCBdrive:SCCBdriver|clk400data                   ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -12.690 ; -900.378      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -4.878  ; -794.063      ;
; GPIO1_D[9]                                        ; -4.092  ; -894.947      ;
; div800k:DIV800|Qaux[5]                            ; -2.123  ; -5.544        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.492  ; -17.379       ;
; SW[1]                                             ; -1.277  ; -63.582       ;
; div800k:DIV800|Qaux[3]                            ; 0.072   ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.079   ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.145   ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.177   ; 0.000         ;
; CLOCK_50                                          ; 0.251   ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.316   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.206 ; -663.036      ;
; SW[1]                                             ; -1.410 ; -214.875      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.592 ; -1.774        ;
; div800k:DIV800|Qaux[5]                            ; -0.235 ; -0.460        ;
; div800k:DIV800|Qaux[4]                            ; -0.154 ; -0.154        ;
; CLOCK_50                                          ; -0.138 ; -0.138        ;
; div800k:DIV800|Qaux[0]                            ; -0.106 ; -0.106        ;
; div800k:DIV800|Qaux[2]                            ; -0.061 ; -0.061        ;
; div800k:DIV800|Qaux[1]                            ; 0.102  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.109  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.121  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.547  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -1.620 ; -83.669       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.073 ; -3.948        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.029 ; -4.425        ;
; GPIO1_D[9]                                        ; -0.357 ; -4.619        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.940 ; -254.975      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.043 ; -0.645        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.183  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.674  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.000 ; -650.966      ;
; SW[1]                                             ; -3.000 ; -3.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -2.174 ; -389.232      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.483  ; 0.000         ;
; CLOCK_50                                          ; 4.655  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.657  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.690 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.596      ;
; -12.689 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.595      ;
; -12.688 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.931      ;
; -12.687 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.930      ;
; -12.686 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.592      ;
; -12.684 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.927      ;
; -12.659 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.565      ;
; -12.657 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.563      ;
; -12.657 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.900      ;
; -12.655 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.898      ;
; -12.633 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.603      ;
; -12.632 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.602      ;
; -12.629 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.599      ;
; -12.602 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.572      ;
; -12.600 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.570      ;
; -12.566 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.468     ; 7.041      ;
; -12.565 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.468     ; 7.040      ;
; -12.562 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.468     ; 7.037      ;
; -12.535 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.468     ; 7.010      ;
; -12.533 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.468     ; 7.008      ;
; -12.523 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.602      ;
; -12.522 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.601      ;
; -12.522 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.454     ; 7.011      ;
; -12.521 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.454     ; 7.010      ;
; -12.519 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.598      ;
; -12.518 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.454     ; 7.007      ;
; -12.492 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.108     ; 7.327      ;
; -12.492 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.571      ;
; -12.491 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.108     ; 7.326      ;
; -12.491 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.454     ; 6.980      ;
; -12.490 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.569      ;
; -12.489 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.454     ; 6.978      ;
; -12.488 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.108     ; 7.323      ;
; -12.474 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.038     ; 7.379      ;
; -12.474 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.038     ; 7.379      ;
; -12.474 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.216     ; 7.201      ;
; -12.473 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.038     ; 7.378      ;
; -12.473 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.216     ; 7.200      ;
; -12.472 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.701     ; 6.714      ;
; -12.472 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.701     ; 6.714      ;
; -12.471 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.701     ; 6.713      ;
; -12.470 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.216     ; 7.197      ;
; -12.461 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.108     ; 7.296      ;
; -12.459 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.108     ; 7.294      ;
; -12.443 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.216     ; 7.170      ;
; -12.441 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.216     ; 7.168      ;
; -12.417 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.974     ; 7.386      ;
; -12.417 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.974     ; 7.386      ;
; -12.416 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.322      ;
; -12.416 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.974     ; 7.385      ;
; -12.414 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.657      ;
; -12.413 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.319      ;
; -12.411 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.654      ;
; -12.395 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.474      ;
; -12.394 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.473      ;
; -12.394 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.668     ; 7.669      ;
; -12.393 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.668     ; 7.668      ;
; -12.391 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.609     ; 6.725      ;
; -12.391 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.470      ;
; -12.390 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.609     ; 6.724      ;
; -12.390 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.668     ; 7.665      ;
; -12.389 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.718     ; 7.614      ;
; -12.388 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.718     ; 7.613      ;
; -12.388 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.568     ; 7.763      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.609     ; 6.721      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.568     ; 7.762      ;
; -12.385 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.718     ; 7.610      ;
; -12.384 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.568     ; 7.759      ;
; -12.381 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.037     ; 7.287      ;
; -12.379 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.700     ; 6.622      ;
; -12.366 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.853     ; 6.456      ;
; -12.365 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.853     ; 6.455      ;
; -12.364 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.443      ;
; -12.363 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.668     ; 7.638      ;
; -12.362 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 7.441      ;
; -12.362 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.853     ; 6.452      ;
; -12.361 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.668     ; 7.636      ;
; -12.360 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.609     ; 6.694      ;
; -12.359 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.329      ;
; -12.358 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.609     ; 6.692      ;
; -12.358 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.718     ; 7.583      ;
; -12.357 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.568     ; 7.732      ;
; -12.356 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.718     ; 7.581      ;
; -12.356 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.326      ;
; -12.355 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.568     ; 7.730      ;
; -12.350 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.469     ; 6.824      ;
; -12.350 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.469     ; 6.824      ;
; -12.349 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.469     ; 6.823      ;
; -12.335 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.853     ; 6.425      ;
; -12.333 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.853     ; 6.423      ;
; -12.324 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.973     ; 7.294      ;
; -12.320 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.416     ; 7.847      ;
; -12.320 ; RAMs_drive:RAM_controller|Parity_register[30]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.625     ; 6.638      ;
; -12.319 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.416     ; 7.846      ;
; -12.319 ; RAMs_drive:RAM_controller|Parity_register[30]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.625     ; 6.637      ;
; -12.316 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.416     ; 7.843      ;
; -12.316 ; RAMs_drive:RAM_controller|Parity_register[30]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.625     ; 6.634      ;
; -12.307 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.865     ; 7.385      ;
; -12.307 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.865     ; 7.385      ;
; -12.306 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.865     ; 7.384      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -4.878 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.641     ; 2.247      ;
; -4.853 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.631     ; 2.232      ;
; -4.846 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.630     ; 2.226      ;
; -4.841 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.626     ; 2.225      ;
; -4.841 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.630     ; 2.221      ;
; -4.821 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.626     ; 2.205      ;
; -4.802 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.640     ; 2.172      ;
; -4.802 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.636     ; 2.176      ;
; -4.802 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.640     ; 2.172      ;
; -4.801 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.633     ; 2.178      ;
; -4.801 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.629     ; 2.182      ;
; -4.801 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.633     ; 2.178      ;
; -4.784 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.630     ; 2.164      ;
; -4.784 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.626     ; 2.168      ;
; -4.784 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.630     ; 2.164      ;
; -4.769 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.637     ; 2.142      ;
; -4.769 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.641     ; 2.138      ;
; -4.764 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.524     ; 2.250      ;
; -4.753 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.627     ; 2.136      ;
; -4.753 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.631     ; 2.132      ;
; -4.752 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.523     ; 2.239      ;
; -4.744 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.632     ; 2.122      ;
; -4.742 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.626     ; 2.126      ;
; -4.741 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.622     ; 2.129      ;
; -4.732 ; RAMs_drive:RAM_controller|writeDir_8[11]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.661     ; 2.081      ;
; -4.730 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.546     ; 2.194      ;
; -4.707 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.632     ; 2.085      ;
; -4.706 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.628     ; 2.088      ;
; -4.696 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.538     ; 2.168      ;
; -4.692 ; RAMs_drive:RAM_controller|writeDir_8[5]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.555     ; 2.147      ;
; -4.689 ; RAMs_drive:RAM_controller|writeDir_8[11]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.662     ; 2.037      ;
; -4.641 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.545     ; 2.106      ;
; -4.625 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.663     ; 2.972      ;
; -4.625 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.659     ; 2.976      ;
; -4.625 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.663     ; 2.972      ;
; -4.623 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.546     ; 2.087      ;
; -4.618 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.540     ; 2.088      ;
; -4.609 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.543     ; 2.076      ;
; -4.608 ; RAMs_drive:RAM_controller|writeDir_8[5]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.548     ; 2.070      ;
; -4.606 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.525     ; 2.091      ;
; -4.603 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.549     ; 3.064      ;
; -4.603 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.545     ; 3.068      ;
; -4.603 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.549     ; 3.064      ;
; -4.599 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.549     ; 3.060      ;
; -4.594 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.552     ; 2.052      ;
; -4.589 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.544     ; 2.055      ;
; -4.586 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.536     ; 3.060      ;
; -4.586 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.671     ; 2.925      ;
; -4.578 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.679     ; 2.909      ;
; -4.578 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.675     ; 2.913      ;
; -4.578 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.679     ; 2.909      ;
; -4.577 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.667     ; 2.920      ;
; -4.577 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.663     ; 2.924      ;
; -4.577 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.667     ; 2.920      ;
; -4.575 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.672     ; 2.913      ;
; -4.572 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.539     ; 3.043      ;
; -4.571 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.659     ; 2.922      ;
; -4.571 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.522     ; 2.059      ;
; -4.567 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.672     ; 2.905      ;
; -4.567 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.668     ; 2.909      ;
; -4.567 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.672     ; 2.905      ;
; -4.564 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.535     ; 3.039      ;
; -4.561 ; RAMs_drive:RAM_controller|writeDir_8[12]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.499     ; 2.072      ;
; -4.560 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.668     ; 2.902      ;
; -4.560 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.672     ; 2.898      ;
; -4.560 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.662     ; 2.908      ;
; -4.548 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.535     ; 3.023      ;
; -4.548 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.543     ; 3.015      ;
; -4.548 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.539     ; 3.019      ;
; -4.548 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.543     ; 3.015      ;
; -4.547 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.531     ; 3.026      ;
; -4.547 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.552     ; 3.005      ;
; -4.547 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.552     ; 3.005      ;
; -4.546 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.548     ; 3.008      ;
; -4.544 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.667     ; 2.887      ;
; -4.544 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.671     ; 2.883      ;
; -4.540 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.515     ; 2.035      ;
; -4.539 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.532     ; 3.017      ;
; -4.539 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.536     ; 3.013      ;
; -4.539 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.655     ; 2.894      ;
; -4.539 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.655     ; 2.894      ;
; -4.538 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.651     ; 2.897      ;
; -4.536 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.658     ; 2.888      ;
; -4.536 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.662     ; 2.884      ;
; -4.535 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.559     ; 2.986      ;
; -4.535 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.555     ; 2.990      ;
; -4.535 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.559     ; 2.986      ;
; -4.527 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.511     ; 2.026      ;
; -4.524 ; RAMs_drive:RAM_controller|writeDir_8[8]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.547     ; 1.987      ;
; -4.523 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.674     ; 2.859      ;
; -4.523 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.670     ; 2.863      ;
; -4.523 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.674     ; 2.859      ;
; -4.521 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.562     ; 2.969      ;
; -4.521 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.562     ; 2.969      ;
; -4.520 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.558     ; 2.972      ;
; -4.519 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.540     ; 1.989      ;
; -4.516 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.544     ; 2.982      ;
; -4.516 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.540     ; 2.986      ;
; -4.516 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.544     ; 2.982      ;
; -4.514 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.544     ; 2.980      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.092 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.963      ;
; -3.993 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.864      ;
; -3.912 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.734      ;
; -3.907 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.778      ;
; -3.903 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.725      ;
; -3.859 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.681      ;
; -3.825 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.660      ;
; -3.816 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.651      ;
; -3.772 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.607      ;
; -3.758 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.580      ;
; -3.752 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.587      ;
; -3.744 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.615      ;
; -3.723 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.545      ;
; -3.702 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.524      ;
; -3.671 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.506      ;
; -3.671 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.542      ;
; -3.622 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.444      ;
; -3.615 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.450      ;
; -3.562 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.397      ;
; -3.537 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.359      ;
; -3.535 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.370      ;
; -3.482 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.375      ; 7.356      ;
; -3.479 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.101      ; 7.373      ;
; -3.470 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.101      ; 7.364      ;
; -3.426 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.101      ; 7.320      ;
; -3.421 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.104      ; 7.320      ;
; -3.418 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.734      ;
; -3.412 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.104      ; 7.311      ;
; -3.409 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.725      ;
; -3.400 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.296      ;
; -3.391 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.287      ;
; -3.368 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.104      ; 7.267      ;
; -3.365 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.681      ;
; -3.362 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.261      ;
; -3.362 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.374      ; 7.235      ;
; -3.359 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.939      ;
; -3.353 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.252      ;
; -3.350 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.205      ; 7.252      ;
; -3.347 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.243      ;
; -3.344 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.240      ;
; -3.343 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.371      ; 7.213      ;
; -3.341 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.205      ; 7.243      ;
; -3.335 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.231      ;
; -3.335 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.541      ; 8.001      ;
; -3.331 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.056      ; 7.660      ;
; -3.325 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.101      ; 7.219      ;
; -3.322 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.375      ; 7.196      ;
; -3.322 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.056      ; 7.651      ;
; -3.309 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.208      ;
; -3.306 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.102      ; 7.199      ;
; -3.297 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.205      ; 7.199      ;
; -3.297 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.102      ; 7.190      ;
; -3.291 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.187      ;
; -3.278 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.056      ; 7.607      ;
; -3.269 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.101      ; 7.163      ;
; -3.267 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.104      ; 7.166      ;
; -3.265 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.845      ;
; -3.264 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.580      ;
; -3.258 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.056      ; 7.587      ;
; -3.253 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.102      ; 7.146      ;
; -3.250 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.373      ; 7.850      ;
; -3.246 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.142      ;
; -3.243 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.375      ; 7.117      ;
; -3.229 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.545      ;
; -3.216 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 7.051      ;
; -3.215 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.795      ;
; -3.214 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.386      ; 7.099      ;
; -3.211 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.104      ; 7.110      ;
; -3.208 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.107      ;
; -3.208 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.524      ;
; -3.196 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.205      ; 7.098      ;
; -3.194 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 7.016      ;
; -3.194 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.388      ; 7.081      ;
; -3.190 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.086      ;
; -3.190 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.086      ;
; -3.189 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.101      ; 7.083      ;
; -3.177 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.056      ; 7.506      ;
; -3.176 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.084      ; 7.033      ;
; -3.174 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.427      ; 7.915      ;
; -3.165 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.063      ; 6.987      ;
; -3.160 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.056      ;
; -3.159 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.373      ; 7.759      ;
; -3.152 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.051      ;
; -3.152 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.102      ; 7.045      ;
; -3.150 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.386      ; 7.035      ;
; -3.140 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.205      ; 7.042      ;
; -3.139 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.085      ; 6.983      ;
; -3.134 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.030      ;
; -3.132 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.375      ; 7.006      ;
; -3.131 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.104      ; 7.030      ;
; -3.128 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.057      ; 7.444      ;
; -3.123 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.375      ; 6.997      ;
; -3.121 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.056      ; 7.450      ;
; -3.112 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.372      ; 7.692      ;
; -3.110 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.102      ; 7.003      ;
; -3.110 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.103      ; 7.006      ;
; -3.108 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.621      ; 7.272      ;
; -3.100 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.428      ; 7.765      ;
; -3.091 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 4.428      ; 7.756      ;
; -3.078 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.062      ; 6.913      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.123 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.285     ; 1.333      ;
; -1.962 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.286     ; 1.171      ;
; -1.851 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.285     ; 1.061      ;
; -1.663 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.014     ; 2.144      ;
; -1.465 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.331     ; 1.129      ;
; -0.637 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.100     ; 1.032      ;
; -0.635 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.100     ; 1.030      ;
; -0.486 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.053     ; 1.428      ;
; -0.251 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.053     ; 1.193      ;
; -0.246 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.056     ; 1.185      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.966      ;
; -0.017 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.958      ;
; 0.194  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.117      ; 1.418      ;
; 0.226  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.267      ; 2.716      ;
; 0.288  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.227      ; 2.624      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.410  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.116      ; 1.201      ;
; 0.412  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.116      ; 1.199      ;
; 0.501  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.065      ; 1.059      ;
; 0.728  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.267      ; 2.714      ;
; 0.883  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.227      ; 2.529      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.749     ; 0.738      ;
; -1.392 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.749     ; 0.638      ;
; -1.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 2.061      ;
; -0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.448      ;
; -0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.447      ;
; -0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.447      ;
; -0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.446      ;
; -0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.446      ;
; -0.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.444      ;
; -0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.438      ;
; -0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.437      ;
; -0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.434      ;
; -0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.432      ;
; -0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.429      ;
; -0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.429      ;
; -0.488 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.426      ;
; -0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.423      ;
; -0.408 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.350      ;
; -0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.304      ;
; -0.285 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.223      ;
; -0.284 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.222      ;
; -0.284 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.222      ;
; -0.284 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.222      ;
; -0.283 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.221      ;
; -0.282 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.220      ;
; -0.281 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.219      ;
; -0.277 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.215      ;
; -0.275 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.213      ;
; -0.273 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.211      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.209      ;
; -0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.207      ;
; -0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.211      ;
; -0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.197      ;
; -0.244 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.184      ;
; -0.243 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.183      ;
; -0.242 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.182      ;
; -0.240 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.180      ;
; -0.231 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.171      ;
; -0.230 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.170      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.165      ;
; -0.214 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.151      ;
; -0.214 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.151      ;
; -0.213 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.150      ;
; -0.213 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.150      ;
; -0.212 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.149      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.147      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.143      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.143      ;
; -0.202 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.139      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.136      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.136      ;
; -0.154 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.097      ;
; -0.076 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.016      ;
; -0.075 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.015      ;
; -0.074 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.014      ;
; -0.073 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.015      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.011      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.013      ;
; -0.070 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.012      ;
; -0.070 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.012      ;
; -0.068 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.008      ;
; -0.060 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.000      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.994      ;
; -0.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.989      ;
; -0.021 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.961      ;
; -0.019 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.959      ;
; 0.006  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.934      ;
; 0.037  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.904      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.877      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.876      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.874      ;
; 0.068  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.873      ;
; 0.071  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.869      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.862      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.861      ;
; 0.081  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.860      ;
; 0.089  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.851      ;
; 0.089  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.851      ;
; 0.107  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.995      ;
; 0.116  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.825      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.824      ;
; 0.132  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.970      ;
; 0.136  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.966      ;
; 0.201  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.739      ;
; 0.202  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.739      ;
; 0.202  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.739      ;
; 0.202  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.738      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.738      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.737      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.737      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.736      ;
; 0.214  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.888      ;
; 0.215  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.887      ;
; 0.215  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.887      ;
; 0.215  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.887      ;
; 0.216  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.886      ;
; 0.216  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.886      ;
; 0.218  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.723      ;
; 0.222  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.107      ; 0.880      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[1]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.277 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.610      ;
; -1.225 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.558      ;
; -1.216 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.549      ;
; -1.174 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.507      ;
; -1.158 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.491      ;
; -1.034 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.367      ;
; -1.032 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.365      ;
; -0.985 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.318      ;
; -0.887 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.497      ;
; -0.850 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 3.183      ;
; -0.835 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.445      ;
; -0.826 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.436      ;
; -0.818 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.294      ;
; -0.812 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.283      ;
; -0.792 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 3.198      ;
; -0.791 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.377      ;
; -0.775 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.385      ;
; -0.766 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.242      ;
; -0.760 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.231      ;
; -0.759 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.369      ;
; -0.757 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.233      ;
; -0.751 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.222      ;
; -0.748 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.224      ;
; -0.744 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.288      ; 3.833      ;
; -0.740 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 3.146      ;
; -0.739 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.325      ;
; -0.732 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.208      ;
; -0.731 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 3.137      ;
; -0.730 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.316      ;
; -0.722 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 3.128      ;
; -0.719 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.190      ;
; -0.713 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.299      ;
; -0.706 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 3.112      ;
; -0.703 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.174      ;
; -0.697 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.283      ;
; -0.692 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.288      ; 3.781      ;
; -0.683 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.288      ; 3.772      ;
; -0.665 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.390      ; 3.857      ;
; -0.644 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.288      ; 3.733      ;
; -0.642 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.252      ;
; -0.639 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.573      ; 4.007      ;
; -0.637 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.653      ; 3.083      ;
; -0.636 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.654      ; 3.085      ;
; -0.635 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.245      ;
; -0.632 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.563      ; 3.996      ;
; -0.628 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.288      ; 3.717      ;
; -0.627 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.669      ; 2.960      ;
; -0.624 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.225      ; 3.644      ;
; -0.621 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.824      ; 3.085      ;
; -0.613 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.390      ; 3.805      ;
; -0.608 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.084      ;
; -0.604 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.390      ; 3.796      ;
; -0.601 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.834      ; 3.082      ;
; -0.595 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.341      ; 3.205      ;
; -0.594 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.208      ; 3.601      ;
; -0.589 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.390      ; 3.781      ;
; -0.588 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.448      ; 3.971      ;
; -0.587 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[237] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.702      ; 2.992      ;
; -0.587 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.573      ; 3.955      ;
; -0.585 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[133] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.332      ; 3.715      ;
; -0.585 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.653      ; 3.031      ;
; -0.584 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[37]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 3.378      ;
; -0.584 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.654      ; 3.033      ;
; -0.582 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 2.988      ;
; -0.580 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[229] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.969      ; 3.347      ;
; -0.580 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.563      ; 3.944      ;
; -0.579 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.050      ;
; -0.578 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.573      ; 3.946      ;
; -0.576 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.653      ; 3.022      ;
; -0.575 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.654      ; 3.024      ;
; -0.573 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.674      ; 3.049      ;
; -0.573 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.159      ;
; -0.573 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.390      ; 3.765      ;
; -0.572 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[219] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.984      ; 3.255      ;
; -0.572 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.225      ; 3.592      ;
; -0.571 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[151] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.602      ; 3.972      ;
; -0.571 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.563      ; 3.935      ;
; -0.569 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.824      ; 3.033      ;
; -0.567 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.776      ; 3.038      ;
; -0.567 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.573      ; 3.935      ;
; -0.563 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.225      ; 3.583      ;
; -0.560 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.824      ; 3.024      ;
; -0.558 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[202] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.918      ; 3.198      ;
; -0.557 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[224] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.984      ; 3.343      ;
; -0.554 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[210] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 4.049      ; 4.403      ;
; -0.551 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.573      ; 3.919      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[204] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.748      ; 3.909      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.834      ; 3.030      ;
; -0.548 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[110] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.972      ; 3.217      ;
; -0.547 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.860      ; 2.953      ;
; -0.546 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.945      ; 3.132      ;
; -0.544 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.003      ; 3.346      ;
; -0.543 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[113] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.004      ; 3.245      ;
; -0.542 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.208      ; 3.549      ;
; -0.541 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[137] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.383      ; 3.713      ;
; -0.540 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.834      ; 3.021      ;
; -0.538 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.653      ; 2.984      ;
; -0.536 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.654      ; 2.985      ;
; -0.536 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 3.448      ; 3.919      ;
; -0.535 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[237] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.702      ; 2.940      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.072 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.676      ; 1.299      ;
; 0.614 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.676      ; 1.257      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.079 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.676      ; 1.292      ;
; 0.622 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.676      ; 1.249      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.145 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.770      ; 2.320      ;
; 0.663 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.770      ; 2.302      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.177 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 1.154      ; 1.672      ;
; 0.701 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 1.154      ; 1.648      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.251 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.532      ; 1.956      ;
; 0.754 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.532      ; 1.953      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.316 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.999      ; 1.368      ;
; 0.803 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.999      ; 1.381      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.206 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.221      ; 2.239      ;
; -3.944 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.206      ; 2.486      ;
; -3.800 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.207      ; 2.631      ;
; -3.778 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.210      ; 2.656      ;
; -3.773 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.210      ; 2.661      ;
; -3.745 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.210      ; 2.689      ;
; -3.705 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.207      ; 2.726      ;
; -3.653 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.210      ; 2.781      ;
; -3.642 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.222      ; 2.804      ;
; -3.622 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.207      ; 2.809      ;
; -3.620 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.209      ; 2.813      ;
; -3.613 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.210      ; 2.821      ;
; -3.603 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 6.601      ; 3.172      ;
; -3.602 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 6.601      ; 3.173      ;
; -3.602 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 6.601      ; 3.173      ;
; -3.444 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.210      ; 2.990      ;
; -3.431 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.207      ; 3.000      ;
; -3.347 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.387      ; 3.116      ;
; -3.329 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.207      ; 3.102      ;
; -3.180 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.377      ; 3.273      ;
; -3.173 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.209      ; 3.116      ;
; -3.006 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.199      ; 3.273      ;
; -2.999 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.249      ; 3.326      ;
; -2.996 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.449      ; 3.702      ;
; -2.993 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.460      ; 3.716      ;
; -2.993 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.460      ; 3.716      ;
; -2.993 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.455      ; 3.711      ;
; -2.987 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.459      ; 3.721      ;
; -2.987 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.459      ; 3.721      ;
; -2.975 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.455      ; 3.729      ;
; -2.969 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.386      ; 3.493      ;
; -2.967 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.454      ; 3.736      ;
; -2.965 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.451      ; 3.735      ;
; -2.964 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.456      ; 3.741      ;
; -2.958 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.467      ; 3.758      ;
; -2.958 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.467      ; 3.758      ;
; -2.957 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.443      ; 3.735      ;
; -2.956 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.447      ; 3.740      ;
; -2.956 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.447      ; 3.740      ;
; -2.948 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.462      ; 3.763      ;
; -2.948 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.462      ; 3.763      ;
; -2.935 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.452      ; 3.766      ;
; -2.935 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.250      ; 3.391      ;
; -2.928 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.451      ; 3.772      ;
; -2.926 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.467      ; 3.790      ;
; -2.926 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.467      ; 3.790      ;
; -2.912 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.469      ; 3.806      ;
; -2.912 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.469      ; 3.806      ;
; -2.902 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.440      ; 3.787      ;
; -2.901 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.448      ; 3.796      ;
; -2.901 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.448      ; 3.796      ;
; -2.901 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.456      ; 3.804      ;
; -2.899 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.443      ; 3.793      ;
; -2.898 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.455      ; 3.806      ;
; -2.891 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.226      ; 3.559      ;
; -2.889 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.459      ; 3.819      ;
; -2.884 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.454      ; 3.819      ;
; -2.882 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.446      ; 3.813      ;
; -2.872 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.318      ; 3.522      ;
; -2.871 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.460      ; 3.838      ;
; -2.871 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.312      ; 3.517      ;
; -2.869 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.452      ; 3.832      ;
; -2.868 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.443      ; 3.824      ;
; -2.868 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.459      ; 3.840      ;
; -2.868 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.450      ; 3.831      ;
; -2.867 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.445      ; 3.827      ;
; -2.867 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.445      ; 3.827      ;
; -2.864 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.455      ; 3.840      ;
; -2.863 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.447      ; 3.833      ;
; -2.859 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.446      ; 3.836      ;
; -2.859 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.464      ; 3.854      ;
; -2.847 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.447      ; 3.849      ;
; -2.845 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.457      ; 3.861      ;
; -2.845 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.468      ; 3.872      ;
; -2.843 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.450      ; 3.856      ;
; -2.842 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.443      ; 3.850      ;
; -2.841 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.457      ; 3.865      ;
; -2.839 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.448      ; 3.858      ;
; -2.838 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.467      ; 3.878      ;
; -2.836 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.457      ; 3.870      ;
; -2.836 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.458      ; 3.871      ;
; -2.835 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.459      ; 3.873      ;
; -2.833 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.450      ; 3.866      ;
; -2.833 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.456      ; 3.872      ;
; -2.825 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.071      ; 3.326      ;
; -2.824 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.223      ; 3.623      ;
; -2.819 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.451      ; 3.881      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.462      ; 3.905      ;
; -2.802 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.447      ; 3.894      ;
; -2.802 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.376      ; 3.650      ;
; -2.800 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.452      ; 3.901      ;
; -2.798 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; GPIO1_D[9]  ; -0.500       ; 6.601      ; 3.477      ;
; -2.795 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.208      ; 3.493      ;
; -2.795 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; GPIO1_D[9]  ; -0.500       ; 6.601      ; 3.480      ;
; -2.794 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.455      ; 3.910      ;
; -2.794 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.455      ; 3.910      ;
; -2.794 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.460      ; 3.915      ;
; -2.794 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; GPIO1_D[9]  ; -0.500       ; 6.601      ; 3.481      ;
; -2.792 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.464      ; 3.921      ;
; -2.787 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.449      ; 3.911      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[1]'                                                                                                                                                                 ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.410 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.402      ; 2.522      ;
; -1.382 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.036      ; 3.184      ;
; -1.369 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.629      ; 2.790      ;
; -1.364 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.541      ; 2.707      ;
; -1.356 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.288      ; 2.462      ;
; -1.350 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.283      ; 2.463      ;
; -1.344 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.454      ;
; -1.321 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.177      ; 3.386      ;
; -1.309 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.564      ; 2.785      ;
; -1.287 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.819      ; 3.062      ;
; -1.284 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.676      ; 2.922      ;
; -1.283 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.087      ; 2.334      ;
; -1.273 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.228      ; 3.485      ;
; -1.266 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.753      ; 3.017      ;
; -1.265 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.680      ; 2.945      ;
; -1.262 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.343      ; 2.611      ;
; -1.262 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.432      ; 2.700      ;
; -1.255 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[181] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.432      ; 2.707      ;
; -1.241 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.421      ; 3.710      ;
; -1.235 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.402      ; 2.697      ;
; -1.222 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[34]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.491      ; 2.799      ;
; -1.222 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.402      ; 2.710      ;
; -1.212 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[121] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.344      ; 2.662      ;
; -1.210 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[126] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.454      ; 2.774      ;
; -1.207 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.036      ; 3.359      ;
; -1.199 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[28]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.341      ; 2.672      ;
; -1.194 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.629      ; 2.965      ;
; -1.191 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[195] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.332      ; 2.671      ;
; -1.189 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[194] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.338      ; 2.679      ;
; -1.189 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.541      ; 2.882      ;
; -1.183 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[193] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.329      ; 2.676      ;
; -1.181 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.288      ; 2.637      ;
; -1.180 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.434      ; 2.784      ;
; -1.179 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.629      ; 2.980      ;
; -1.177 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.208      ; 2.561      ;
; -1.175 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.446      ; 2.801      ;
; -1.175 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[162] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.262      ; 2.617      ;
; -1.175 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.283      ; 2.638      ;
; -1.174 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.036      ; 3.392      ;
; -1.169 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.629      ;
; -1.165 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[201] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.112      ; 2.477      ;
; -1.163 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[228] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.362      ; 2.729      ;
; -1.162 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.105      ; 2.473      ;
; -1.160 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.288      ; 2.658      ;
; -1.157 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[69]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.420      ; 2.793      ;
; -1.155 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.959      ; 2.334      ;
; -1.152 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.283      ; 2.661      ;
; -1.146 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.177      ; 3.561      ;
; -1.142 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[59]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.236      ; 2.624      ;
; -1.142 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.672      ; 3.060      ;
; -1.136 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[166] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.323      ; 2.717      ;
; -1.134 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.564      ; 2.960      ;
; -1.132 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[190] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.192      ; 2.590      ;
; -1.128 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[73]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.549      ; 2.951      ;
; -1.125 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.564      ; 2.969      ;
; -1.122 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[116] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.210      ; 2.618      ;
; -1.121 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[38]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.819      ; 3.228      ;
; -1.121 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.402      ; 2.811      ;
; -1.120 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.541      ; 2.951      ;
; -1.118 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.162      ; 2.574      ;
; -1.116 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.665      ; 2.079      ;
; -1.114 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[179] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.909      ; 3.325      ;
; -1.114 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[226] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.310      ; 2.726      ;
; -1.114 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[230] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.731      ; 2.147      ;
; -1.113 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.286      ; 2.703      ;
; -1.113 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.177      ; 3.594      ;
; -1.113 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.685      ;
; -1.112 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.819      ; 3.237      ;
; -1.109 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[149] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.065      ; 2.486      ;
; -1.109 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.676      ; 3.097      ;
; -1.108 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.087      ; 2.509      ;
; -1.107 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[112] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.360      ; 2.783      ;
; -1.106 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.087      ; 2.511      ;
; -1.104 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.045      ; 2.471      ;
; -1.098 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.228      ; 3.660      ;
; -1.094 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.343      ; 2.779      ;
; -1.093 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.036      ; 3.473      ;
; -1.092 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[148] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.062      ; 2.500      ;
; -1.091 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.753      ; 3.192      ;
; -1.090 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[67]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.381      ; 2.821      ;
; -1.090 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.680      ; 3.120      ;
; -1.089 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.819      ; 3.260      ;
; -1.087 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.343      ; 2.786      ;
; -1.087 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.432      ; 2.875      ;
; -1.085 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.103      ; 2.548      ;
; -1.083 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.303      ; 2.750      ;
; -1.081 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.891      ; 2.340      ;
; -1.080 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.629      ; 3.079      ;
; -1.080 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[181] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.432      ; 2.882      ;
; -1.075 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[107] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.900      ; 2.355      ;
; -1.075 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.541      ; 2.996      ;
; -1.072 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[108] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.895      ; 2.353      ;
; -1.070 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[21]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.696      ; 3.156      ;
; -1.069 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[159] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.784      ; 3.245      ;
; -1.067 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.288      ; 2.751      ;
; -1.066 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.421      ; 3.885      ;
; -1.064 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[215] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.379      ; 2.845      ;
; -1.062 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[68]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.325      ; 2.793      ;
; -1.061 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 4.283      ; 2.752      ;
; -1.055 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 5.268      ; 3.743      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.592 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.524      ; 3.172      ;
; -0.591 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.524      ; 3.173      ;
; -0.591 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.524      ; 3.173      ;
; -0.291 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.524      ; 3.477      ;
; -0.288 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.524      ; 3.480      ;
; -0.287 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.524      ; 3.481      ;
; 0.312  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.340  ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync                                                                                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.514  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.527  ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.527  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.583  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.782      ;
; 0.587  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.102      ;
; 0.595  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.794      ;
; 0.611  ; GPIO1_D[9]                              ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.524      ; 4.385      ;
; 0.700  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.526      ; 4.466      ;
; 0.740  ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.939      ;
; 0.759  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.764  ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.768  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.772  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773  ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.974      ;
; 0.773  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.779  ; GPIO1_D[9]                              ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.524      ; 4.557      ;
; 0.792  ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.991      ;
; 0.848  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.855  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.861  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.378      ;
; 0.861  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.378      ;
; 0.861  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.864  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.868  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.877  ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.076      ;
; 0.888  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.405      ;
; 0.888  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 4.903      ;
; 0.888  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 4.903      ;
; 0.890  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.089      ;
; 0.894  ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.098      ;
; 0.896  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[2]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.411      ;
; 0.897  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.412      ;
; 0.908  ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.107      ;
; 0.908  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.104      ;
; 0.932  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.772      ; 4.969      ;
; 0.932  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.772      ; 4.969      ;
; 0.943  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.751      ; 4.959      ;
; 0.943  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.751      ; 4.959      ;
; 0.944  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.951  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.957  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.960  ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|set_color                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.161      ;
; 0.960  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.971  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.972  ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.171      ;
; 0.972  ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.171      ;
; 0.996  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.757      ; 5.018      ;
; 0.996  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.757      ; 5.018      ;
; 1.007  ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.206      ;
; 1.007  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.753      ; 5.025      ;
; 1.007  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.753      ; 5.025      ;
; 1.015  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[0]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.530      ;
; 1.021  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.758      ; 5.044      ;
; 1.021  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.758      ; 5.044      ;
; 1.025  ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.224      ;
; 1.035  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.040  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
; 1.044  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.755      ; 5.064      ;
; 1.044  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.755      ; 5.064      ;
; 1.046  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 5.061      ;
; 1.046  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 5.061      ;
; 1.047  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.763      ; 5.075      ;
; 1.047  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.763      ; 5.075      ;
; 1.048  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.233      ;
; 1.049  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.248      ;
; 1.051  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.767      ; 5.083      ;
; 1.051  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.767      ; 5.083      ;
; 1.052  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.569      ;
; 1.052  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 5.079      ;
; 1.052  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 5.079      ;
; 1.061  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.526      ; 4.831      ;
; 1.065  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.751      ; 5.081      ;
; 1.065  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.751      ; 5.081      ;
; 1.072  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.765      ; 5.102      ;
; 1.072  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.765      ; 5.102      ;
; 1.082  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.752      ; 5.099      ;
; 1.082  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.752      ; 5.099      ;
; 1.083  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 5.110      ;
; 1.083  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 5.110      ;
; 1.088  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.289      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.235 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.336      ; 2.435      ;
; -0.225 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.378      ; 2.497      ;
; 0.077  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.226      ; 0.967      ;
; 0.158  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.285      ; 1.107      ;
; 0.171  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.285      ; 1.120      ;
; 0.245  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.378      ; 2.467      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.286      ; 1.270      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.355  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.336      ; 2.525      ;
; 0.613  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.811      ;
; 0.678  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.876      ;
; 0.798  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.056      ; 0.998      ;
; 0.886  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 1.085      ;
; 1.096  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 1.295      ;
; 1.281  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.009      ; 0.954      ;
; 1.282  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.009      ; 0.955      ;
; 2.050  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.161     ; 1.033      ;
; 2.212  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.096      ; 1.972      ;
; 2.425  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.116     ; 0.973      ;
; 2.431  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.117     ; 0.978      ;
; 2.718  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.116     ; 1.266      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.154 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.057      ; 1.237      ;
; 0.361  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.057      ; 1.252      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.138 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.579      ; 1.785      ;
; 0.391  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.579      ; 1.814      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.106 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 1.218      ; 1.436      ;
; 0.439  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 1.218      ; 1.481      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.061 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.859      ; 2.122      ;
; 0.480  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.859      ; 2.163      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.102 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.720      ; 1.146      ;
; 0.635 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.720      ; 1.179      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.109 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.720      ; 1.153      ;
; 0.643 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.720      ; 1.187      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.121 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.618      ;
; 0.125 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.622      ;
; 0.127 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.624      ;
; 0.129 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.626      ;
; 0.134 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.631      ;
; 0.136 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.633      ;
; 0.136 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.633      ;
; 0.136 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.633      ;
; 0.138 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.635      ;
; 0.140 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.637      ;
; 0.233 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.730      ;
; 0.236 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.733      ;
; 0.236 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.733      ;
; 0.237 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.734      ;
; 0.238 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.735      ;
; 0.240 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.737      ;
; 0.241 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.738      ;
; 0.242 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.739      ;
; 0.244 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.741      ;
; 0.245 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.742      ;
; 0.246 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.743      ;
; 0.247 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.744      ;
; 0.248 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.745      ;
; 0.268 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.765      ;
; 0.313 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.810      ;
; 0.313 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.810      ;
; 0.315 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.333      ; 0.812      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.629      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.468 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.666      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.700      ;
; 0.559 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.756      ;
; 0.585 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.782      ;
; 0.588 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.785      ;
; 0.625 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.823      ;
; 0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.829      ;
; 0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.855      ;
; 0.659 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.856      ;
; 0.660 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.858      ;
; 0.663 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.862      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.864      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.864      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.864      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.865      ;
; 0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.868      ;
; 0.676 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.875      ;
; 0.677 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.876      ;
; 0.679 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.878      ;
; 0.680 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.879      ;
; 0.682 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.881      ;
; 0.775 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.974      ;
; 0.778 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.977      ;
; 0.786 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.985      ;
; 0.787 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.986      ;
; 0.789 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.988      ;
; 0.790 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.989      ;
; 0.809 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.010      ;
; 0.809 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.008      ;
; 0.847 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.042      ;
; 0.848 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.043      ;
; 0.849 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.044      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.054      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.054      ;
; 0.861 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.056      ;
; 0.861 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.056      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.062      ;
; 0.865 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.060      ;
; 0.866 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.061      ;
; 0.867 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.062      ;
; 0.868 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 1.063      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.547 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.725      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.726      ;
; 0.555 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.733      ;
; 0.556 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.734      ;
; 0.557 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.735      ;
; 0.557 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.735      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.737      ;
; 0.561 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.739      ;
; 0.633 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.816      ; 3.623      ;
; 0.633 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.816      ; 3.623      ;
; 0.633 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.816      ; 3.623      ;
; 0.633 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.816      ; 3.623      ;
; 0.677 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.855      ;
; 0.681 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.859      ;
; 0.693 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.871      ;
; 0.695 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.873      ;
; 0.703 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.881      ;
; 0.707 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.885      ;
; 0.710 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.888      ;
; 0.753 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.607      ;
; 0.753 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.607      ;
; 0.753 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.607      ;
; 0.753 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.607      ;
; 0.771 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.625      ;
; 0.771 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.625      ;
; 0.771 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.625      ;
; 0.771 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.625      ;
; 0.787 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 0.969      ;
; 0.793 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 0.975      ;
; 0.796 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 0.978      ;
; 0.796 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.979      ;
; 0.799 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.982      ;
; 0.800 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 0.982      ;
; 0.800 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.983      ;
; 0.802 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 0.984      ;
; 0.807 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.990      ;
; 0.876 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.058      ;
; 0.883 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.065      ;
; 0.885 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.067      ;
; 0.885 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.068      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.742      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.742      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.742      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.742      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.071      ;
; 0.889 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.071      ;
; 0.892 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.075      ;
; 0.896 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.079      ;
; 0.903 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.086      ;
; 0.920 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.103      ;
; 0.922 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.104      ;
; 0.922 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 1.100      ;
; 0.929 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.111      ;
; 0.938 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.121      ;
; 0.939 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.122      ;
; 0.945 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.128      ;
; 0.946 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.129      ;
; 0.946 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.129      ;
; 0.947 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.130      ;
; 0.972 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.154      ;
; 0.981 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.164      ;
; 0.983 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.816      ; 3.473      ;
; 0.983 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.816      ; 3.473      ;
; 0.983 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.816      ; 3.473      ;
; 0.983 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.816      ; 3.473      ;
; 0.992 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.175      ;
; 0.999 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.182      ;
; 1.009 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.192      ;
; 1.016 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.199      ;
; 1.018 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.200      ;
; 1.025 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.207      ;
; 1.034 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.217      ;
; 1.035 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.218      ;
; 1.035 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.218      ;
; 1.041 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.909      ; 1.639      ;
; 1.041 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.224      ;
; 1.042 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.225      ;
; 1.042 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.225      ;
; 1.088 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.271      ;
; 1.091 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.901      ; 1.681      ;
; 1.098 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.893      ; 1.680      ;
; 1.103 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.903      ; 1.695      ;
; 1.105 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.288      ;
; 1.110 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.915      ; 1.714      ;
; 1.111 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.914      ; 1.714      ;
; 1.112 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.295      ;
; 1.114 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 1.296      ;
; 1.128 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.906      ; 1.723      ;
; 1.130 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.313      ;
; 1.131 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.314      ;
; 1.131 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.314      ;
; 1.137 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.320      ;
; 1.138 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.321      ;
; 1.141 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.902      ; 1.732      ;
; 1.142 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.890      ; 1.721      ;
; 1.145 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.906      ; 1.740      ;
; 1.149 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.903      ; 1.741      ;
; 1.155 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.899      ; 1.743      ;
; 1.159 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.914      ; 1.762      ;
; 1.161 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.914      ; 1.764      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.620 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.286      ; 4.874      ;
; -1.598 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.271      ; 4.837      ;
; -1.591 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.842      ;
; -1.590 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.287      ; 4.845      ;
; -1.585 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.286      ; 4.839      ;
; -1.575 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.287      ; 4.830      ;
; -1.574 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.287      ; 4.829      ;
; -1.571 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.273      ; 4.812      ;
; -1.568 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.819      ;
; -1.546 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.273      ; 4.787      ;
; -1.541 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.275      ; 4.784      ;
; -1.531 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.291      ; 4.790      ;
; -1.530 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.274      ; 4.772      ;
; -1.529 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.284      ; 4.781      ;
; -1.527 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.271      ; 4.766      ;
; -1.520 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.276      ; 4.764      ;
; -1.516 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.275      ; 4.759      ;
; -1.516 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.767      ;
; -1.514 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.296      ; 4.778      ;
; -1.510 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.281      ; 4.759      ;
; -1.510 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.285      ; 4.763      ;
; -1.500 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.281      ; 4.749      ;
; -1.498 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.276      ; 4.742      ;
; -1.498 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.294      ; 4.760      ;
; -1.497 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.284      ; 4.749      ;
; -1.497 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.295      ; 4.760      ;
; -1.497 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.294      ; 4.759      ;
; -1.490 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.271      ; 4.729      ;
; -1.489 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.294      ; 4.751      ;
; -1.487 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.285      ; 4.740      ;
; -1.478 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.277      ; 4.723      ;
; -1.478 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.279      ; 4.725      ;
; -1.476 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.268      ; 4.712      ;
; -1.471 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.291      ; 4.730      ;
; -1.471 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.286      ; 4.725      ;
; -1.471 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.722      ;
; -1.470 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.279      ; 4.717      ;
; -1.470 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.281      ; 4.719      ;
; -1.470 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.287      ; 4.725      ;
; -1.465 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.277      ; 4.710      ;
; -1.464 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.271      ; 4.703      ;
; -1.462 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.279      ; 4.709      ;
; -1.455 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.289      ; 4.712      ;
; -1.454 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.277      ; 4.699      ;
; -1.453 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.289      ; 4.710      ;
; -1.452 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.279      ; 4.699      ;
; -1.440 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.279      ; 4.687      ;
; -1.440 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.279      ; 4.687      ;
; -1.435 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.274      ; 4.677      ;
; -1.434 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.275      ; 4.677      ;
; -1.421 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.281      ; 4.670      ;
; -1.415 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.666      ;
; -1.412 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.663      ;
; -1.405 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.276      ; 4.649      ;
; -1.403 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.284      ; 4.655      ;
; -1.389 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 3.283      ; 4.640      ;
; -1.333 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.283      ; 4.580      ;
; -1.301 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.286      ; 4.551      ;
; -1.298 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.286      ; 4.548      ;
; -1.287 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.287      ; 4.538      ;
; -1.282 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.283      ; 4.529      ;
; -1.281 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.271      ; 4.516      ;
; -1.280 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.271      ; 4.515      ;
; -1.278 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.287      ; 4.529      ;
; -1.275 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.284      ; 4.523      ;
; -1.272 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.291      ; 4.527      ;
; -1.271 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.287      ; 4.522      ;
; -1.260 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.273      ; 4.497      ;
; -1.258 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.268      ; 4.490      ;
; -1.256 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.283      ; 4.503      ;
; -1.249 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.275      ; 4.488      ;
; -1.248 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.279      ; 4.491      ;
; -1.243 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.285      ; 4.492      ;
; -1.242 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.271      ; 4.477      ;
; -1.242 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.296      ; 4.502      ;
; -1.240 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.275      ; 4.479      ;
; -1.239 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.281      ; 4.484      ;
; -1.238 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.271      ; 4.473      ;
; -1.238 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.295      ; 4.497      ;
; -1.237 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.281      ; 4.482      ;
; -1.237 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.294      ; 4.495      ;
; -1.236 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.279      ; 4.479      ;
; -1.231 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.284      ; 4.479      ;
; -1.229 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.273      ; 4.466      ;
; -1.226 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.277      ; 4.467      ;
; -1.226 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.279      ; 4.469      ;
; -1.226 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.285      ; 4.475      ;
; -1.225 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.274      ; 4.463      ;
; -1.224 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.279      ; 4.467      ;
; -1.224 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.276      ; 4.464      ;
; -1.224 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.294      ; 4.482      ;
; -1.224 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.283      ; 4.471      ;
; -1.223 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.291      ; 4.478      ;
; -1.222 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.281      ; 4.467      ;
; -1.216 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.277      ; 4.457      ;
; -1.213 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.294      ; 4.471      ;
; -1.211 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.277      ; 4.452      ;
; -1.209 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.281      ; 4.454      ;
; -1.209 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.287      ; 4.460      ;
; -1.209 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 3.286      ; 4.459      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                            ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.073 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.664      ; 4.222      ;
; -0.971 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.669      ; 4.125      ;
; -0.962 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.664      ; 4.111      ;
; -0.942 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.672      ; 4.099      ;
; -0.314 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.664      ; 3.963      ;
; -0.175 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.669      ; 3.829      ;
; -0.165 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.664      ; 3.814      ;
; -0.159 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.672      ; 3.816      ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.029 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.262     ; 1.262      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 2.027      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; -0.118 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.366      ; 1.979      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.069  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.367      ; 1.793      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
; 0.602  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.369      ; 1.262      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                          ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.357 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[0]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 5.073      ;
; -0.357 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[1]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 5.073      ;
; -0.357 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[2]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 5.073      ;
; -0.357 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[3]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 5.073      ;
; -0.357 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[4]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 5.073      ;
; -0.357 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[5]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 5.073      ;
; -0.292 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.418      ; 4.936      ;
; -0.221 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.418      ; 4.865      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[4]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[0]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[5]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[1]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[2]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[6]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.200 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[3]            ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 4.359      ; 5.044      ;
; -0.158 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.684      ; 4.337      ;
; -0.150 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.564      ; 4.936      ;
; -0.141 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.418      ; 4.785      ;
; -0.135 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.681      ; 4.311      ;
; -0.128 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.418      ; 4.772      ;
; -0.093 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.540      ; 4.758      ;
; -0.079 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.564      ; 4.865      ;
; -0.066 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.756      ;
; -0.063 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.746      ;
; -0.061 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn             ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.362      ; 4.918      ;
; -0.056 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[0]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 4.782      ;
; -0.056 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[1]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 4.782      ;
; -0.056 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[2]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 4.782      ;
; -0.056 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[3]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 4.782      ;
; -0.056 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[4]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 4.782      ;
; -0.056 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[5]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.231      ; 4.782      ;
; -0.048 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.757      ;
; -0.044 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.752      ;
; -0.043 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.484      ; 4.755      ;
; -0.042 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.485      ; 4.755      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[4]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[0]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[5]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[1]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[2]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[6]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.041 ; SW[1]                                  ; CAPdrive:CAPdriver|QinReg[3]            ; SW[1]                                             ; GPIO1_D[9]  ; 1.000        ; 4.359      ; 5.385      ;
; -0.026 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.679      ;
; -0.022 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.540      ; 4.687      ;
; -0.006 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.680      ;
; 0.001  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.564      ; 4.785      ;
; 0.008  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.675      ;
; 0.010  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.680      ;
; 0.014  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.564      ; 4.772      ;
; 0.028  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.681      ;
; 0.029  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.679      ;
; 0.029  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.485      ; 4.684      ;
; 0.032  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.484      ; 4.680      ;
; 0.045  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.608      ;
; 0.049  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.686      ; 4.758      ;
; 0.058  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.540      ; 4.607      ;
; 0.059  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.421      ; 4.588      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.609      ;
; 0.071  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.540      ; 4.594      ;
; 0.076  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.629      ; 4.756      ;
; 0.079  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.611      ;
; 0.079  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.625      ; 4.746      ;
; 0.085  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.418      ; 4.559      ;
; 0.086  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.597      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.478      ; 4.744      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.477      ; 4.742      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.595      ;
; 0.090  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.485      ; 4.750      ;
; 0.090  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.600      ;
; 0.094  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.629      ; 4.757      ;
; 0.096  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.419      ; 4.659      ;
; 0.097  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.612      ;
; 0.098  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.625      ; 4.752      ;
; 0.099  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.630      ; 4.755      ;
; 0.100  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.631      ; 4.755      ;
; 0.101  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.607      ;
; 0.102  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.484      ; 4.610      ;
; 0.104  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.485      ; 4.609      ;
; 0.108  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.483      ; 4.601      ;
; 0.109  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.479      ; 4.599      ;
; 0.109  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.485      ; 4.604      ;
; 0.112  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.484      ; 4.600      ;
; 0.112  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn             ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.362      ; 5.245      ;
; 0.116  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.695      ; 4.679      ;
; 0.120  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.686      ; 4.687      ;
; 0.125  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.528      ;
; 0.133  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.520      ;
; 0.136  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.695      ; 4.680      ;
; 0.145  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.529      ;
; 0.150  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.625      ; 4.675      ;
; 0.152  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.629      ; 4.680      ;
; 0.157  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.549      ; 4.517      ;
; 0.159  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.478      ; 4.673      ;
; 0.159  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.477      ; 4.671      ;
; 0.161  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.485      ; 4.679      ;
; 0.167  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.419      ; 4.588      ;
; 0.170  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.629      ; 4.681      ;
; 0.171  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.625      ; 4.679      ;
; 0.171  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.631      ; 4.684      ;
; 0.174  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.630      ; 4.680      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO1_D[9]'                                                                                                                                                           ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.940 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.511      ;
; -3.937 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.514      ;
; -3.935 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.516      ;
; -3.932 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.519      ;
; -3.872 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.365      ; 2.569      ;
; -3.867 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.365      ; 2.574      ;
; -3.794 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.238      ; 2.520      ;
; -3.789 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.238      ; 2.525      ;
; -3.777 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.605      ;
; -3.775 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.607      ;
; -3.775 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.301      ; 2.602      ;
; -3.775 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.676      ;
; -3.773 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.603      ;
; -3.773 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.607      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.608      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.679      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.610      ;
; -3.770 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.612      ;
; -3.770 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.301      ; 2.607      ;
; -3.768 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.608      ;
; -3.768 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.612      ;
; -3.767 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.613      ;
; -3.766 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.511      ;
; -3.763 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.514      ;
; -3.761 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.516      ;
; -3.758 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.519      ;
; -3.757 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.625      ;
; -3.757 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.298      ; 2.617      ;
; -3.754 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.622      ;
; -3.752 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.630      ;
; -3.752 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.298      ; 2.622      ;
; -3.749 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.627      ;
; -3.707 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.365      ; 2.734      ;
; -3.698 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.187      ; 2.569      ;
; -3.693 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.187      ; 2.574      ;
; -3.684 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.767      ;
; -3.681 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.770      ;
; -3.629 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.238      ; 2.685      ;
; -3.620 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.060      ; 2.520      ;
; -3.616 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.365      ; 2.825      ;
; -3.615 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.060      ; 2.525      ;
; -3.612 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.770      ;
; -3.610 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.772      ;
; -3.610 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.301      ; 2.767      ;
; -3.608 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.768      ;
; -3.608 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.772      ;
; -3.607 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.844      ;
; -3.607 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.773      ;
; -3.606 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.845      ;
; -3.604 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.847      ;
; -3.603 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.128      ; 2.605      ;
; -3.603 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.375      ; 2.848      ;
; -3.601 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.128      ; 2.607      ;
; -3.601 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.123      ; 2.602      ;
; -3.601 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.676      ;
; -3.599 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.122      ; 2.603      ;
; -3.599 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.126      ; 2.607      ;
; -3.598 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.126      ; 2.608      ;
; -3.598 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.679      ;
; -3.598 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.128      ; 2.610      ;
; -3.596 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.128      ; 2.612      ;
; -3.596 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.123      ; 2.607      ;
; -3.594 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.122      ; 2.608      ;
; -3.594 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.126      ; 2.612      ;
; -3.593 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.126      ; 2.613      ;
; -3.592 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.790      ;
; -3.592 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.298      ; 2.782      ;
; -3.589 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.787      ;
; -3.583 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.128      ; 2.625      ;
; -3.583 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.120      ; 2.617      ;
; -3.580 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.122      ; 2.622      ;
; -3.578 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.128      ; 2.630      ;
; -3.578 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.120      ; 2.622      ;
; -3.575 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.122      ; 2.627      ;
; -3.569 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.237      ; 2.744      ;
; -3.564 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.237      ; 2.749      ;
; -3.539 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.365      ; 2.902      ;
; -3.538 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.365      ; 2.903      ;
; -3.538 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.238      ; 2.776      ;
; -3.533 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.187      ; 2.734      ;
; -3.521 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.861      ;
; -3.519 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.863      ;
; -3.519 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.301      ; 2.858      ;
; -3.517 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.859      ;
; -3.517 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.863      ;
; -3.516 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.304      ; 2.864      ;
; -3.510 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.767      ;
; -3.507 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.197      ; 2.770      ;
; -3.501 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.881      ;
; -3.501 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.298      ; 2.873      ;
; -3.498 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.300      ; 2.878      ;
; -3.461 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.238      ; 2.853      ;
; -3.460 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.238      ; 2.854      ;
; -3.455 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.060      ; 2.685      ;
; -3.444 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.938      ;
; -3.443 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.939      ;
; -3.442 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.187      ; 2.825      ;
; -3.442 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.940      ;
; -3.442 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.301      ; 2.935      ;
; -3.441 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.306      ; 2.941      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                             ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; -0.043 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.545      ; 1.166      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.471  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.677      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.654  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.541      ; 1.859      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 0.702  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.542      ; 1.908      ;
; 1.656  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.154     ; 1.166      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.183 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.758      ; 4.206      ;
; 0.186 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.759      ; 4.210      ;
; 0.201 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.752      ; 4.218      ;
; 0.203 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.760      ; 4.228      ;
; 0.205 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.749      ; 4.219      ;
; 0.205 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 4.220      ;
; 0.207 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.765      ; 4.237      ;
; 0.212 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.765      ; 4.242      ;
; 0.213 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.754      ; 4.232      ;
; 0.214 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.751      ; 4.230      ;
; 0.217 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.758      ; 4.240      ;
; 0.217 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.755      ; 4.237      ;
; 0.225 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.757      ; 4.247      ;
; 0.225 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.763      ; 4.253      ;
; 0.225 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 4.252      ;
; 0.227 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.753      ; 4.245      ;
; 0.229 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.770      ; 4.264      ;
; 0.232 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.753      ; 4.250      ;
; 0.238 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.767      ; 4.270      ;
; 0.239 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.756      ; 4.260      ;
; 0.239 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.770      ; 4.274      ;
; 0.240 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.755      ; 4.260      ;
; 0.240 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.751      ; 4.256      ;
; 0.241 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.758      ; 4.264      ;
; 0.242 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.749      ; 4.256      ;
; 0.242 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.753      ; 4.260      ;
; 0.242 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.761      ; 4.268      ;
; 0.243 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.754      ; 4.262      ;
; 0.246 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.760      ; 4.271      ;
; 0.246 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.748      ; 4.259      ;
; 0.252 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.754      ; 4.271      ;
; 0.252 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.770      ; 4.287      ;
; 0.253 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.771      ; 4.289      ;
; 0.254 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.756      ; 4.275      ;
; 0.254 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.746      ; 4.265      ;
; 0.254 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.757      ; 4.276      ;
; 0.256 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 4.271      ;
; 0.257 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.772      ; 4.294      ;
; 0.257 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.761      ; 4.283      ;
; 0.258 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.746      ; 4.269      ;
; 0.264 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.754      ; 4.283      ;
; 0.265 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.750      ; 4.280      ;
; 0.271 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.758      ; 4.294      ;
; 0.274 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.743      ; 4.282      ;
; 0.276 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.748      ; 4.289      ;
; 0.284 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.763      ; 4.312      ;
; 0.286 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.767      ; 4.318      ;
; 0.288 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.760      ; 4.313      ;
; 0.292 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 4.319      ;
; 0.295 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.746      ; 4.306      ;
; 0.295 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.759      ; 4.319      ;
; 0.296 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.746      ; 4.307      ;
; 0.300 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.763      ; 4.328      ;
; 0.311 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 4.338      ;
; 0.313 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.762      ; 4.340      ;
; 0.345 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 3.759      ; 4.369      ;
; 0.401 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.759      ; 4.429      ;
; 0.415 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.760      ; 4.444      ;
; 0.417 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.752      ; 4.438      ;
; 0.424 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.758      ; 4.451      ;
; 0.427 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.758      ; 4.454      ;
; 0.432 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.757      ; 4.458      ;
; 0.446 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.749      ; 4.464      ;
; 0.446 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.750      ; 4.465      ;
; 0.450 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.474      ;
; 0.451 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.754      ; 4.474      ;
; 0.462 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.486      ;
; 0.463 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.765      ; 4.497      ;
; 0.464 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.753      ; 4.486      ;
; 0.464 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.765      ; 4.498      ;
; 0.472 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.754      ; 4.495      ;
; 0.475 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.746      ; 4.490      ;
; 0.475 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.753      ; 4.497      ;
; 0.479 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.763      ; 4.511      ;
; 0.479 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 4.510      ;
; 0.480 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.754      ; 4.503      ;
; 0.480 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.767      ; 4.516      ;
; 0.480 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 4.505      ;
; 0.481 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.758      ; 4.508      ;
; 0.486 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.743      ; 4.498      ;
; 0.487 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.753      ; 4.509      ;
; 0.487 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.754      ; 4.510      ;
; 0.495 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.761      ; 4.525      ;
; 0.496 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.770      ; 4.535      ;
; 0.500 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.746      ; 4.515      ;
; 0.505 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.760      ; 4.534      ;
; 0.505 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.771      ; 4.545      ;
; 0.505 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.770      ; 4.544      ;
; 0.506 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.770      ; 4.545      ;
; 0.507 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.751      ; 4.527      ;
; 0.508 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.757      ; 4.534      ;
; 0.517 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.761      ; 4.547      ;
; 0.518 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 4.543      ;
; 0.520 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.772      ; 4.561      ;
; 0.524 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.758      ; 4.551      ;
; 0.525 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.750      ; 4.544      ;
; 0.528 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.751      ; 4.548      ;
; 0.535 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.760      ; 4.564      ;
; 0.535 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.746      ; 4.550      ;
; 0.537 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.767      ; 4.573      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                            ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.674 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.800      ; 3.648      ;
; 0.682 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.791      ; 3.647      ;
; 0.691 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.796      ; 3.661      ;
; 0.825 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.791      ; 3.790      ;
; 1.458 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.800      ; 3.932      ;
; 1.478 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.791      ; 3.943      ;
; 1.487 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.796      ; 3.957      ;
; 1.585 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.791      ; 4.050      ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[1]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[1] ; Rise       ; SW[1]                                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[179]  ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[198]  ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[211]  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[68]   ;
; 0.124  ; 0.124        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[179]~147|combout ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[151]  ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[92]   ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[214]  ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[179]|datad       ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[92]~437|combout  ;
; 0.140  ; 0.140        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[196]~40|dataa    ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~41|combout  ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]|datad       ;
; 0.141  ; 0.141        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[211]|datad       ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[198]~52|dataa    ;
; 0.142  ; 0.142        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~53|combout  ;
; 0.142  ; 0.142        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[75]~451|datab    ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[199]  ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[75]   ;
; 0.143  ; 0.143        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~40|combout  ;
; 0.143  ; 0.143        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[75]~451|combout  ;
; 0.144  ; 0.144        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1]    ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~52|combout  ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[199]~50|dataa    ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~51|combout  ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[68]|datad        ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[225]  ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[50]   ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[151]~210|dataa   ;
; 0.148  ; 0.148        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[179]~147|datad   ;
; 0.148  ; 0.148        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~50|combout  ;
; 0.148  ; 0.148        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~68|combout  ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[229]~246|dataa   ;
; 0.149  ; 0.149        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[102]~480|dataa   ;
; 0.149  ; 0.149        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[50]~357|combout  ;
; 0.150  ; 0.150        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]|dataa       ;
; 0.150  ; 0.150        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[211]~75|combout  ;
; 0.150  ; 0.150        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[51]~354|dataa    ;
; 0.150  ; 0.150        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~494|combout  ;
; 0.151  ; 0.151        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[151]~210|combout ;
; 0.151  ; 0.151        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[123]  ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[50]~356|dataa    ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[36]   ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[123]~335|combout ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[38]   ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[88]   ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[93]   ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[94]~372|combout  ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~495|combout  ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[102]~481|combout ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~277|combout  ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[50]~356|combout  ;
; 0.155  ; 0.155        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[210]  ;
; 0.156  ; 0.156        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[123]~334|datac   ;
; 0.156  ; 0.156        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[38]|datac        ;
; 0.156  ; 0.156        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[102]  ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[88]~388|combout  ;
; 0.158  ; 0.158        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[222]~68|datad    ;
; 0.158  ; 0.158        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[237]~230|combout ;
; 0.158  ; 0.158        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~276|combout  ;
; 0.158  ; 0.158        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[92]~436|combout  ;
; 0.158  ; 0.158        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~495|datab    ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[123]~334|combout ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[151]|datad       ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[179]~146|combout ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[192]~48|combout  ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[27]~330|dataa    ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[228]  ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[225]~251|combout ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[37]~274|combout  ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[68]~281|combout  ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[75]~450|combout  ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[92]|datad        ;
; 0.160  ; 0.160        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[99]~494|datad    ;
; 0.160  ; 0.160        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[222]  ;
; 0.161  ; 0.161        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[102]|datac       ;
; 0.161  ; 0.161        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[65]~294|combout  ;
; 0.161  ; 0.161        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[206]  ;
; 0.161  ; 0.161        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[209]  ;
; 0.161  ; 0.161        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[94]   ;
; 0.162  ; 0.162        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[1]~298|dataa     ;
; 0.162  ; 0.162        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[214]|datad       ;
; 0.162  ; 0.162        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[229]~246|combout ;
; 0.162  ; 0.162        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[27]~330|combout  ;
; 0.162  ; 0.162        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[94]~373|combout  ;
; 0.162  ; 0.162        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[97]~302|dataa    ;
; 0.162  ; 0.162        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[11]   ;
; 0.162  ; 0.162        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[141]  ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[102]~480|combout ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[194]~44|combout  ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[1]~299|combout   ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~69|combout  ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[68]~280|combout  ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[91]~322|combout  ;
; 0.163  ; 0.163        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[92]~437|datad    ;
; 0.163  ; 0.163        ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[82]   ;
; 0.164  ; 0.164        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[195]~42|combout  ;
; 0.164  ; 0.164        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~41|datad    ;
; 0.164  ; 0.164        ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[225]~251|datac   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.336  ; 0.520        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.341  ; 0.525        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.261  ; 0.477        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.655 ; 4.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.944 ; 5.160        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.184 ; 5.184        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.657 ; 9.873        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.657 ; 9.873        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.657 ; 9.873        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.657 ; 9.873        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 9.660 ; 9.876        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 9.660 ; 9.876        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 9.660 ; 9.876        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ;
; 9.660 ; 9.876        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                       ;
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 9.693 ; 9.923        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 9.694 ; 9.924        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.764  ; 2.943  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.764  ; 2.943  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.180  ; 5.590  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.180  ; 5.590  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 5.767  ; 5.921  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 5.767  ; 5.921  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 3.872  ; 4.249  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 3.872  ; 4.249  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.472  ; 3.654  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.472  ; 3.654  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 2.729  ; 3.074  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 2.729  ; 3.074  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.141  ; 2.313  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.141  ; 2.313  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 4.550  ; 4.967  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; -0.556 ; -0.211 ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 4.550  ; 4.967  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.752  ; 2.896  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.752  ; 2.896  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 4.556  ; 4.973  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 4.556  ; 4.973  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; -0.157 ; 0.205  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.406  ; 0.760  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; -0.185 ; 0.154  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; -0.158 ; 0.211  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; -0.168 ; 0.222  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; -0.433 ; -0.051 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; -0.230 ; 0.112  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; 4.275  ; 4.691  ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; 4.275  ; 4.691  ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.513 ; -0.663 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.513 ; -0.663 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -4.015 ; -4.448 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -4.015 ; -4.448 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -3.816 ; -3.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -3.816 ; -3.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -3.327 ; -3.695 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -3.327 ; -3.695 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -0.717 ; -0.889 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -0.717 ; -0.889 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 0.496  ; 0.191  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 0.496  ; 0.191  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.360  ; 2.188  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.360  ; 2.188  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 3.573  ; 3.268  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; 3.573  ; 3.268  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; -1.425 ; -1.858 ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.773  ; 1.589  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.773  ; 1.589  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.870  ; 0.505  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; -0.547 ; -0.928 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.594  ; 0.242  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.054  ; -0.290 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; 0.622  ; 0.292  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; 0.596  ; 0.237  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; 0.616  ; 0.243  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; 0.870  ; 0.505  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; 0.663  ; 0.330  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; -0.539 ; -0.943 ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; -0.539 ; -0.943 ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.387 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.387 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.365 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.365 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.324 ; 5.256 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.596 ; 4.596 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 5.218 ; 5.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.800 ; 4.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 5.324 ; 5.256 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.405 ; 5.317 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.903 ; 4.865 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.313 ; 5.243 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.405 ; 5.317 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.606 ; 4.611 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.108 ; 4.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.490 ; 5.401 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.353 ; 5.319 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.824 ; 4.842 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.490 ; 5.401 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.287 ; 5.291 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.586 ; 4.610 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.854 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.854 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.735 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.735 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.801 ; 6.161 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.801 ; 6.161 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.801 ; 6.161 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.801 ; 6.161 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.110 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.110 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.203 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.203 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.234 ; 6.227 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.234 ; 6.227 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 5.732 ; 5.684 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 5.732 ; 5.684 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 7.445 ; 7.740 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.445 ; 7.740 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 7.445 ; 7.740 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.445 ; 7.740 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.532 ; 6.493 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.532 ; 6.493 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.172 ; 6.200 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.172 ; 6.200 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.335 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.335 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.312 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.312 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 4.171 ; 4.171 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.171 ; 4.171 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.769 ; 4.751 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.368 ; 4.342 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.870 ; 4.804 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 4.181 ; 4.185 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.467 ; 4.429 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.859 ; 4.792 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 4.949 ; 4.864 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.181 ; 4.185 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 3.704 ; 3.679 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 4.390 ; 4.408 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 4.898 ; 4.865 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.390 ; 4.408 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.031 ; 4.944 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 4.836 ; 4.838 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.162 ; 4.184 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.500 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.500 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.386 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.386 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.680 ; 6.032 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.680 ; 6.032 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.680 ; 6.032 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.680 ; 6.032 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.027 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.027 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.118 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.118 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.061 ; 6.053 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.061 ; 6.053 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 5.579 ; 5.529 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 5.579 ; 5.529 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 7.257 ; 7.543 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.257 ; 7.543 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 7.257 ; 7.543 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.257 ; 7.543 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.345 ; 6.307 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.345 ; 6.307 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.006 ; 6.032 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.006 ; 6.032 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.392 ;    ;    ; 7.936 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.256 ;    ;    ; 7.789 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -8.184 ; -618.956      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -3.286 ; -500.772      ;
; GPIO1_D[9]                                        ; -2.486 ; -668.516      ;
; div800k:DIV800|Qaux[5]                            ; -1.131 ; -2.576        ;
; SW[1]                                             ; -0.818 ; -21.672       ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.600 ; -0.962        ;
; div800k:DIV800|Qaux[3]                            ; 0.238  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.246  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.269  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.282  ; 0.000         ;
; CLOCK_50                                          ; 0.336  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.369  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -2.681 ; -468.699      ;
; SW[1]                                             ; -0.751 ; -88.278       ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.445 ; -1.332        ;
; div800k:DIV800|Qaux[5]                            ; -0.247 ; -0.420        ;
; div800k:DIV800|Qaux[4]                            ; -0.085 ; -0.085        ;
; CLOCK_50                                          ; -0.077 ; -0.077        ;
; div800k:DIV800|Qaux[0]                            ; -0.035 ; -0.035        ;
; div800k:DIV800|Qaux[2]                            ; 0.000  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.044  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.052  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.068  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.296  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -1.502 ; -78.059       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -0.891 ; -3.331        ;
; GPIO1_D[9]                                        ; -0.516 ; -5.808        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.486 ; -0.486        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.032 ; -167.398      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.048  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.079  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.371  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.000 ; -515.290      ;
; SW[1]                                             ; -3.000 ; -33.861       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.000 ; -192.000      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.473  ; 0.000         ;
; CLOCK_50                                          ; 4.456  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.634  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -8.184 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.380      ;
; -8.182 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.378      ;
; -8.180 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.376      ;
; -8.154 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.350      ;
; -8.151 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.347      ;
; -8.146 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.781      ;
; -8.144 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.779      ;
; -8.142 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.777      ;
; -8.117 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.785      ;
; -8.116 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.751      ;
; -8.115 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.783      ;
; -8.113 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.781      ;
; -8.113 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.748      ;
; -8.110 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.852      ;
; -8.108 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.850      ;
; -8.106 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.848      ;
; -8.096 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.333      ;
; -8.094 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.331      ;
; -8.092 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.329      ;
; -8.089 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.587     ; 4.437      ;
; -8.087 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.755      ;
; -8.087 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.587     ; 4.435      ;
; -8.086 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.592     ; 4.429      ;
; -8.085 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.587     ; 4.433      ;
; -8.084 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.752      ;
; -8.084 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.592     ; 4.427      ;
; -8.082 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.592     ; 4.425      ;
; -8.080 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.822      ;
; -8.077 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.819      ;
; -8.066 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.303      ;
; -8.063 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.300      ;
; -8.059 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.587     ; 4.407      ;
; -8.056 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.592     ; 4.399      ;
; -8.056 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.587     ; 4.404      ;
; -8.054 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.442     ; 4.547      ;
; -8.053 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.592     ; 4.396      ;
; -8.052 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.442     ; 4.545      ;
; -8.050 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.442     ; 4.543      ;
; -8.044 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.740     ; 4.239      ;
; -8.043 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.740     ; 4.238      ;
; -8.041 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.740     ; 4.236      ;
; -8.041 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.351     ; 4.625      ;
; -8.039 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.351     ; 4.623      ;
; -8.037 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.351     ; 4.621      ;
; -8.024 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.442     ; 4.517      ;
; -8.021 ; RAMs_drive:RAM_controller|Parity_register[159] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.442     ; 4.514      ;
; -8.012 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.208      ;
; -8.012 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.208      ;
; -8.011 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.351     ; 4.595      ;
; -8.008 ; RAMs_drive:RAM_controller|Parity_register[84]  ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.351     ; 4.592      ;
; -8.006 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.301     ; 4.640      ;
; -8.005 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.301     ; 4.639      ;
; -8.003 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.301     ; 4.637      ;
; -7.984 ; RAMs_drive:RAM_controller|Parity_register[20]  ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.739     ; 4.180      ;
; -7.977 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.268     ; 4.644      ;
; -7.976 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.268     ; 4.643      ;
; -7.974 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.268     ; 4.641      ;
; -7.974 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.609      ;
; -7.974 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.609      ;
; -7.970 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.194     ; 4.711      ;
; -7.969 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.194     ; 4.710      ;
; -7.967 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.194     ; 4.708      ;
; -7.961 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.188     ; 4.708      ;
; -7.959 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.188     ; 4.706      ;
; -7.957 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.188     ; 4.704      ;
; -7.956 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.699     ; 4.192      ;
; -7.955 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.699     ; 4.191      ;
; -7.953 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.074     ; 4.814      ;
; -7.953 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.699     ; 4.189      ;
; -7.951 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.074     ; 4.812      ;
; -7.950 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.747     ; 4.138      ;
; -7.949 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.074     ; 4.810      ;
; -7.949 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.588     ; 4.296      ;
; -7.948 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.747     ; 4.136      ;
; -7.948 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.588     ; 4.295      ;
; -7.946 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.747     ; 4.134      ;
; -7.946 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.116     ; 4.765      ;
; -7.946 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|red[0]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.593     ; 4.288      ;
; -7.946 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.300     ; 4.581      ;
; -7.946 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.588     ; 4.293      ;
; -7.945 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.613      ;
; -7.945 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.613      ;
; -7.945 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[0] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.593     ; 4.287      ;
; -7.944 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.116     ; 4.763      ;
; -7.943 ; RAMs_drive:RAM_controller|Parity_register[130] ; VGA_generator:VGA_controller|green[1] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.593     ; 4.285      ;
; -7.942 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.116     ; 4.761      ;
; -7.938 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.680      ;
; -7.938 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.193     ; 4.680      ;
; -7.931 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.188     ; 4.678      ;
; -7.928 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.188     ; 4.675      ;
; -7.928 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[2] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.949     ; 4.914      ;
; -7.926 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[2]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.949     ; 4.912      ;
; -7.924 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|blue[1]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.161      ;
; -7.924 ; RAMs_drive:RAM_controller|Parity_register[47]  ; VGA_generator:VGA_controller|blue[2]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.698     ; 4.161      ;
; -7.924 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[1]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.949     ; 4.910      ;
; -7.923 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.074     ; 4.784      ;
; -7.920 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.747     ; 4.108      ;
; -7.920 ; RAMs_drive:RAM_controller|Parity_register[156] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.074     ; 4.781      ;
; -7.917 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.747     ; 4.105      ;
; -7.917 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|blue[3]  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.267     ; 4.585      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -3.286 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.741     ; 1.544      ;
; -3.245 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.731     ; 1.513      ;
; -3.221 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.674     ; 1.546      ;
; -3.220 ; RAMs_drive:RAM_controller|writeDir_8[11]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.756     ; 1.463      ;
; -3.216 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.689     ; 1.526      ;
; -3.214 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.673     ; 1.540      ;
; -3.193 ; RAMs_drive:RAM_controller|writeDir_8[11]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.757     ; 1.435      ;
; -3.187 ; RAMs_drive:RAM_controller|writeDir_8[5]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.695     ; 1.491      ;
; -3.175 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.683     ; 1.491      ;
; -3.171 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.735     ; 1.435      ;
; -3.156 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.735     ; 1.420      ;
; -3.155 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.736     ; 1.418      ;
; -3.155 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.736     ; 1.418      ;
; -3.153 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.733     ; 1.419      ;
; -3.153 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.736     ; 1.416      ;
; -3.151 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.734     ; 1.416      ;
; -3.151 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.674     ; 1.476      ;
; -3.147 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.740     ; 1.406      ;
; -3.147 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.740     ; 1.406      ;
; -3.145 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.737     ; 1.407      ;
; -3.145 ; RAMs_drive:RAM_controller|writeDir_8[5]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.691     ; 1.453      ;
; -3.137 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.741     ; 1.395      ;
; -3.135 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.689     ; 1.445      ;
; -3.135 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.738     ; 1.396      ;
; -3.133 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.688     ; 1.444      ;
; -3.133 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.736     ; 1.396      ;
; -3.131 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.733     ; 1.397      ;
; -3.128 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.685     ; 1.442      ;
; -3.127 ; RAMs_drive:RAM_controller|writeDir_8[12]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.659     ; 1.467      ;
; -3.126 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.731     ; 1.394      ;
; -3.124 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.735     ; 1.388      ;
; -3.124 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.728     ; 1.395      ;
; -3.122 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.732     ; 1.389      ;
; -3.119 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.735     ; 1.383      ;
; -3.118 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.690     ; 1.427      ;
; -3.117 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.732     ; 1.384      ;
; -3.108 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.672     ; 1.435      ;
; -3.079 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.685     ; 1.393      ;
; -3.077 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.686     ; 1.390      ;
; -3.072 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.734     ; 1.337      ;
; -3.070 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.731     ; 1.338      ;
; -3.065 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.667     ; 1.397      ;
; -3.059 ; RAMs_drive:RAM_controller|writeDir_8[8]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.690     ; 1.368      ;
; -3.055 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.113     ; 1.941      ;
; -3.050 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.670     ; 1.379      ;
; -3.047 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.045     ; 2.001      ;
; -3.035 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.104     ; 1.930      ;
; -3.035 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.104     ; 1.930      ;
; -3.035 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.050     ; 1.984      ;
; -3.035 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.050     ; 1.984      ;
; -3.033 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.101     ; 1.931      ;
; -3.033 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.047     ; 1.985      ;
; -3.033 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.692     ; 1.340      ;
; -3.032 ; RAMs_drive:RAM_controller|writeDir_8[3]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.668     ; 1.363      ;
; -3.032 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.665     ; 1.366      ;
; -3.031 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.666     ; 1.364      ;
; -3.031 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.045     ; 1.985      ;
; -3.026 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.688     ; 1.337      ;
; -3.025 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.031     ; 1.993      ;
; -3.025 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.031     ; 1.993      ;
; -3.024 ; RAMs_drive:RAM_controller|writeDir_8[7]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.688     ; 1.335      ;
; -3.023 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.028     ; 1.994      ;
; -3.023 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.099     ; 1.923      ;
; -3.023 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.099     ; 1.923      ;
; -3.021 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.048     ; 1.972      ;
; -3.021 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.096     ; 1.924      ;
; -3.019 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.116     ; 1.902      ;
; -3.018 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.690     ; 1.327      ;
; -3.015 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.040     ; 1.974      ;
; -3.015 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.040     ; 1.974      ;
; -3.015 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.670     ; 1.344      ;
; -3.014 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.113     ; 1.900      ;
; -3.013 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.037     ; 1.975      ;
; -3.013 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.045     ; 1.967      ;
; -3.013 ; RAMs_drive:RAM_controller|writeDir_8[3]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.667     ; 1.345      ;
; -3.012 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.052     ; 1.959      ;
; -3.012 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.052     ; 1.959      ;
; -3.011 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.042     ; 1.968      ;
; -3.011 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.036     ; 1.974      ;
; -3.011 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.036     ; 1.974      ;
; -3.010 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.049     ; 1.960      ;
; -3.009 ; RAMs_drive:RAM_controller|writeDir_8[0]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.669     ; 1.339      ;
; -3.009 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.033     ; 1.975      ;
; -3.008 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.037     ; 1.970      ;
; -3.008 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.108     ; 1.899      ;
; -3.008 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.108     ; 1.899      ;
; -3.006 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.669     ; 1.336      ;
; -3.006 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.105     ; 1.900      ;
; -3.006 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.105     ; 1.900      ;
; -3.004 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.048     ; 1.955      ;
; -3.002 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.118     ; 1.883      ;
; -3.002 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.118     ; 1.883      ;
; -3.000 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.115     ; 1.884      ;
; -2.999 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.689     ; 1.309      ;
; -2.997 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.113     ; 1.883      ;
; -2.995 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.110     ; 1.884      ;
; -2.993 ; RAMs_drive:RAM_controller|writeDir_8[3]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.669     ; 1.323      ;
; -2.993 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.116     ; 1.876      ;
; -2.992 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.107     ; 1.884      ;
; -2.992 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.107     ; 1.884      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.486 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 5.009      ;
; -2.485 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 5.008      ;
; -2.450 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.973      ;
; -2.443 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.971      ;
; -2.442 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.970      ;
; -2.407 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.935      ;
; -2.404 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 3.856      ; 5.246      ;
; -2.378 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.959     ; 1.928      ;
; -2.378 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.959     ; 1.928      ;
; -2.371 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.954     ; 1.926      ;
; -2.371 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.954     ; 1.926      ;
; -2.371 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.894      ;
; -2.371 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.894      ;
; -2.352 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 3.856      ; 5.194      ;
; -2.350 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.873      ;
; -2.348 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.958     ; 1.899      ;
; -2.348 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.958     ; 1.899      ;
; -2.339 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.951     ; 1.897      ;
; -2.339 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.951     ; 1.897      ;
; -2.328 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.856      ;
; -2.328 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.856      ;
; -2.307 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.835      ;
; -2.306 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.953     ; 1.862      ;
; -2.306 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.953     ; 1.862      ;
; -2.299 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.951     ; 1.857      ;
; -2.299 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.951     ; 1.857      ;
; -2.289 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 3.856      ; 5.131      ;
; -2.288 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.811      ;
; -2.277 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.945     ; 1.841      ;
; -2.277 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.945     ; 1.841      ;
; -2.268 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.943     ; 1.834      ;
; -2.268 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.943     ; 1.834      ;
; -2.262 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.955     ; 1.816      ;
; -2.262 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.955     ; 1.816      ;
; -2.257 ; RAMs_drive:RAM_controller|writeDir_8[13]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.222     ; 1.544      ;
; -2.253 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.816      ;
; -2.253 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.816      ;
; -2.253 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.816      ;
; -2.253 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.816      ;
; -2.245 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.773      ;
; -2.236 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.956     ; 1.789      ;
; -2.236 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.956     ; 1.789      ;
; -2.233 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.953     ; 1.789      ;
; -2.233 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.953     ; 1.789      ;
; -2.232 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.950     ; 1.791      ;
; -2.232 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.950     ; 1.791      ;
; -2.226 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.850      ; 4.964      ;
; -2.221 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.961     ; 1.769      ;
; -2.221 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.961     ; 1.769      ;
; -2.221 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.744      ;
; -2.217 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.492      ; 4.745      ;
; -2.216 ; RAMs_drive:RAM_controller|writeDir_8[13]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.212     ; 1.513      ;
; -2.214 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.956     ; 1.767      ;
; -2.214 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.956     ; 1.767      ;
; -2.209 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.948     ; 1.770      ;
; -2.209 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.948     ; 1.770      ;
; -2.206 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.952     ; 1.763      ;
; -2.206 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.952     ; 1.763      ;
; -2.192 ; RAMs_drive:RAM_controller|writeDir_8[2]    ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.155     ; 1.546      ;
; -2.191 ; RAMs_drive:RAM_controller|writeDir_8[11]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.237     ; 1.463      ;
; -2.191 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.757      ;
; -2.190 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.756      ;
; -2.188 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.755      ;
; -2.188 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.754      ;
; -2.187 ; RAMs_drive:RAM_controller|writeDir_8[10]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.170     ; 1.526      ;
; -2.187 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.753      ;
; -2.185 ; RAMs_drive:RAM_controller|writeDir_8[2]    ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.154     ; 1.540      ;
; -2.185 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.751      ;
; -2.185 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.752      ;
; -2.184 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.751      ;
; -2.182 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.951     ; 1.740      ;
; -2.182 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.951     ; 1.740      ;
; -2.181 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.948     ; 1.742      ;
; -2.181 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.948     ; 1.742      ;
; -2.181 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.748      ;
; -2.180 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.747      ;
; -2.179 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.099     ; 1.567      ;
; -2.175 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.097     ; 1.565      ;
; -2.164 ; RAMs_drive:RAM_controller|writeDir_8[11]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.238     ; 1.435      ;
; -2.163 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.850      ; 4.901      ;
; -2.162 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.725      ;
; -2.162 ; RAMs_drive:RAM_controller|readDir_16[14]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.725      ;
; -2.160 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 3.856      ; 5.002      ;
; -2.158 ; RAMs_drive:RAM_controller|writeDir_8[5]    ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.176     ; 1.491      ;
; -2.158 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.721      ;
; -2.158 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.946     ; 1.721      ;
; -2.158 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.724      ;
; -2.156 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.722      ;
; -2.156 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.722      ;
; -2.155 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.517      ; 4.721      ;
; -2.154 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.720      ;
; -2.153 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.720      ;
; -2.153 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.720      ;
; -2.150 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.953     ; 1.706      ;
; -2.150 ; RAMs_drive:RAM_controller|readDir_16[13]   ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -0.953     ; 1.706      ;
; -2.148 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.715      ;
; -2.148 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.516      ; 4.713      ;
; -2.147 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.518      ; 4.714      ;
; -2.147 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.516      ; 4.712      ;
; -2.146 ; RAMs_drive:RAM_controller|writeDir_8[7]    ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; -1.164     ; 1.491      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.131 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.810     ; 0.808      ;
; -1.045 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.810     ; 0.722      ;
; -0.961 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.810     ; 0.638      ;
; -0.840 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.050      ; 1.377      ;
; -0.635 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.904     ; 0.718      ;
; -0.303 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.130     ; 0.660      ;
; -0.302 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.130     ; 0.659      ;
; 0.052  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.899      ;
; 0.214  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.039     ; 0.734      ;
; 0.215  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.736      ;
; 0.262  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.429      ; 1.769      ;
; 0.293  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.699      ; 0.893      ;
; 0.352  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.599      ;
; 0.355  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.596      ;
; 0.360  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.551      ; 0.678      ;
; 0.430  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.699      ; 0.756      ;
; 0.430  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.699      ; 0.756      ;
; 0.435  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.515      ; 1.672      ;
; 0.592  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.922  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.515      ; 1.685      ;
; 0.947  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.429      ; 1.584      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[1]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.818 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.305      ;
; -0.745 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.232      ;
; -0.741 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.228      ;
; -0.685 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.172      ;
; -0.668 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.155      ;
; -0.648 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.135      ;
; -0.623 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.110      ;
; -0.587 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.074      ;
; -0.532 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 2.019      ;
; -0.452 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.224      ;
; -0.432 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 2.087      ;
; -0.414 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 2.022      ;
; -0.410 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 2.131      ;
; -0.409 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 2.080      ;
; -0.390 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[42]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.250      ; 1.877      ;
; -0.379 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.151      ;
; -0.375 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.147      ;
; -0.362 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.054      ; 2.470      ;
; -0.359 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 2.014      ;
; -0.355 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 2.010      ;
; -0.341 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 1.949      ;
; -0.337 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 2.058      ;
; -0.337 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 1.945      ;
; -0.336 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 2.007      ;
; -0.333 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 2.054      ;
; -0.332 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 2.003      ;
; -0.326 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.085      ; 2.464      ;
; -0.319 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.091      ;
; -0.306 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.212      ; 2.571      ;
; -0.302 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.976      ; 2.331      ;
; -0.302 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.074      ;
; -0.299 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 1.954      ;
; -0.296 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.210      ; 2.556      ;
; -0.293 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[133] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.040      ; 2.385      ;
; -0.289 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.054      ; 2.397      ;
; -0.285 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.054      ; 2.393      ;
; -0.282 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.054      ;
; -0.282 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 1.937      ;
; -0.281 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 1.889      ;
; -0.277 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.135      ; 2.560      ;
; -0.277 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[210] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.535      ; 2.865      ;
; -0.277 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 1.998      ;
; -0.276 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 1.947      ;
; -0.274 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[219] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.813      ; 2.077      ;
; -0.269 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.726      ; 1.934      ;
; -0.268 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[65]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 1.934      ;
; -0.266 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[113] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.810      ; 2.067      ;
; -0.264 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.619      ; 1.932      ;
; -0.264 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 1.872      ;
; -0.262 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 1.917      ;
; -0.261 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.726      ; 1.931      ;
; -0.260 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 1.981      ;
; -0.259 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[37]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.736      ; 2.144      ;
; -0.259 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 1.930      ;
; -0.257 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[137] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.077      ; 2.382      ;
; -0.257 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 2.029      ;
; -0.255 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.997      ; 2.306      ;
; -0.253 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[110] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.799      ; 2.041      ;
; -0.253 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.085      ; 2.391      ;
; -0.252 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[237] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.638      ; 1.883      ;
; -0.249 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.085      ; 2.387      ;
; -0.247 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[229] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.819      ; 2.117      ;
; -0.244 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[202] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 2.022      ;
; -0.244 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 1.852      ;
; -0.240 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 1.961      ;
; -0.239 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 1.910      ;
; -0.237 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[106] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.663      ; 1.892      ;
; -0.233 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.212      ; 2.498      ;
; -0.232 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[204] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.336      ; 2.512      ;
; -0.232 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.831      ; 2.115      ;
; -0.229 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.976      ; 2.258      ;
; -0.229 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.054      ; 2.337      ;
; -0.229 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[235] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.212      ; 2.494      ;
; -0.227 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[151] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.270      ; 2.550      ;
; -0.226 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[16]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.995      ; 2.276      ;
; -0.225 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.976      ; 2.254      ;
; -0.223 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[224] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.837      ; 2.113      ;
; -0.223 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.210      ; 2.483      ;
; -0.222 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[122] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.314      ; 2.508      ;
; -0.222 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[160] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.695      ; 1.966      ;
; -0.221 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[109] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.057      ; 1.993      ;
; -0.220 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[133] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.040      ; 2.312      ;
; -0.219 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[200] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.727      ; 1.827      ;
; -0.219 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[85]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.210      ; 2.479      ;
; -0.218 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[153] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.421      ; 2.607      ;
; -0.218 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[98]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.110      ; 2.377      ;
; -0.217 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[27]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.667      ; 2.028      ;
; -0.216 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.006      ; 2.276      ;
; -0.216 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[133] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.040      ; 2.308      ;
; -0.215 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[180] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.769      ; 1.936      ;
; -0.214 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[197] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.006      ; 2.368      ;
; -0.214 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.617      ; 1.885      ;
; -0.212 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[154] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.054      ; 2.320      ;
; -0.209 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[58]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.236      ; 2.493      ;
; -0.206 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[89]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.875      ; 2.134      ;
; -0.206 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[128] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.552      ; 2.812      ;
; -0.204 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[104] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.269      ; 2.528      ;
; -0.204 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.135      ; 2.487      ;
; -0.204 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[210] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 2.535      ; 2.792      ;
; -0.202 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[123] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; 0.500        ; 1.893      ; 2.147      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.600 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.141     ; 0.446      ;
; -0.535 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.141     ; 0.381      ;
; -0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.311      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.939      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.939      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.939      ;
; 0.012  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.938      ;
; 0.016  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.934      ;
; 0.021  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.929      ;
; 0.024  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.926      ;
; 0.026  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.924      ;
; 0.027  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.923      ;
; 0.028  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.922      ;
; 0.028  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.922      ;
; 0.036  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.914      ;
; 0.037  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.913      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.898      ;
; 0.094  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.858      ;
; 0.146  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.804      ;
; 0.163  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.785      ;
; 0.163  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.785      ;
; 0.164  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.784      ;
; 0.164  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.784      ;
; 0.165  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.783      ;
; 0.166  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.782      ;
; 0.168  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.780      ;
; 0.172  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.776      ;
; 0.174  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.774      ;
; 0.176  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.772      ;
; 0.179  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.769      ;
; 0.180  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.772      ;
; 0.182  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.039     ; 0.766      ;
; 0.185  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.766      ;
; 0.186  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.765      ;
; 0.187  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.764      ;
; 0.189  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.762      ;
; 0.190  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.761      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.756      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.756      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.756      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.755      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.754      ;
; 0.197  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.752      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.752      ;
; 0.202  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.747      ;
; 0.202  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.747      ;
; 0.205  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.746      ;
; 0.206  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.743      ;
; 0.207  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.742      ;
; 0.207  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.742      ;
; 0.258  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.033     ; 0.696      ;
; 0.306  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.645      ;
; 0.307  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.644      ;
; 0.309  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.642      ;
; 0.311  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.640      ;
; 0.312  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.640      ;
; 0.314  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.638      ;
; 0.315  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.636      ;
; 0.315  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.637      ;
; 0.316  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.636      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.628      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.623      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.620      ;
; 0.348  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.602      ;
; 0.352  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.598      ;
; 0.365  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.585      ;
; 0.385  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.566      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.540      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.415  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.535      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.533      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.427  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.614      ;
; 0.428  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.522      ;
; 0.438  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.513      ;
; 0.439  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.602      ;
; 0.440  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.601      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.510      ;
; 0.480  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.561      ;
; 0.480  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.561      ;
; 0.481  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.560      ;
; 0.482  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.559      ;
; 0.486  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.555      ;
; 0.488  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.553      ;
; 0.490  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.551      ;
; 0.492  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.549      ;
; 0.492  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.549      ;
; 0.499  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.054      ; 0.542      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.451      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.448      ;
; 0.504  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.447      ;
; 0.504  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.447      ;
; 0.504  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.447      ;
; 0.505  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.446      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.238 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.415      ; 0.789      ;
; 0.778 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.415      ; 0.749      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.246 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.415      ; 0.781      ;
; 0.786 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.415      ; 0.741      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.269 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.051      ; 1.394      ;
; 0.759 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.051      ; 1.404      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.282 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.681      ; 1.011      ;
; 0.784 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.681      ; 1.009      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.336 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 0.917      ; 1.173      ;
; 0.829 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 0.917      ; 1.180      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.369 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.593      ; 0.826      ;
; 0.863 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.593      ; 0.832      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                          ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.681 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.511      ; 1.906      ;
; -2.660 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.828      ; 1.332      ;
; -2.604 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.503      ; 1.975      ;
; -2.454 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.820      ; 1.530      ;
; -2.453 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.430      ; 2.053      ;
; -2.445 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.508      ; 2.139      ;
; -2.424 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.820      ; 1.560      ;
; -2.399 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.430      ; 2.107      ;
; -2.379 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.822      ; 1.607      ;
; -2.376 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.473      ; 2.173      ;
; -2.369 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.820      ; 1.615      ;
; -2.368 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.208      ;
; -2.364 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.476      ; 2.188      ;
; -2.358 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.822      ; 1.628      ;
; -2.358 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.822      ; 1.628      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.820      ; 1.663      ;
; -2.305 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.822      ; 1.681      ;
; -2.303 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.826      ; 2.599      ;
; -2.282 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.821      ; 1.703      ;
; -2.280 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.822      ; 1.706      ;
; -2.272 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.831      ; 1.723      ;
; -2.270 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.816      ; 2.622      ;
; -2.260 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.473      ; 2.289      ;
; -2.255 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.321      ;
; -2.252 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.815      ; 2.639      ;
; -2.235 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.472      ; 2.313      ;
; -2.234 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.344      ;
; -2.227 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 2.343      ;
; -2.225 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.753      ; 2.604      ;
; -2.224 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.354      ;
; -2.222 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 2.348      ;
; -2.220 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.824      ; 2.680      ;
; -2.219 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.359      ;
; -2.217 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.427      ; 2.286      ;
; -2.206 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[9]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.743      ; 2.613      ;
; -2.201 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.375      ;
; -2.199 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.377      ;
; -2.188 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[9]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.742      ; 2.630      ;
; -2.187 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.823      ; 2.712      ;
; -2.187 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[12]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.814      ; 2.703      ;
; -2.184 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.749      ; 2.641      ;
; -2.177 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.820      ; 1.807      ;
; -2.169 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[12]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.813      ; 2.720      ;
; -2.166 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.754      ; 2.664      ;
; -2.166 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[10]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.744      ; 2.654      ;
; -2.164 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.822      ; 1.822      ;
; -2.163 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2] ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 3.995      ; 1.946      ;
; -2.163 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0] ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 3.995      ; 1.946      ;
; -2.163 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 2.379      ;
; -2.160 ; SW[1]                                  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1] ; SW[1]                                             ; GPIO1_D[9]  ; 0.000        ; 3.995      ; 1.949      ;
; -2.159 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.419      ;
; -2.158 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 2.384      ;
; -2.157 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.419      ;
; -2.157 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 2.413      ;
; -2.154 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.424      ;
; -2.154 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.424      ;
; -2.151 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[8]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.739      ; 2.664      ;
; -2.150 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 2.389      ;
; -2.148 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[10]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.743      ; 2.671      ;
; -2.139 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.427      ; 2.364      ;
; -2.136 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.508      ; 2.448      ;
; -2.133 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.492      ; 2.435      ;
; -2.133 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[8]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.738      ; 2.681      ;
; -2.132 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.501      ; 2.445      ;
; -2.128 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.817      ; 2.765      ;
; -2.123 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.817      ; 2.770      ;
; -2.116 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[13]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.830      ; 2.790      ;
; -2.116 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.470      ; 2.430      ;
; -2.116 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.823      ; 2.783      ;
; -2.109 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_16[9]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.750      ; 2.717      ;
; -2.105 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.492      ; 2.463      ;
; -2.105 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_16[12]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.815      ; 2.786      ;
; -2.104 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.473      ; 2.445      ;
; -2.104 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_16[12]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.821      ; 2.793      ;
; -2.103 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 2.438      ;
; -2.103 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.473      ;
; -2.100 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_16[12]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.815      ; 2.791      ;
; -2.098 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 2.443      ;
; -2.098 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 2.443      ;
; -2.093 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 2.449      ;
; -2.093 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 2.448      ;
; -2.091 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 2.406      ;
; -2.086 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 2.411      ;
; -2.083 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[13]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.820      ; 2.813      ;
; -2.080 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.492      ; 2.488      ;
; -2.079 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.497      ;
; -2.077 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.501      ;
; -2.071 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.817      ; 2.822      ;
; -2.071 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.508      ; 2.513      ;
; -2.065 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[13]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.819      ; 2.830      ;
; -2.064 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.753      ; 2.765      ;
; -2.059 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.820      ; 1.925      ;
; -2.058 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 3.884      ; 1.906      ;
; -2.058 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 2.481      ;
; -2.057 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.419      ; 2.438      ;
; -2.056 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.522      ;
; -2.056 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 2.522      ;
; -2.055 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.493      ; 2.514      ;
; -2.051 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 2.490      ;
; -2.050 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_16[11]                                                                                         ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.817      ; 2.843      ;
+--------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[1]'                                                                                                                                                                 ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.751 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.962      ; 1.741      ;
; -0.738 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.198      ; 1.990      ;
; -0.730 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.962      ; 1.762      ;
; -0.717 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.198      ; 2.011      ;
; -0.706 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.345      ; 2.169      ;
; -0.703 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.873      ; 1.700      ;
; -0.693 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.304      ; 2.141      ;
; -0.692 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.760      ; 1.598      ;
; -0.686 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.353      ; 2.197      ;
; -0.685 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.345      ; 2.190      ;
; -0.682 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.873      ; 1.721      ;
; -0.680 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.492      ; 2.342      ;
; -0.672 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.304      ; 2.162      ;
; -0.671 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.760      ; 1.619      ;
; -0.670 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.957      ; 1.817      ;
; -0.665 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.353      ; 2.218      ;
; -0.659 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.492      ; 2.363      ;
; -0.653 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.677      ; 1.554      ;
; -0.649 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.957      ; 1.838      ;
; -0.646 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.032      ; 1.916      ;
; -0.646 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.670      ; 1.554      ;
; -0.633 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.794      ; 1.691      ;
; -0.632 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.677      ; 1.575      ;
; -0.627 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[181] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.799      ; 1.702      ;
; -0.625 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.012      ; 1.917      ;
; -0.625 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.856      ; 1.761      ;
; -0.625 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.032      ; 1.937      ;
; -0.625 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.670      ; 1.575      ;
; -0.616 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[126] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.811      ; 1.725      ;
; -0.612 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.794      ; 1.712      ;
; -0.606 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[181] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.799      ; 1.723      ;
; -0.604 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[117] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.012      ; 1.938      ;
; -0.604 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.856      ; 1.782      ;
; -0.602 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.938      ; 1.866      ;
; -0.600 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[179] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.166      ; 2.096      ;
; -0.596 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[34]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.842      ; 1.776      ;
; -0.595 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[126] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.811      ; 1.746      ;
; -0.594 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.962      ; 1.898      ;
; -0.589 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.705      ; 1.646      ;
; -0.581 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.198      ; 2.147      ;
; -0.581 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[208] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.938      ; 1.887      ;
; -0.579 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[179] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.166      ; 2.117      ;
; -0.575 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[34]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.842      ; 1.797      ;
; -0.574 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.529      ; 1.485      ;
; -0.570 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.816      ; 1.776      ;
; -0.568 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.705      ; 1.667      ;
; -0.562 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[194] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.722      ; 1.690      ;
; -0.562 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.962      ; 1.930      ;
; -0.557 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[121] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.716      ; 1.689      ;
; -0.555 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[195] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.719      ; 1.694      ;
; -0.554 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[69]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.783      ; 1.759      ;
; -0.553 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.784      ; 1.761      ;
; -0.553 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[74]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.529      ; 1.506      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[38]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.068      ; 2.049      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.198      ; 2.179      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.345      ; 2.326      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[82]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.760      ; 1.741      ;
; -0.549 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.816      ; 1.797      ;
; -0.546 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[193] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.714      ; 1.698      ;
; -0.546 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.873      ; 1.857      ;
; -0.543 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.928      ; 1.915      ;
; -0.542 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[59]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.651      ; 1.639      ;
; -0.541 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[162] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.667      ; 1.656      ;
; -0.541 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[194] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.722      ; 1.711      ;
; -0.540 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[159] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.048      ; 2.038      ;
; -0.539 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[73]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.885      ; 1.876      ;
; -0.539 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[28]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.705      ; 1.696      ;
; -0.537 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[201] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.559      ; 1.552      ;
; -0.536 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.555      ; 1.549      ;
; -0.536 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[47]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.304      ; 2.298      ;
; -0.536 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[121] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.716      ; 1.710      ;
; -0.535 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.626      ; 1.621      ;
; -0.534 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[195] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.719      ; 1.715      ;
; -0.533 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[69]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.783      ; 1.780      ;
; -0.532 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.784      ; 1.782      ;
; -0.531 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[21]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.981      ; 1.980      ;
; -0.531 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[228] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.719      ; 1.718      ;
; -0.529 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[119] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.353      ; 2.354      ;
; -0.528 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[38]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.068      ; 2.070      ;
; -0.525 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[191] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.962      ; 1.967      ;
; -0.525 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[193] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.714      ; 1.719      ;
; -0.523 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[64]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.492      ; 2.499      ;
; -0.522 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[68]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.752      ; 1.760      ;
; -0.522 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.928      ; 1.936      ;
; -0.521 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[59]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.651      ; 1.660      ;
; -0.520 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.615      ; 1.625      ;
; -0.520 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.677      ; 1.687      ;
; -0.520 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[162] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.667      ; 1.677      ;
; -0.519 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[159] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.048      ; 2.059      ;
; -0.518 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[189] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.193      ; 2.205      ;
; -0.518 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[73]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.885      ; 1.897      ;
; -0.518 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[28]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.705      ; 1.717      ;
; -0.517 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.345      ; 2.358      ;
; -0.516 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[201] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.559      ; 1.573      ;
; -0.515 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.555      ; 1.570      ;
; -0.514 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[183] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.873      ; 1.889      ;
; -0.514 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.626      ; 1.642      ;
; -0.513 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.957      ; 1.974      ;
; -0.513 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 2.670      ; 1.687      ;
; -0.512 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[1]       ; -0.500       ; 3.198      ; 2.216      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.445 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.211      ; 1.946      ;
; -0.445 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.211      ; 1.946      ;
; -0.442 ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.211      ; 1.949      ;
; 0.138  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.211      ; 2.533      ;
; 0.139  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.211      ; 2.534      ;
; 0.141  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.211      ; 2.536      ;
; 0.171  ; GPIO1_D[9]                              ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.211      ; 2.572      ;
; 0.187  ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.197  ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync                                                                                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.306  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.315  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316  ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.342  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.344  ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.463      ;
; 0.354  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.658      ;
; 0.407  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.215      ; 2.802      ;
; 0.444  ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.455  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.464  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466  ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468  ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.479  ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.518  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.521  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.524  ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.529  ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.651      ;
; 0.530  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.532  ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.533  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.536  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.841      ;
; 0.536  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.841      ;
; 0.536  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[2]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.840      ;
; 0.536  ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.654      ;
; 0.538  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.842      ;
; 0.543  ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 3.106      ;
; 0.544  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 3.106      ;
; 0.546  ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]                                                                                                            ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.851      ;
; 0.550  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.360      ; 3.110      ;
; 0.550  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.360      ; 3.110      ;
; 0.556  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 3.112      ;
; 0.556  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 3.112      ;
; 0.563  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 3.121      ;
; 0.563  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 3.121      ;
; 0.576  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 3.134      ;
; 0.576  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 3.134      ;
; 0.577  ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|set_color                                                                                                           ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.580  ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.580  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.581  ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.701      ;
; 0.583  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 3.146      ;
; 0.583  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 3.146      ;
; 0.583  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 3.142      ;
; 0.583  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 3.142      ;
; 0.585  ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.585  ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.587  ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.595  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.366      ; 3.161      ;
; 0.595  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.366      ; 3.161      ;
; 0.597  ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[0]                                                                                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.901      ;
; 0.597  ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.597  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 3.156      ;
; 0.597  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 3.156      ;
; 0.598  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 3.161      ;
; 0.598  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 3.161      ;
; 0.599  ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.600  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 3.156      ;
; 0.600  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 3.156      ;
; 0.605  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 3.159      ;
; 0.605  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 3.159      ;
; 0.605  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.372      ; 3.177      ;
; 0.605  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.372      ; 3.177      ;
; 0.607  ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.607  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 3.172      ;
; 0.607  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 3.172      ;
; 0.613  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.350      ; 3.163      ;
; 0.613  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.350      ; 3.163      ;
; 0.617  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.371      ; 3.188      ;
; 0.617  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.371      ; 3.188      ;
; 0.619  ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.622  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 3.184      ;
; 0.622  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 3.184      ;
; 0.623  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 3.177      ;
; 0.623  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 3.177      ;
; 0.623  ; SW[1]                                   ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.372      ; 3.195      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.247 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.590      ; 1.552      ;
; -0.173 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.499      ; 1.525      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.211  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.590      ; 1.510      ;
; 0.228  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.810      ; 0.642      ;
; 0.241  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.810      ; 0.655      ;
; 0.319  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.652      ; 0.575      ;
; 0.321  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.810      ; 0.735      ;
; 0.367  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.487      ;
; 0.394  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.514      ;
; 0.467  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.039      ; 0.590      ;
; 0.505  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.499      ; 1.703      ;
; 0.510  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.630      ;
; 0.652  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.772      ;
; 1.008  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.053     ; 0.559      ;
; 1.008  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.053     ; 0.559      ;
; 1.308  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.788     ; 0.604      ;
; 1.419  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.127      ; 1.150      ;
; 1.671  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.699     ; 0.576      ;
; 1.672  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.699     ; 0.577      ;
; 1.841  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.699     ; 0.746      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.085 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.628      ; 0.742      ;
; 0.430  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.628      ; 0.757      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.077 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 0.948      ; 1.080      ;
; 0.433  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 0.948      ; 1.090      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.035 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.720      ; 0.874      ;
; 0.485  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.720      ; 0.894      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.000 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.105      ; 1.294      ;
; 0.507 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.105      ; 1.301      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.044 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.443      ; 0.676      ;
; 0.572 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.443      ; 0.704      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.052 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.443      ; 0.684      ;
; 0.580 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.443      ; 0.712      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.068 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.372      ;
; 0.069 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.373      ;
; 0.070 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.374      ;
; 0.074 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.378      ;
; 0.074 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.378      ;
; 0.075 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.379      ;
; 0.075 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.379      ;
; 0.076 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.380      ;
; 0.076 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.380      ;
; 0.078 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.382      ;
; 0.142 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.446      ;
; 0.143 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.447      ;
; 0.145 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.449      ;
; 0.146 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.450      ;
; 0.146 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.450      ;
; 0.147 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.451      ;
; 0.149 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.453      ;
; 0.150 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.454      ;
; 0.151 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.455      ;
; 0.151 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.455      ;
; 0.152 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.456      ;
; 0.153 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.457      ;
; 0.154 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.458      ;
; 0.157 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.461      ;
; 0.183 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.487      ;
; 0.185 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.489      ;
; 0.186 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.490      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.381      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.319 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.438      ;
; 0.330 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.449      ;
; 0.333 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.452      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.480      ;
; 0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.488      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.495      ;
; 0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.498      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.497      ;
; 0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.500      ;
; 0.401 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.521      ;
; 0.406 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.526      ;
; 0.412 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.532      ;
; 0.415 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.535      ;
; 0.417 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.537      ;
; 0.418 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.539      ;
; 0.468 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.591      ;
; 0.469 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.589      ;
; 0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.594      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.605      ;
; 0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.609      ;
; 0.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.612      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.616      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.618      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.618      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.622      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.622      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.622      ;
; 0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.628      ;
; 0.511 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.629      ;
; 0.511 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.629      ;
; 0.512 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.630      ;
; 0.513 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.631      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.296 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.560      ;
; 0.296 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.560      ;
; 0.296 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[2] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.560      ;
; 0.296 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.560      ;
; 0.306 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.570      ;
; 0.306 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.570      ;
; 0.306 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[2] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.570      ;
; 0.306 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.570      ;
; 0.327 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.435      ;
; 0.332 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.440      ;
; 0.333 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.441      ;
; 0.333 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.441      ;
; 0.334 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.442      ;
; 0.334 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.442      ;
; 0.334 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.442      ;
; 0.374 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.638      ;
; 0.374 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.638      ;
; 0.374 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[2] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.638      ;
; 0.374 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.180      ; 1.638      ;
; 0.392 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.500      ;
; 0.399 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.507      ;
; 0.404 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.512      ;
; 0.405 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.513      ;
; 0.409 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.517      ;
; 0.413 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.521      ;
; 0.414 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.522      ;
; 0.473 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.584      ;
; 0.477 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.589      ;
; 0.479 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.590      ;
; 0.479 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.591      ;
; 0.482 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.593      ;
; 0.485 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.596      ;
; 0.488 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.599      ;
; 0.488 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.600      ;
; 0.491 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.603      ;
; 0.524 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.910      ; 2.048      ;
; 0.524 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.910      ; 2.048      ;
; 0.524 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.910      ; 2.048      ;
; 0.524 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.910      ; 2.048      ;
; 0.525 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.633      ;
; 0.536 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.647      ;
; 0.539 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.650      ;
; 0.540 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.652      ;
; 0.542 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.653      ;
; 0.542 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.654      ;
; 0.543 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.655      ;
; 0.544 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.656      ;
; 0.547 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.658      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.659      ;
; 0.550 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.661      ;
; 0.554 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.666      ;
; 0.557 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.669      ;
; 0.557 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.669      ;
; 0.558 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.670      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.671      ;
; 0.560 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.672      ;
; 0.562 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.674      ;
; 0.563 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.675      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.910      ; 2.598      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.910      ; 2.598      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.910      ; 2.598      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3] ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.910      ; 2.598      ;
; 0.602 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.713      ;
; 0.606 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.718      ;
; 0.607 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.719      ;
; 0.610 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.722      ;
; 0.613 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.724      ;
; 0.616 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.727      ;
; 0.620 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.732      ;
; 0.621 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.733      ;
; 0.623 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.735      ;
; 0.623 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.735      ;
; 0.624 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.736      ;
; 0.625 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.737      ;
; 0.626 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.738      ;
; 0.628 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.740      ;
; 0.673 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.785      ;
; 0.676 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.788      ;
; 0.679 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.790      ;
; 0.679 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.791      ;
; 0.682 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.794      ;
; 0.686 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.798      ;
; 0.687 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.799      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.801      ;
; 0.690 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.802      ;
; 0.691 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.803      ;
; 0.692 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.804      ;
; 0.697 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.038      ; 0.819      ;
; 0.725 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.836      ;
; 0.725 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.836      ;
; 0.725 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.836      ;
; 0.725 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.836      ;
; 0.735 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[4] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.846      ;
; 0.735 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[5] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.846      ;
; 0.735 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[6] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.846      ;
; 0.739 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.851      ;
; 0.745 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.857      ;
; 0.753 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.865      ;
; 0.755 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.867      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.502 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.044      ; 3.503      ;
; -1.482 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.044      ; 3.483      ;
; -1.470 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.033      ; 3.460      ;
; -1.465 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.044      ; 3.466      ;
; -1.455 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.043      ; 3.455      ;
; -1.452 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.041      ; 3.450      ;
; -1.451 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.035      ; 3.443      ;
; -1.445 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.035      ; 3.437      ;
; -1.443 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.044      ; 3.444      ;
; -1.443 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.039      ; 3.439      ;
; -1.439 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.037      ; 3.433      ;
; -1.427 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.037      ; 3.421      ;
; -1.422 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.048      ; 3.427      ;
; -1.419 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.043      ; 3.419      ;
; -1.417 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.036      ; 3.410      ;
; -1.413 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.038      ; 3.408      ;
; -1.412 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.042      ; 3.411      ;
; -1.405 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.033      ; 3.395      ;
; -1.404 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.050      ; 3.411      ;
; -1.403 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.037      ; 3.397      ;
; -1.403 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.050      ; 3.410      ;
; -1.401 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.029      ; 3.387      ;
; -1.395 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.043      ; 3.395      ;
; -1.394 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.041      ; 3.392      ;
; -1.394 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.049      ; 3.400      ;
; -1.391 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.044      ; 3.392      ;
; -1.391 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.038      ; 3.386      ;
; -1.388 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.038      ; 3.383      ;
; -1.388 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.050      ; 3.395      ;
; -1.387 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.037      ; 3.381      ;
; -1.386 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.041      ; 3.384      ;
; -1.385 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.049      ; 3.391      ;
; -1.383 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.031      ; 3.371      ;
; -1.380 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.037      ; 3.374      ;
; -1.380 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.048      ; 3.385      ;
; -1.379 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.043      ; 3.379      ;
; -1.376 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.042      ; 3.375      ;
; -1.375 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.041      ; 3.373      ;
; -1.373 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.031      ; 3.361      ;
; -1.373 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.041      ; 3.371      ;
; -1.372 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.044      ; 3.373      ;
; -1.371 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.036      ; 3.364      ;
; -1.365 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.046      ; 3.368      ;
; -1.363 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.036      ; 3.356      ;
; -1.360 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.038      ; 3.355      ;
; -1.359 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.046      ; 3.362      ;
; -1.358 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.038      ; 3.353      ;
; -1.355 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.041      ; 3.353      ;
; -1.349 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.038      ; 3.344      ;
; -1.346 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.036      ; 3.339      ;
; -1.345 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.033      ; 3.335      ;
; -1.332 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.043      ; 3.332      ;
; -1.325 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.034      ; 3.316      ;
; -1.324 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.042      ; 3.323      ;
; -1.323 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.043      ; 3.323      ;
; -1.321 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 2.042      ; 3.320      ;
; -0.875 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.043      ; 2.871      ;
; -0.864 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.044      ; 2.861      ;
; -0.853 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.041      ; 2.847      ;
; -0.852 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.044      ; 2.849      ;
; -0.850 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.033      ; 2.836      ;
; -0.844 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.039      ; 2.836      ;
; -0.843 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.044      ; 2.840      ;
; -0.840 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.033      ; 2.826      ;
; -0.840 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.044      ; 2.837      ;
; -0.839 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.043      ; 2.835      ;
; -0.837 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.035      ; 2.825      ;
; -0.830 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.035      ; 2.818      ;
; -0.823 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.042      ; 2.818      ;
; -0.820 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.037      ; 2.810      ;
; -0.819 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.038      ; 2.810      ;
; -0.819 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.043      ; 2.815      ;
; -0.818 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.031      ; 2.802      ;
; -0.818 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.029      ; 2.800      ;
; -0.817 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.037      ; 2.807      ;
; -0.815 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.041      ; 2.809      ;
; -0.815 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.037      ; 2.805      ;
; -0.813 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.048      ; 2.814      ;
; -0.812 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.036      ; 2.801      ;
; -0.809 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.031      ; 2.793      ;
; -0.809 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.037      ; 2.799      ;
; -0.808 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.038      ; 2.799      ;
; -0.807 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.044      ; 2.804      ;
; -0.806 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.037      ; 2.796      ;
; -0.806 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.050      ; 2.809      ;
; -0.799 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.038      ; 2.790      ;
; -0.799 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.043      ; 2.795      ;
; -0.798 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.050      ; 2.801      ;
; -0.797 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.041      ; 2.791      ;
; -0.796 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.050      ; 2.799      ;
; -0.794 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.038      ; 2.785      ;
; -0.791 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.036      ; 2.780      ;
; -0.790 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.048      ; 2.791      ;
; -0.790 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.049      ; 2.792      ;
; -0.788 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.036      ; 2.777      ;
; -0.788 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.049      ; 2.790      ;
; -0.786 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.046      ; 2.785      ;
; -0.786 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.041      ; 2.780      ;
; -0.786 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.042      ; 2.781      ;
; -0.783 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 2.034      ; 2.770      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                            ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -0.891 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.676      ; 3.044      ;
; -0.826 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.681      ; 2.984      ;
; -0.814 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.676      ; 2.967      ;
; -0.800 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.685      ; 2.962      ;
; 0.199  ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.676      ; 2.454      ;
; 0.270  ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.681      ; 2.388      ;
; 0.287  ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.685      ; 2.375      ;
; 0.297  ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.676      ; 2.356      ;
+--------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                          ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.516 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[0]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.578      ;
; -0.516 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[1]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.578      ;
; -0.516 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[2]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.578      ;
; -0.516 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[3]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.578      ;
; -0.516 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[4]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.578      ;
; -0.516 ; SW[1]                                  ; CAPdrive:CAPdriver|QaddReg[5]           ; SW[1]                                             ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.578      ;
; -0.423 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.248      ; 3.158      ;
; -0.397 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.245      ; 3.129      ;
; -0.340 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[0]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.412      ;
; -0.340 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[1]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.412      ;
; -0.340 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[2]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.412      ;
; -0.340 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[3]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.412      ;
; -0.340 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[4]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.412      ;
; -0.340 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[5]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.585      ; 3.412      ;
; -0.289 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 3.151      ;
; -0.237 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 3.099      ;
; -0.202 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 3.064      ;
; -0.189 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 3.051      ;
; -0.170 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.445      ; 3.040      ;
; -0.167 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 3.051      ;
; -0.163 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 3.055      ;
; -0.156 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 3.062      ;
; -0.155 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 3.059      ;
; -0.153 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 3.057      ;
; -0.152 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 3.059      ;
; -0.136 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 3.000      ;
; -0.121 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.999      ;
; -0.118 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.445      ; 2.988      ;
; -0.115 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.999      ;
; -0.111 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 3.003      ;
; -0.104 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 3.010      ;
; -0.103 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 3.007      ;
; -0.101 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 3.005      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 3.007      ;
; -0.084 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.948      ;
; -0.083 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.445      ; 2.953      ;
; -0.080 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.964      ;
; -0.076 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.968      ;
; -0.070 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.445      ; 2.940      ;
; -0.069 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 2.975      ;
; -0.069 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.947      ;
; -0.068 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.972      ;
; -0.067 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.951      ;
; -0.066 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.970      ;
; -0.065 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 2.972      ;
; -0.064 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 2.926      ;
; -0.063 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.955      ;
; -0.062 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.415      ; 3.049      ;
; -0.061 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 3.052      ;
; -0.060 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.414      ; 3.045      ;
; -0.056 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 2.962      ;
; -0.055 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.959      ;
; -0.053 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.957      ;
; -0.052 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 2.959      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.913      ;
; -0.047 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 2.981      ;
; -0.036 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.900      ;
; -0.034 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.912      ;
; -0.021 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.899      ;
; -0.010 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.415      ; 2.997      ;
; -0.009 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 3.000      ;
; -0.008 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.414      ; 2.993      ;
; -0.001 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.376      ; 2.864      ;
; 0.005  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 2.929      ;
; 0.023  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.374      ; 2.838      ;
; 0.025  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.415      ; 2.962      ;
; 0.026  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 2.965      ;
; 0.027  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.414      ; 2.958      ;
; 0.037  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.376      ; 2.826      ;
; 0.038  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.415      ; 2.949      ;
; 0.039  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 2.952      ;
; 0.040  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.414      ; 2.945      ;
; 0.040  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 2.894      ;
; 0.053  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.375      ; 2.881      ;
; 0.055  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.445      ; 2.815      ;
; 0.058  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.826      ;
; 0.062  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.830      ;
; 0.069  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 2.837      ;
; 0.070  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.834      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.832      ;
; 0.073  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 2.834      ;
; 0.089  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.775      ;
; 0.104  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.453      ; 2.774      ;
; 0.116  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.376      ; 2.747      ;
; 0.118  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.446      ; 2.753      ;
; 0.121  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.764      ;
; 0.125  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 2.768      ;
; 0.132  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.419      ; 2.775      ;
; 0.133  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.772      ;
; 0.135  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.418      ; 2.770      ;
; 0.136  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.420      ; 2.772      ;
; 0.142  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.444      ; 2.727      ;
; 0.145  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.415      ; 2.738      ;
; 0.149  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.742      ;
; 0.152  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.454      ; 2.713      ;
; 0.156  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.417      ; 2.749      ;
; 0.156  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.446      ; 2.715      ;
; 0.157  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.415      ; 2.746      ;
; 0.157  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.376      ; 2.706      ;
; 0.159  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.416      ; 2.744      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.486 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.171     ; 0.802      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.032  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.891      ; 1.346      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.088  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.892      ; 1.291      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.197  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.893      ; 1.183      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
; 0.579  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.894      ; 0.802      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO1_D[9]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.032 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.546      ;
; -3.032 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.546      ;
; -3.011 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.567      ;
; -3.011 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.567      ;
; -2.993 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 1.577      ;
; -2.972 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 1.598      ;
; -2.957 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.584      ;
; -2.956 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.585      ;
; -2.956 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.587      ;
; -2.955 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.585      ;
; -2.954 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 1.588      ;
; -2.954 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.586      ;
; -2.948 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.549      ;
; -2.946 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.462      ; 1.592      ;
; -2.944 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.599      ;
; -2.942 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 1.597      ;
; -2.936 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.605      ;
; -2.935 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.606      ;
; -2.935 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.608      ;
; -2.934 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.606      ;
; -2.933 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.645      ;
; -2.933 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.645      ;
; -2.933 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 1.609      ;
; -2.933 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.607      ;
; -2.927 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.570      ;
; -2.925 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.462      ; 1.613      ;
; -2.923 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.620      ;
; -2.921 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 1.618      ;
; -2.894 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 1.676      ;
; -2.862 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.716      ;
; -2.862 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.716      ;
; -2.858 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.683      ;
; -2.857 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.684      ;
; -2.857 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.686      ;
; -2.856 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.684      ;
; -2.855 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 1.687      ;
; -2.855 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.685      ;
; -2.849 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.648      ;
; -2.847 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.462      ; 1.691      ;
; -2.845 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.698      ;
; -2.843 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 1.696      ;
; -2.823 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 1.747      ;
; -2.820 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.758      ;
; -2.820 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.758      ;
; -2.817 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.761      ;
; -2.817 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.502      ; 1.761      ;
; -2.815 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.682      ;
; -2.794 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.703      ;
; -2.787 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.754      ;
; -2.786 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.755      ;
; -2.786 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.757      ;
; -2.785 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.755      ;
; -2.784 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 1.758      ;
; -2.784 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.756      ;
; -2.781 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 1.789      ;
; -2.778 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.494      ; 1.792      ;
; -2.778 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.719      ;
; -2.776 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.462      ; 1.762      ;
; -2.774 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.769      ;
; -2.772 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 1.767      ;
; -2.745 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.796      ;
; -2.744 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.797      ;
; -2.744 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.799      ;
; -2.743 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.797      ;
; -2.742 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.799      ;
; -2.742 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 1.800      ;
; -2.742 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.798      ;
; -2.741 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.465      ; 1.800      ;
; -2.741 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.802      ;
; -2.740 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.800      ;
; -2.739 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.466      ; 1.803      ;
; -2.739 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.464      ; 1.801      ;
; -2.736 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.761      ;
; -2.734 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.462      ; 1.804      ;
; -2.733 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.764      ;
; -2.732 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.811      ;
; -2.731 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.462      ; 1.807      ;
; -2.730 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 1.809      ;
; -2.729 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.467      ; 1.814      ;
; -2.727 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.463      ; 1.812      ;
; -2.716 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.781      ;
; -2.645 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.852      ;
; -2.603 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.511      ; 1.984      ;
; -2.603 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.511      ; 1.984      ;
; -2.603 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.894      ;
; -2.600 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.421      ; 1.897      ;
; -2.573 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.003      ;
; -2.573 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.500      ; 2.003      ;
; -2.564 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.503      ; 2.015      ;
; -2.562 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.501      ; 2.015      ;
; -2.562 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.501      ; 2.015      ;
; -2.551 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.156      ; 1.635      ;
; -2.534 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.492      ; 2.034      ;
; -2.532 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.094      ; 1.592      ;
; -2.528 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.474      ; 2.022      ;
; -2.528 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.092      ; 1.594      ;
; -2.527 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.474      ; 2.023      ;
; -2.527 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.476      ; 2.025      ;
; -2.526 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.473      ; 2.023      ;
; -2.525 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.475      ; 2.026      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.048 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 2.611      ;
; 0.063 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.364      ; 2.627      ;
; 0.064 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.629      ;
; 0.069 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.368      ; 2.637      ;
; 0.071 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 2.630      ;
; 0.073 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.360      ; 2.633      ;
; 0.073 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 2.627      ;
; 0.074 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 2.637      ;
; 0.075 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 2.638      ;
; 0.076 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.641      ;
; 0.077 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 2.639      ;
; 0.082 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 2.638      ;
; 0.082 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.357      ; 2.639      ;
; 0.084 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.368      ; 2.652      ;
; 0.086 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.371      ; 2.657      ;
; 0.086 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 2.648      ;
; 0.086 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 2.649      ;
; 0.087 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.357      ; 2.644      ;
; 0.088 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.371      ; 2.659      ;
; 0.089 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.369      ; 2.658      ;
; 0.090 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.357      ; 2.647      ;
; 0.093 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.360      ; 2.653      ;
; 0.095 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.372      ; 2.667      ;
; 0.095 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.371      ; 2.666      ;
; 0.096 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 2.658      ;
; 0.096 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.661      ;
; 0.098 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 2.657      ;
; 0.103 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.372      ; 2.675      ;
; 0.105 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 2.663      ;
; 0.106 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.671      ;
; 0.106 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 2.665      ;
; 0.108 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.352      ; 2.660      ;
; 0.108 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 2.666      ;
; 0.111 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.357      ; 2.668      ;
; 0.111 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.369      ; 2.680      ;
; 0.113 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.362      ; 2.675      ;
; 0.113 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 2.671      ;
; 0.115 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.359      ; 2.674      ;
; 0.116 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.360      ; 2.676      ;
; 0.116 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.350      ; 2.666      ;
; 0.116 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.681      ;
; 0.117 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.352      ; 2.669      ;
; 0.119 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.358      ; 2.677      ;
; 0.121 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 2.684      ;
; 0.128 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 2.684      ;
; 0.135 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.700      ;
; 0.135 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.356      ; 2.691      ;
; 0.136 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.366      ; 2.702      ;
; 0.137 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 2.691      ;
; 0.140 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.705      ;
; 0.141 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.360      ; 2.701      ;
; 0.147 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.354      ; 2.701      ;
; 0.147 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.366      ; 2.713      ;
; 0.149 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.363      ; 2.712      ;
; 0.160 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.365      ; 2.725      ;
; 0.171 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 2.364      ; 2.735      ;
; 0.607 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.363      ; 3.174      ;
; 0.609 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.364      ; 3.177      ;
; 0.609 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.363      ; 3.176      ;
; 0.610 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.356      ; 3.170      ;
; 0.616 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.365      ; 3.185      ;
; 0.630 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.354      ; 3.188      ;
; 0.631 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.357      ; 3.192      ;
; 0.634 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.359      ; 3.197      ;
; 0.639 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.362      ; 3.205      ;
; 0.641 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.360      ; 3.205      ;
; 0.642 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.368      ; 3.214      ;
; 0.643 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.360      ; 3.207      ;
; 0.647 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.357      ; 3.208      ;
; 0.648 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.368      ; 3.220      ;
; 0.655 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.357      ; 3.216      ;
; 0.656 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.365      ; 3.225      ;
; 0.656 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.363      ; 3.223      ;
; 0.657 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.352      ; 3.213      ;
; 0.659 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.362      ; 3.225      ;
; 0.660 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.363      ; 3.227      ;
; 0.661 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.365      ; 3.230      ;
; 0.663 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.358      ; 3.225      ;
; 0.663 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.369      ; 3.236      ;
; 0.666 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.352      ; 3.222      ;
; 0.666 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.371      ; 3.241      ;
; 0.669 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.362      ; 3.235      ;
; 0.670 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.358      ; 3.232      ;
; 0.671 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.359      ; 3.234      ;
; 0.671 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.371      ; 3.246      ;
; 0.674 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.365      ; 3.243      ;
; 0.674 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.360      ; 3.238      ;
; 0.676 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.362      ; 3.242      ;
; 0.676 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.371      ; 3.251      ;
; 0.676 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.365      ; 3.245      ;
; 0.684 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.350      ; 3.238      ;
; 0.684 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.372      ; 3.260      ;
; 0.685 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.372      ; 3.261      ;
; 0.686 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.358      ; 3.248      ;
; 0.687 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.354      ; 3.245      ;
; 0.694 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.363      ; 3.261      ;
; 0.695 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.359      ; 3.258      ;
; 0.699 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.357      ; 3.260      ;
; 0.700 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.365      ; 3.269      ;
; 0.703 ; SW[1]     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.369      ; 3.276      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.079 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.008      ; 0.691      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.396 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.007      ; 1.007      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.504 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.006      ; 1.114      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 0.540 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.005      ; 1.149      ;
; 1.189 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.102     ; 0.691      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                            ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.371 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.757      ; 2.242      ;
; 0.379 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.767      ; 2.260      ;
; 0.396 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.762      ; 2.272      ;
; 0.465 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.757      ; 2.336      ;
; 1.464 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[3] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.767      ; 2.845      ;
; 1.478 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[0] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.757      ; 2.849      ;
; 1.490 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[1] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.762      ; 2.866      ;
; 1.552 ; SW[1]     ; CAPdrive:CAPdriver|Chewed[2] ; SW[1]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.757      ; 2.923      ;
+-------+-----------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO1_D[9] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
+--------+--------------+----------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[1]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[1] ; Rise       ; SW[1]                                           ;
; -0.142 ; -0.142       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[152]~192|combout ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~40|combout  ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~52|combout  ;
; -0.138 ; -0.138       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~50|combout  ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[190]~132|combout ;
; -0.135 ; -0.135       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[78]~500|combout  ;
; -0.134 ; -0.134       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[190]~132|dataa   ;
; -0.133 ; -0.133       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[78]~500|dataa    ;
; -0.132 ; -0.132       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[152]~192|datab   ;
; -0.132 ; -0.132       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[196]~40|dataa    ;
; -0.132 ; -0.132       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[198]~52|dataa    ;
; -0.132 ; -0.132       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[199]~50|dataa    ;
; -0.127 ; -0.127       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~53|combout  ;
; -0.126 ; -0.126       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~41|combout  ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~51|combout  ;
; -0.125 ; -0.125       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[97]~302|combout  ;
; -0.123 ; -0.123       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[1]~298|combout   ;
; -0.123 ; -0.123       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~68|combout  ;
; -0.122 ; -0.122       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[12]~316|combout  ;
; -0.122 ; -0.122       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]~53|datad    ;
; -0.122 ; -0.122       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[209]~78|combout  ;
; -0.121 ; -0.121       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[196]~41|datad    ;
; -0.121 ; -0.121       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[72]~260|datac    ;
; -0.120 ; -0.120       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]~51|datad    ;
; -0.120 ; -0.120       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[225]~250|combout ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[97]~302|dataa    ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[1]~298|dataa     ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[222]~68|datad    ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[12]~316|dataa    ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[209]~78|dataa    ;
; -0.116 ; -0.116       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[72]~260|combout  ;
; -0.115 ; -0.115       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[165]~158|combout ;
; -0.115 ; -0.115       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[50]~356|combout  ;
; -0.114 ; -0.114       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[110]~512|combout ;
; -0.114 ; -0.114       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[11]~458|combout  ;
; -0.114 ; -0.114       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[225]~250|dataa   ;
; -0.114 ; -0.114       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[227]~242|combout ;
; -0.114 ; -0.114       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~276|combout  ;
; -0.114 ; -0.114       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[37]~274|combout  ;
; -0.114 ; -0.114       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[199]  ;
; -0.113 ; -0.113       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[152]~193|combout ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[118]~352|combout ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[210]~76|combout  ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[32]~292|combout  ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[102]~480|combout ;
; -0.111 ; -0.111       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[123]~334|datac   ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[152]~193|dataa   ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[1]~299|combout   ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[51]~354|combout  ;
; -0.110 ; -0.110       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[151]~210|combout ;
; -0.110 ; -0.110       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[209]~79|combout  ;
; -0.110 ; -0.110       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[55]~338|datab    ;
; -0.109 ; -0.109       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[102]~480|dataa   ;
; -0.109 ; -0.109       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[199]|datad       ;
; -0.109 ; -0.109       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[40]~264|combout  ;
; -0.109 ; -0.109       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[50]~356|dataa    ;
; -0.109 ; -0.109       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[51]~354|dataa    ;
; -0.109 ; -0.109       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[55]~338|combout  ;
; -0.108 ; -0.108       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[160]~112|combout ;
; -0.108 ; -0.108       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[27]~330|combout  ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[36]~276|datad    ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[37]~274|datad    ;
; -0.107 ; -0.107       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[95]~370|datac    ;
; -0.106 ; -0.106       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[123]~334|combout ;
; -0.106 ; -0.106       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[1]~299|datad     ;
; -0.106 ; -0.106       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[210]~76|dataa    ;
; -0.106 ; -0.106       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[229]~246|combout ;
; -0.106 ; -0.106       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[198]  ;
; -0.105 ; -0.105       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[15]~506|datac    ;
; -0.105 ; -0.105       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[165]~158|datab   ;
; -0.105 ; -0.105       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[209]~79|datad    ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[110]~512|datab   ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[11]~458|datab    ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[151]~210|dataa   ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[227]~242|datab   ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[229]~246|dataa   ;
; -0.104 ; -0.104       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[72]~261|combout  ;
; -0.103 ; -0.103       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[180]~128|datac   ;
; -0.103 ; -0.103       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[40]~264|datad    ;
; -0.102 ; -0.102       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[118]~352|datab   ;
; -0.102 ; -0.102       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[27]~330|dataa    ;
; -0.102 ; -0.102       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[32]~292|datab    ;
; -0.102 ; -0.102       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[95]~370|combout  ;
; -0.101 ; -0.101       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[198]|datad       ;
; -0.101 ; -0.101       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[36]~277|combout  ;
; -0.101 ; -0.101       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[60]~440|datab    ;
; -0.101 ; -0.101       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[97]~303|combout  ;
; -0.100 ; -0.100       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[116]~416|datac   ;
; -0.100 ; -0.100       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[15]~506|combout  ;
; -0.100 ; -0.100       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[60]~440|combout  ;
; -0.099 ; -0.099       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[169]~102|combout ;
; -0.099 ; -0.099       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[217]~62|combout  ;
; -0.099 ; -0.099       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[222]~69|combout  ;
; -0.099 ; -0.099       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[72]~261|datad    ;
; -0.098 ; -0.098       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[160]~112|datab   ;
; -0.098 ; -0.098       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[180]~128|combout ;
; -0.097 ; -0.097       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[97]~303|datab    ;
; -0.097 ; -0.097       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; RAM_controller|Parity_register[99]~494|combout  ;
; -0.096 ; -0.096       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; RAM_controller|Parity_register[155]~182|datab   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.157  ; 0.341        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.434  ; 0.650        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.456 ; 4.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.635 ; 4.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.143 ; 5.359        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.364 ; 5.364        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+--------------------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+-------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.713  ; 2.265 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.713  ; 2.265 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.386  ; 4.074 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.386  ; 4.074 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.512  ; 4.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.512  ; 4.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 2.558  ; 3.169 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 2.558  ; 3.169 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 1.995  ; 2.741 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 1.995  ; 2.741 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 1.752  ; 2.286 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 1.752  ; 2.286 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.258  ; 1.856 ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.258  ; 1.856 ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.977  ; 3.619 ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; -0.189 ; 0.345 ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 2.977  ; 3.619 ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.188  ; 1.843 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.188  ; 1.843 ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.548  ; 3.190 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 2.548  ; 3.190 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; -0.448 ; 0.176 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; -0.079 ; 0.592 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; -0.470 ; 0.161 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; -0.470 ; 0.171 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; -0.439 ; 0.226 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; -0.610 ; 0.032 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; -0.483 ; 0.127 ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; 2.817  ; 3.621 ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; 2.817  ; 3.621 ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.054 ; -0.604 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.054 ; -0.604 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.598 ; -3.179 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.598 ; -3.179 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.294 ; -2.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.294 ; -2.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.188 ; -2.793 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -2.188 ; -2.793 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -0.277 ; -0.919 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -0.277 ; -0.919 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 0.349  ; -0.238 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 0.349  ; -0.238 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.507  ; 0.865  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.507  ; 0.865  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.133  ; 1.546  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; 2.133  ; 1.546  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; -0.953 ; -1.583 ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.775  ; 1.188  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.775  ; 1.188  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.896  ; 0.269  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 0.138  ; -0.492 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.736  ; 0.120  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.382  ; -0.279 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; 0.758  ; 0.135  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; 0.757  ; 0.126  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; 0.732  ; 0.083  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; 0.896  ; 0.269  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; 0.768  ; 0.165  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; -0.386 ; -0.997 ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; -0.386 ; -0.997 ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.098 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.098 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.211 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.211 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 3.264 ; 3.379 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.851 ; 2.938 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 3.239 ; 3.358 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.969 ; 3.061 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 3.264 ; 3.379 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 3.306 ; 3.430 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 3.023 ; 3.117 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 3.252 ; 3.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 3.306 ; 3.430 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.862 ; 2.945 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.544 ; 2.597 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 3.368 ; 3.483 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 3.314 ; 3.443 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.981 ; 3.089 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.368 ; 3.483 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 3.280 ; 3.437 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.867 ; 2.980 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.660 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.660 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.695 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.695 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.750 ; 4.378 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.750 ; 4.378 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.750 ; 4.378 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.750 ; 4.378 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.652 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.652 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 2.605 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 2.605 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.920 ; 4.026 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.920 ; 4.026 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.615 ; 3.604 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.615 ; 3.604 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 4.671 ; 5.403 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 4.671 ; 5.403 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 4.671 ; 5.403 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 4.671 ; 5.403 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 3.945 ; 4.076 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 3.945 ; 4.076 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.942 ; 4.087 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.942 ; 4.087 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.066 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.066 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.175 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.175 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 2.566 ; 2.649 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.566 ; 2.649 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.939 ; 3.053 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.680 ; 2.768 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.962 ; 3.072 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 2.577 ; 2.656 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.732 ; 2.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 2.951 ; 3.058 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 3.003 ; 3.122 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.577 ; 2.656 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.272 ; 2.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 2.691 ; 2.794 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 3.011 ; 3.134 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.691 ; 2.794 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.063 ; 3.173 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 2.978 ; 3.128 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.582 ; 2.690 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.422 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.422 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.457 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.457 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.598 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.598 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 2.554 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 2.554 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.810 ; 3.912 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.810 ; 3.912 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.517 ; 3.506 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.517 ; 3.506 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 4.547 ; 5.267 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 4.547 ; 5.267 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 4.547 ; 5.267 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 4.547 ; 5.267 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 3.835 ; 3.960 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 3.835 ; 3.960 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.838 ; 3.975 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.838 ; 3.975 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.833 ;    ;    ; 5.636 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.742 ;    ;    ; 5.534 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                              ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                   ; -14.192   ; -4.619   ; -1.890   ; -4.443   ; -3.000              ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -5.489    ; 0.296    ; -1.244   ; 0.371    ; -2.174              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; -14.192   ; -0.592   ; -1.890   ; 0.048    ; 9.634               ;
;  CLOCK_50                                          ; 0.156     ; -0.138   ; N/A      ; N/A      ; 4.456               ;
;  GPIO1_D[9]                                        ; -4.567    ; -4.619   ; -0.573   ; -4.443   ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                          ; N/A       ; N/A      ; N/A      ; N/A      ; 0.472               ;
;  SCCBdrive:SCCBdriver|clk400data                   ; -1.777    ; 0.068    ; -1.224   ; -0.107   ; -1.000              ;
;  SW[1]                                             ; -1.522    ; -1.581   ; N/A      ; N/A      ; -3.000              ;
;  div800k:DIV800|Qaux[0]                            ; 0.103     ; -0.106   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[1]                            ; 0.018     ; 0.044    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[2]                            ; 0.081     ; -0.061   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[3]                            ; 0.010     ; 0.052    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[4]                            ; 0.275     ; -0.154   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[5]                            ; -2.387    ; -0.316   ; N/A      ; N/A      ; -1.000              ;
; Design-wide TNS                                    ; -3067.31  ; -976.456 ; -118.962 ; -277.12  ; -1129.332           ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -890.793  ; 0.000    ; -4.677   ; 0.000    ; -389.232            ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; -1003.483 ; -1.774   ; -99.259  ; 0.000    ; 0.000               ;
;  CLOCK_50                                          ; 0.000     ; -0.138   ; N/A      ; N/A      ; 0.000               ;
;  GPIO1_D[9]                                        ; -1044.668 ; -734.611 ; -7.754   ; -275.515 ; -669.100            ;
;  SCCBdrive:SCCBdriver|C_E                          ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                   ; -26.269   ; 0.000    ; -7.272   ; -1.605   ; -55.000             ;
;  SW[1]                                             ; -95.560   ; -239.238 ; N/A      ; N/A      ; -33.861             ;
;  div800k:DIV800|Qaux[0]                            ; 0.000     ; -0.106   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[1]                            ; 0.000     ; 0.000    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[2]                            ; 0.000     ; -0.061   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[3]                            ; 0.000     ; 0.000    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[4]                            ; 0.000     ; -0.154   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[5]                            ; -6.537    ; -0.588   ; N/A      ; N/A      ; -8.000              ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+--------------------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+-------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.915  ; 3.204 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.915  ; 3.204 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.777  ; 6.238 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 5.777  ; 6.238 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.337  ; 6.643 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.337  ; 6.643 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 4.442  ; 4.911 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 4.442  ; 4.911 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.770  ; 4.142 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.770  ; 4.142 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 3.103  ; 3.512 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 3.103  ; 3.512 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.369  ; 2.650 ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.369  ; 2.650 ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 5.223  ; 5.692 ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; -0.189 ; 0.345 ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 5.223  ; 5.692 ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.878  ; 3.105 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.878  ; 3.105 ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 5.180  ; 5.649 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 5.180  ; 5.649 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; -0.111 ; 0.353 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.505  ; 0.981 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; -0.131 ; 0.304 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; -0.094 ; 0.333 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; -0.118 ; 0.391 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; -0.403 ; 0.069 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; -0.190 ; 0.268 ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; 4.769  ; 5.312 ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; 4.769  ; 5.312 ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.054 ; -0.588 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.054 ; -0.588 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.598 ; -3.179 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[2]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -2.598 ; -3.179 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.294 ; -2.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.294 ; -2.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.188 ; -2.793 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -2.188 ; -2.793 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -0.277 ; -0.889 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -0.277 ; -0.889 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 0.496  ; 0.191  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 0.496  ; 0.191  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.589  ; 2.273  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.589  ; 2.273  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 3.819  ; 3.426  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[1]      ; GPIO1_D[9]                           ; 3.819  ; 3.426  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; -0.953 ; -1.583 ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.108  ; 1.840  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.108  ; 1.840  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.899  ; 0.505  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[2]      ; GPIO1_D[9]                           ; 0.138  ; -0.492 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.736  ; 0.242  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[4]      ; GPIO1_D[9]                           ; 0.382  ; -0.279 ; Fall       ; GPIO1_D[9]                                        ;
;  SW[5]      ; GPIO1_D[9]                           ; 0.758  ; 0.292  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[6]      ; GPIO1_D[9]                           ; 0.757  ; 0.237  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[7]      ; GPIO1_D[9]                           ; 0.732  ; 0.243  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[8]      ; GPIO1_D[9]                           ; 0.899  ; 0.505  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[9]      ; GPIO1_D[9]                           ; 0.768  ; 0.330  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; SW[1]                                ; -0.386 ; -0.943 ; Rise       ; SW[1]                                             ;
;  SW[2]      ; SW[1]                                ; -0.386 ; -0.943 ; Rise       ; SW[1]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.495 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.495 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.526 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.526 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.501 ; 5.499 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.715 ; 4.760 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 5.381 ; 5.417 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.941 ; 4.981 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 5.501 ; 5.499 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.587 ; 5.571 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 5.054 ; 5.061 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.489 ; 5.474 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.587 ; 5.571 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.733 ; 4.782 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.186 ; 4.186 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.676 ; 5.654 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.539 ; 5.573 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.970 ; 5.039 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.676 ; 5.654 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.463 ; 5.537 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.702 ; 4.785 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.854 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.854 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.735 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.735 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.164 ; 6.607 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.324 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.324 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.390 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.390 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.638 ; 6.707 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.638 ; 6.707 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.110 ; 6.075 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.110 ; 6.075 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 7.995 ; 8.455 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.995 ; 8.455 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 7.995 ; 8.455 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 7.995 ; 8.455 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.899 ; 6.927 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.899 ; 6.927 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.557 ; 6.656 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.557 ; 6.656 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.066 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.066 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.175 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.175 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 2.566 ; 2.649 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.566 ; 2.649 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.939 ; 3.053 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.680 ; 2.768 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.962 ; 3.072 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 2.577 ; 2.656 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.732 ; 2.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 2.951 ; 3.058 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 3.003 ; 3.122 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.577 ; 2.656 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.272 ; 2.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 2.691 ; 2.794 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 3.011 ; 3.134 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.691 ; 2.794 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.063 ; 3.173 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 2.978 ; 3.128 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.582 ; 2.690 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.422 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.422 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.457 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.457 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.669 ; 4.287 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.598 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.598 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 2.554 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 2.554 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.810 ; 3.912 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.810 ; 3.912 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.517 ; 3.506 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.517 ; 3.506 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SW[1]                                ; 4.547 ; 5.267 ; Rise       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 4.547 ; 5.267 ; Rise       ; SW[1]                                               ;
; GPIO0_D[*]  ; SW[1]                                ; 4.547 ; 5.267 ; Fall       ; SW[1]                                               ;
;  GPIO0_D[2] ; SW[1]                                ; 4.547 ; 5.267 ; Fall       ; SW[1]                                               ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 3.835 ; 3.960 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 3.835 ; 3.960 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.838 ; 3.975 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.838 ; 3.975 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.853 ;    ;    ; 8.504 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.742 ;    ;    ; 5.534 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 56       ; 17468    ;
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 0        ; 908      ; 1708     ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 228051   ; 342      ; 10050    ; 112      ;
; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 576      ; 234      ; 410      ; 1183     ;
; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 111384   ; 0        ; 230      ; 230      ;
; div800k:DIV800|Qaux[0]                            ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                            ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                            ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                            ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                            ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[5]                            ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                          ; div800k:DIV800|Qaux[5]                            ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; div800k:DIV800|Qaux[5]                            ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 56       ; 32456    ; 0        ; 21619    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 16838    ; 112      ; 16725    ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 1629     ; 3235     ; 523      ; 525      ;
; SW[1]                                             ; GPIO1_D[9]                                        ; 230      ; 230      ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; SCCBdrive:SCCBdriver|clk400data                   ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 104      ; 0        ; 0        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[1]                                             ; 0        ; 8330     ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 56       ; 17468    ;
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 0        ; 908      ; 1708     ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 228051   ; 342      ; 10050    ; 112      ;
; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 576      ; 234      ; 410      ; 1183     ;
; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 111384   ; 0        ; 230      ; 230      ;
; div800k:DIV800|Qaux[0]                            ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                            ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                            ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                            ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                            ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[5]                            ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                          ; div800k:DIV800|Qaux[5]                            ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; div800k:DIV800|Qaux[5]                            ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 56       ; 32456    ; 0        ; 21619    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 16838    ; 112      ; 16725    ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 1629     ; 3235     ; 523      ; 525      ;
; SW[1]                                             ; GPIO1_D[9]                                        ; 230      ; 230      ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; SCCBdrive:SCCBdriver|clk400data                   ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 104      ; 0        ; 0        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[1]                                             ; 0        ; 8330     ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[1]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 4        ; 0        ; 0        ;
; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 56       ; 56       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 1036     ; 0        ; 1036     ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 64       ; 64       ; 58       ; 58       ;
; SW[1]                                             ; GPIO1_D[9]                                        ; 62       ; 62       ; 7        ; 7        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[1]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 4        ; 0        ; 0        ;
; SW[1]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 56       ; 56       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 1036     ; 0        ; 1036     ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 64       ; 64       ; 58       ; 58       ;
; SW[1]                                             ; GPIO1_D[9]                                        ; 62       ; 62       ; 7        ; 7        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 555   ; 555  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 11 09:38:21 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO1_D[9] GPIO1_D[9]
    Info (332105): create_clock -period 1.000 -name CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name SW[1] SW[1]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.192           -1003.483 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.489            -890.793 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -4.567           -1044.668 GPIO1_D[9] 
    Info (332119):    -2.387              -6.537 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.777             -26.269 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.522             -95.560 SW[1] 
    Info (332119):     0.010               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.018               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.081               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.103               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.156               0.000 CLOCK_50 
    Info (332119):     0.275               0.000 div800k:DIV800|Qaux[4] 
Info (332146): Worst-case hold slack is -4.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.619            -734.611 GPIO1_D[9] 
    Info (332119):    -1.581            -239.238 SW[1] 
    Info (332119):    -0.575              -1.721 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.316              -0.588 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.145              -0.145 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.073              -0.073 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.070              -0.070 CLOCK_50 
    Info (332119):    -0.010              -0.010 div800k:DIV800|Qaux[2] 
    Info (332119):     0.120               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.128               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.151               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.558               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.890             -99.259 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.244              -4.677 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.224              -7.272 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.573              -7.754 GPIO1_D[9] 
Info (332146): Worst-case removal slack is -4.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.443            -275.515 GPIO1_D[9] 
    Info (332119):    -0.107              -1.605 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.273               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.718               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -669.100 GPIO1_D[9] 
    Info (332119):    -3.000              -3.000 SW[1] 
    Info (332119):    -2.174            -389.232 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.674               0.000 CLOCK_50 
    Info (332119):     9.661               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.690            -900.378 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.878            -794.063 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -4.092            -894.947 GPIO1_D[9] 
    Info (332119):    -2.123              -5.544 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.492             -17.379 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.277             -63.582 SW[1] 
    Info (332119):     0.072               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.079               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.145               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.177               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.251               0.000 CLOCK_50 
    Info (332119):     0.316               0.000 div800k:DIV800|Qaux[4] 
Info (332146): Worst-case hold slack is -4.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.206            -663.036 GPIO1_D[9] 
    Info (332119):    -1.410            -214.875 SW[1] 
    Info (332119):    -0.592              -1.774 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.235              -0.460 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.154              -0.154 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.138              -0.138 CLOCK_50 
    Info (332119):    -0.106              -0.106 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.061              -0.061 div800k:DIV800|Qaux[2] 
    Info (332119):     0.102               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.109               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.121               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.547               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.620             -83.669 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.073              -3.948 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.029              -4.425 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.357              -4.619 GPIO1_D[9] 
Info (332146): Worst-case removal slack is -3.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.940            -254.975 GPIO1_D[9] 
    Info (332119):    -0.043              -0.645 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.183               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.674               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -650.966 GPIO1_D[9] 
    Info (332119):    -3.000              -3.000 SW[1] 
    Info (332119):    -2.174            -389.232 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.483               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.655               0.000 CLOCK_50 
    Info (332119):     9.657               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.184            -618.956 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.286            -500.772 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -2.486            -668.516 GPIO1_D[9] 
    Info (332119):    -1.131              -2.576 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.818             -21.672 SW[1] 
    Info (332119):    -0.600              -0.962 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.238               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.246               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.269               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.282               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.336               0.000 CLOCK_50 
    Info (332119):     0.369               0.000 div800k:DIV800|Qaux[4] 
Info (332146): Worst-case hold slack is -2.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.681            -468.699 GPIO1_D[9] 
    Info (332119):    -0.751             -88.278 SW[1] 
    Info (332119):    -0.445              -1.332 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.247              -0.420 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.085              -0.085 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.077              -0.077 CLOCK_50 
    Info (332119):    -0.035              -0.035 div800k:DIV800|Qaux[0] 
    Info (332119):     0.000               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.044               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.052               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.068               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.296               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.502             -78.059 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.891              -3.331 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.516              -5.808 GPIO1_D[9] 
    Info (332119):    -0.486              -0.486 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is -3.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.032            -167.398 GPIO1_D[9] 
    Info (332119):     0.048               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.079               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.371               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -515.290 GPIO1_D[9] 
    Info (332119):    -3.000             -33.861 SW[1] 
    Info (332119):    -1.000            -192.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.456               0.000 CLOCK_50 
    Info (332119):     9.634               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4717 megabytes
    Info: Processing ended: Tue Jun 11 09:38:26 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


