0.7
2020.2
Nov 18 2020
09:47:47
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1656436760,verilog,,,,design_1_wrapper,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_0/sim/design_1_Half_adder_0_0.v,1656436760,verilog,,D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_1/sim/design_1_Half_adder_0_1.v,,design_1_Half_adder_0_0,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_1/sim/design_1_Half_adder_0_1.v,1656436760,verilog,,D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,,design_1_Half_adder_0_1,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,1656436760,verilog,,D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/sim/design_1.v,,design_1_util_vector_logic_0_0,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ipshared/d2a3/ha.v,1656436760,verilog,,D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_0/sim/design_1_Half_adder_0_0.v,,ha,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/sim/design_1.v,1656436760,verilog,,D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
