Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct  7 09:59:45 2022
| Host         : DESKTOP-IRR5R88 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopOut_control_sets_placed.rpt
| Design       : TopOut
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|      9 |            2 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           18 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------+------------------------------------------+------------------+----------------+
|               Clock Signal              |           Enable Signal          |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------+------------------------------------------+------------------+----------------+
|  cpu/control/outShit_reg[2]_0[0]        |                                  |                                          |                1 |              3 |
|  cpu/CLKReg[1]                          |                                  |                                          |                3 |              6 |
|  cpu/CLKReg[2]                          |                                  | cpu/pc/outpos_reg[5]_5                   |                2 |              7 |
| ~CLK_IBUF_BUFG                          |                                  |                                          |                1 |              8 |
|  cpu/CLKReg[2]                          |                                  |                                          |                2 |              9 |
|  cpu/control/outShit_inferred__0/i__n_0 |                                  |                                          |                4 |              9 |
|  CLK_IBUF_BUFG                          | cpu/FSM_onehot_CLKReg[5]_i_1_n_0 |                                          |                4 |             11 |
|  CLK_IBUF_BUFG                          |                                  |                                          |                9 |             12 |
|  cpu/aluControl/E[0]                    |                                  |                                          |               10 |             16 |
|  CLKReg_BUFG[3]                         |                                  |                                          |               14 |             32 |
| ~CLKReg_BUFG[3]                         | cpu/control/Q[5]                 |                                          |                6 |             48 |
|  CLK_IBUF_BUFG                          |                                  | cpu/counter0_inferred__0/i__carry__6_n_0 |               16 |             64 |
+-----------------------------------------+----------------------------------+------------------------------------------+------------------+----------------+


