<!DOCTYPE html>
<!-- Created by pdf2htmlEX (https://github.com/coolwanglu/pdf2htmlex) -->
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta charset="utf-8"/>

<meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"/>
<link rel="stylesheet" href="base.min.css"/>
<link rel="stylesheet" href="fancy.min.css"/>
<link rel="stylesheet" href="main.css"/>
<script src="compatibility.min.js"></script>
<script src="theViewer.min.js"></script>
<script>
try{
theViewer.defaultViewer = new theViewer.Viewer({});
}catch(e){}
</script>
<title></title>
</head>
<body>
<div id="sidebar">
<div id="outline">
</div>
</div>
<div id="page-container">
<div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w0 h0" alt="" src="bg1.png"/><div class="t m0 x1 h1 y1 ff1 fs0 fc0 sc0 ls0 ws0">Ackno<span class="_ _0"></span>wledgement </div><div class="t m0 x2 h2 y2 ff1 fs1 fc0 sc0 ls0 ws0">W<span class="_ _1"></span>e a<span class="_ _0"></span>r<span class="_ _2"></span>e curr<span class="_ _2"></span>ently accepting <span class="_ _0"></span>pr<span class="_ _2"></span>e-ordersto<span class="_ _0"></span> <span class="_ _0"></span>fullfill <span class="_ _0"></span>our<span class="_ _2"></span> m<span class="_ _2"></span>inim<span class="_ _2"></span>um<span class="_ _2"></span> <span class="_ _3"></span>order<span class="_ _2"></span> quantity r<span class="_ _2"></span>equir<span class="_ _2"></span>em<span class="_ _2"></span>ent <span class="_ _4"></span>in order<span class="_ _2"></span> to pr<span class="_ _2"></span>o<span class="_ _0"></span>duce the boards. <span class="_ _0"></span>If y<span class="_ _0"></span>ou w<span class="_ _0"></span>ould <span class="_ _2"></span>like <span class="_ _4"></span>to do so, <span class="_ _0"></span>please <span class="_ _0"></span>go to rasdr<span class="_ _5"></span>.com<span class="_ _2"></span> <span class="_ _4"></span>to </div><div class="t m0 x3 h2 y3 ff1 fs1 fc0 sc0 ls0 ws0">pr<span class="_ _2"></span>e-order<span class="_ _2"></span> clectr<span class="_ _2"></span>onica<span class="_ _0"></span>lly <span class="_ _0"></span>or<span class="_ _2"></span> contact <span class="_ _0"></span>Bogda<span class="_ _0"></span>n <span class="_ _2"></span>V<span class="_ _6"></span>acaliuc (<span class="_ _0"></span><span class="fc1">bvaca<span class="_ _0"></span>liuc a<span class="_ _0"></span>t gm<span class="_ _2"></span>ail.com<span class="fc0">), <span class="_ _4"></span>for<span class="_ _2"></span> m<span class="_ _2"></span>or<span class="_ _2"></span>e <span class="_ _4"></span>inform<span class="_ _2"></span>ation. The final cost depends <span class="_ _0"></span>on how<span class="_ _4"></span> <span class="_ _2"></span>m<span class="_ _2"></span>any<span class="_ _0"></span> units <span class="_ _0"></span>ar<span class="_ _2"></span>e built. <span class="_ _4"></span>Please keep <span class="_ _0"></span>in m<span class="_ _2"></span>ind </span></span></div><div class="t m0 x4 h2 y4 ff1 fs1 fc0 sc0 ls0 ws0">that w<span class="_ _4"></span>e <span class="_ _2"></span>m<span class="_ _2"></span>ust <span class="_ _0"></span>obtain eno<span class="_ _0"></span>ugh <span class="_ _0"></span>pr<span class="_ _2"></span>e-orders <span class="_ _0"></span>to produce a m<span class="_ _2"></span>inim<span class="_ _2"></span>um<span class="_ _2"></span> <span class="_ _3"></span>num<span class="_ _2"></span>ber<span class="_ _2"></span> <span class="_ _0"></span>o<span class="_ _0"></span>f boards<span class="_ _0"></span>.  <span class="_ _1"></span>At this tim<span class="_ _2"></span>e, <span class="_ _4"></span>w<span class="_ _0"></span>e <span class="_ _2"></span>w<span class="_ _4"></span>ill <span class="_ _2"></span>initiate a pr<span class="_ _2"></span>oduction run <span class="_ _0"></span>w<span class="_ _4"></span>hen <span class="_ _2"></span>w<span class="_ _0"></span>e have r<span class="_ _2"></span>eceived 10<span class="_ _0"></span>0 pr<span class="_ _2"></span>e<span class="_ _0"></span>-orders. </div><div class="t m0 x5 h3 y5 ff1 fs2 fc0 sc0 ls0 ws0">The Radio <span class="_ _7"></span>Astr<span class="_ _8"></span>onomy Softw<span class="_ _0"></span>ar<span class="_ _2"></span>e <span class="_ _2"></span>Defined Recei<span class="_ _0"></span>ver<span class="_ _2"></span> <span class="_ _2"></span>(RASD<span class="_ _2"></span>R) <span class="_ _0"></span>is an Open Hardw<span class="_ _0"></span>ar<span class="_ _2"></span>e <span class="_ _2"></span>pr<span class="_ _8"></span>oject </div><div class="t m0 x5 h3 y6 ff1 fs2 fc0 sc0 ls0 ws0">undertaken by members of the S<span class="_ _2"></span>oci<span class="_ _0"></span>ety<span class="_ _0"></span> of <span class="_ _7"></span>Amateur<span class="_ _8"></span> Radio <span class="_ _7"></span>Astr<span class="_ _8"></span>onomers(SARA) to <span class="_ _0"></span>develop a low </div><div class="t m0 x5 h3 y7 ff1 fs2 fc0 sc0 ls0 ws0">cost, high performance softwar<span class="_ _2"></span>e defined r<span class="_ _8"></span>ecei<span class="_ _0"></span>ver<span class="_ _8"></span> <span class="_ _2"></span>for<span class="_ _8"></span> <span class="_ _0"></span>use by SARA<span class="_ _7"></span> members.<span class="_ _4"></span> </div><div class="t m0 x5 h3 y8 ff1 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x6 h2 y9 ff1 fs1 fc0 sc0 ls0 ws0">Electrical <span class="_ _0"></span>Specificatio<span class="_ _0"></span>ns </div><div class="t m0 x6 h4 ya ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">USB3 or <span class="_ _0"></span>USB2 with d<span class="_ _0"></span>ata rate o<span class="_ _0"></span>f </span></div><div class="t m0 x7 h4 yb ff3 fs1 fc0 sc0 ls0 ws0">160<span class="_ _0"></span>MB/s or 35MB/s <span class="_ _0"></span>respectively<span class="_ _0"></span> </div><div class="t m0 x6 h4 yc ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">SMA<span class="_ _1"></span> receive <span class="_ _0"></span>in<span class="_ _0"></span>put, 50oh<span class="_ _0"></span>m<span class="_ _8"></span>, </span></div><div class="t m0 x7 h4 yd ff3 fs1 fc0 sc0 ls0 ws0">300<span class="_ _0"></span>MHz-3.8GHz, <span class="_ _0"></span>23<span class="_ _0"></span>dBm<span class="_ _2"></span> </div><div class="t m0 x7 h4 ye ff3 fs1 fc0 sc0 ls0 ws0">m<span class="_ _8"></span>axim<span class="_ _2"></span>u<span class="_ _0"></span>m </div><div class="t m0 x6 h4 yf ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">SMA<span class="_ _1"></span> reference <span class="_ _4"></span>clock input, </span></div><div class="t m0 x7 h4 y10 ff3 fs1 fc0 sc0 ls0 ws0">50o<span class="_ _0"></span>hm<span class="_ _2"></span>, <span class="_ _0"></span>10MHz<span class="_ _0"></span> </div><div class="t m0 x6 h4 y11 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">SMA<span class="_ _1"></span> transm<span class="_ _2"></span>it <span class="_ _4"></span>outpu<span class="_ _0"></span>t, CW<span class="_ _8"></span> o<span class="_ _0"></span>nly<span class="_ _7"></span>, </span></div><div class="t m0 x7 h4 y12 ff3 fs1 fc0 sc0 ls0 ws0">50o<span class="_ _0"></span>hm<span class="_ _2"></span>, <span class="_ _0"></span>300<span class="_ _0"></span>MHz-3.8GHz, <span class="_ _4"></span>6dBm<span class="_ _2"></span> </div><div class="t m0 x8 h5 y13 ff1 fs3 fc2 sc0 ls0 ws0">  <span class="_ _1"></span>        <span class="_ _0"></span>     <span class="_ _8"></span>       <span class="_ _0"></span> </div><div class="t m0 x9 h2 y14 ff1 fs1 fc0 sc0 ls0 ws0">Featur<span class="_ _2"></span>es </div><div class="t m0 x9 h4 y15 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">T<span class="_ _7"></span>wo chann<span class="_ _0"></span>el sim<span class="_ _2"></span>ultan<span class="_ _0"></span>eou<span class="_ _0"></span>s <span class="_ _0"></span>receive <span class="_ _4"></span>at 1.5MHz-28<span class="_ _0"></span>MHz <span class="_ _0"></span>b<span class="_ _0"></span>andwid<span class="_ _0"></span>th (adju<span class="_ _0"></span>stable) </span></div><div class="t m0 x9 h4 y16 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Field Prog<span class="_ _0"></span>ram<span class="_ _2"></span>m<span class="_ _2"></span>able <span class="_ _3"></span>RF <span class="_ _8"></span>T<span class="_ _a"></span>ransceiver <span class="_ _4"></span>tunin<span class="_ _0"></span>g between <span class="_ _0"></span>400<span class="_ _0"></span>MHz an<span class="_ _0"></span>d 3.8<span class="_ _0"></span>GHz </span></div><div class="t m0 x9 h4 y17 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">12<span class="_ _0"></span> bit I/Q sam<span class="_ _2"></span>plin<span class="_ _0"></span>g <span class="_ _0"></span>at <span class="_ _0"></span>30<span class="_ _0"></span>.72<span class="_ _0"></span>MHz </span></div><div class="t m0 x9 h4 y18 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Maxim<span class="_ _2"></span>u<span class="_ _0"></span>m<span class="_ _8"></span> <span class="_ _3"></span>data transf<span class="_ _0"></span>er rate o<span class="_ _0"></span>f 160<span class="_ _0"></span>MB/sec (us<span class="_ _0"></span>ing<span class="_ _0"></span> USB3) </span></div><div class="t m0 x9 h4 y19 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">External <span class="_ _0"></span>reference <span class="_ _0"></span>clo<span class="_ _0"></span>ck inp<span class="_ _0"></span>ut, enablin<span class="_ _0"></span>g synchron<span class="_ _0"></span>ou<span class="_ _0"></span>s operation<span class="_ _0"></span> with test <span class="_ _0"></span>equ<span class="_ _0"></span>ipm<span class="_ _2"></span>ent <span class="_ _4"></span>and </span></div><div class="t m0 xa h6 y1a ff3 fs4 fc0 sc0 ls0 ws0">facility tim<span class="_ _8"></span>in<span class="_ _0"></span>g <span class="_ _4"></span>signals </div><div class="t m0 x9 h4 y1b ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">External <span class="_ _0"></span>gen<span class="_ _0"></span>eral pu<span class="_ _0"></span>rpose I/O <span class="_ _0"></span>on<span class="_ _0"></span> <span class="_ _2"></span>a <span class="_ _0"></span>term<span class="_ _8"></span>in<span class="_ _0"></span>al <span class="_ _4"></span>blo<span class="_ _0"></span>ck </span></div><div class="t m0 x9 h4 y1c ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Pulse-Per<span class="_ _8"></span>-Secon<span class="_ _0"></span>d <span class="_ _0"></span>is av<span class="_ _0"></span>ailable <span class="_ _0"></span>via a GPS <span class="_ _0"></span>m<span class="_ _2"></span>od<span class="_ _0"></span>ule <span class="_ _0"></span>ad<span class="_ _0"></span>d<span class="_ _0"></span>-in card. </span></div><div class="t m0 x9 h4 y1d ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Maxim<span class="_ _2"></span>u<span class="_ _0"></span>m<span class="_ _8"></span> <span class="_ _3"></span>rece<span class="_ _2"></span>iv<span class="_ _0"></span>er <span class="_ _0"></span>gain<span class="_ _0"></span> 61d<span class="_ _0"></span>B </span></div><div class="t m0 x9 h4 y1e ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Open Hardware, <span class="_ _4"></span>Open <span class="_ _0"></span>Sou<span class="_ _0"></span>rce Software </span></div><div class="t m0 xb h2 y1f ff1 fs1 fc0 sc0 ls0 ws0">Kit Contents </div><div class="t m0 xb h4 y20 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">RASDR3 <span class="_ _0"></span>PCB (fu<span class="_ _0"></span>lly popu<span class="_ _0"></span>lated)<span class="_ _0"></span> </span></div><div class="t m0 xb h4 y21 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">MyradRF <span class="_ _0"></span>PCB <span class="_ _0"></span>(fu<span class="_ _0"></span>lly populated<span class="_ _0"></span>) </span></div><div class="t m0 xb h4 y22 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">USB3 Cab<span class="_ _0"></span>le </span></div><div class="t m0 xb h4 y23 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Driver/Software/Docu<span class="_ _0"></span>m<span class="_ _8"></span>entatio<span class="_ _0"></span>n <span class="_ _4"></span>CD<span class="_ _4"></span> </span></div><div class="t m0 xb h4 y24 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Extruded<span class="_ _0"></span> <span class="_ _1"></span>Alum<span class="_ _8"></span>inu<span class="_ _0"></span>m<span class="_ _8"></span> <span class="_ _b"></span>Case<span class="_ _0"></span> </span></div><div class="t m0 xb h4 y25 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Quick Start/Assem<span class="_ _2"></span>bly <span class="_ _b"></span>Guide<span class="_ _0"></span> </span></div><div class="t m0 xb h4 y26 ff2 fs1 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff3">Moun<span class="_ _0"></span>ting Hardware <span class="_ _0"></span>(screws, <span class="_ _0"></span>stan<span class="_ _0"></span>doffs)<span class="_ _0"></span> </span></div><div class="t m0 xc h3 y27 ff1 fs2 fc3 sc0 ls0 ws0">RASD<span class="_ _2"></span>R3 </div><div class="t m0 xd h3 y28 ff1 fs2 fc3 sc0 ls0 ws0">Mock-<span class="ls1">Up</span> </div><div class="t m0 xe h3 y29 ff1 fs2 fc0 sc0 ls0 ws0">Initial Modules supp<span class="_ _2"></span>orted by<span class="_ _0"></span> the firmw<span class="_ _4"></span>ar<span class="_ _8"></span>e <span class="_ _8"></span>(available </div><div class="t m0 xe h3 y2a ff1 fs2 fc0 sc0 ls0 ws0">separately<span class="_ _0"></span>) <span class="_ _2"></span>incl<span class="_ _0"></span>ude: </div><div class="t m0 xe h7 y2b ff2 fs2 fc0 sc0 ls0 ws0">•<span class="_ _c"> </span><span class="ff3">GPS module (right) providing 1PPS<span class="_ _2"></span> and loc<span class="_ _0"></span>ation/<span class="_ _0"></span>time </span></div><div class="t m0 xf h7 y2c ff3 fs2 fc0 sc0 ls0 ws0">inforrmation.<span class="_ _0"></span> </div><div class="t m0 xe h7 y2d ff2 fs2 fc0 sc0 ls0 ws0">•<span class="_ _c"> </span><span class="ff3">Analog output module (above,<span class="_ _0"></span> <span class="_ _2"></span>right) providing two </span></div><div class="t m0 xf h7 y2e ff3 fs2 fc0 sc0 ls0 ws0">channel<span class="_ _0"></span> <span class="_ _2"></span>output at<span class="_ _0"></span> 192KH<span class="_ _2"></span>z <span class="_ _0"></span>sampling rate<span class="_ _0"></span> </div><div class="t m0 xe h7 y2f ff2 fs2 fc0 sc0 ls0 ws0">•<span class="_ _c"> </span><span class="ff3">GPIO connect<span class="_ _0"></span>or <span class="_ _2"></span>module (above,<span class="_ _0"></span> left)<span class="_ _0"></span> </span></div><div class="t m0 xe h3 y30 ff1 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x10 h3 y31 ff4 fs2 fc4 sc0 ls0 ws0">RA<span class="_ _a"></span>SDR3 <span class="_ _b"></span>is the *on<span class="_ _0"></span>ly<span class="_ _2"></span>* softw<span class="_ _4"></span>are <span class="_ _8"></span>defin<span class="_ _0"></span>ed </div><div class="t m0 x10 h8 y32 ff4 fs5 fc4 sc0 ls0 ws0">radio tha<span class="_ _2"></span>t supp<span class="_ _0"></span>orts <span class="_ _2"></span>add<span class="_ _0"></span>-in expansion </div><div class="t m0 x10 h3 y33 ff4 fs2 fc4 sc0 ls0 ws0">cards<span class="_ _2"></span>. <span class="_ _0"></span> The specifica<span class="_ _2"></span>tio<span class="_ _0"></span>n fol<span class="_ _0"></span>low<span class="_ _0"></span>s <span class="_ _8"></span>the </div><div class="t m0 x10 h3 y34 ff4 fs2 fc4 sc0 ls0 ws0">Raspber<span class="_ _2"></span>ry<span class="_ _2"></span> <span class="_ _4"></span>PI HA<span class="_ _d"></span>T <span class="_ _b"></span>specification that </div><div class="t m0 x10 h3 y35 ff4 fs2 fc4 sc0 ls0 ws0">allow<span class="_ _4"></span>s <span class="_ _8"></span>any<span class="_ _2"></span> HA<span class="_ _d"></span>T <span class="_ _b"></span>modu<span class="_ _0"></span>le to be used w<span class="_ _0"></span>ith<span class="_ _0"></span> </div><div class="t m0 x10 h3 y36 ff4 fs2 fc4 sc0 ls0 ws0">the RA<span class="_ _a"></span>SDR3 <span class="_ _b"></span>base platform. </div><div class="t m0 x11 h3 y37 ff1 fs2 fc3 sc0 ls0 ws0">RF<span class="_ _a"></span> <span class="_ _8"></span>T<span class="_ _5"></span>ransceiver<span class="_ _8"></span> Diagram<span class="_ _0"></span> </div><div class="t m0 x12 h3 y38 ff1 fs2 fc3 sc0 ls0 ws0">RF<span class="_ _a"></span> Fr<span class="_ _8"></span>ont End Cir<span class="_ _8"></span>cuit<span class="_ _0"></span> </div><div class="t m0 x13 h3 y39 ff1 fs2 fc3 sc0 ls0 ws0">RASD<span class="_ _2"></span>R3 <span class="_ _0"></span>Base Sy<span class="_ _0"></span>stem Contents </div><a class="l" href="mailto:bvacaliuc@gmail.com"><div class="d m1" style="border-style:none;position:absolute;left:769.900000px;bottom:238.080000px;width:312.980000px;height:35.520000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
</div>
<div class="loading-indicator">

</div>
</body>
</html>
