// Seed: 1222276497
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3
    , id_15,
    input tri1 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    input tri1 id_8,
    output wire id_9,
    output uwire id_10,
    input tri0 id_11,
    output supply1 id_12,
    output wor id_13
);
endmodule
module module_1 #(
    parameter id_6 = 32'd15,
    parameter id_9 = 32'd41
) (
    input  uwire id_0,
    output wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  tri   _id_6,
    input  tri1  id_7,
    output uwire id_8,
    input  tri0  _id_9,
    input  tri   id_10
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_8,
      id_4,
      id_8,
      id_8,
      id_5,
      id_2,
      id_3,
      id_8,
      id_0,
      id_1,
      id_1
  );
  logic [(  (  id_6  )  ==  id_9  ) : -1] id_12 = 1'd0;
endmodule
