

================================================================
== Synthesis Summary Report of 'sisd'
================================================================
+ General Information: 
    * Date:           Sat Jun 22 22:09:47 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        sisd
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+--------+------------+----------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |            |          |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF     |    LUT   | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+--------+------------+----------+-----+
    |+ sisd  |     -|  0.39|       35|  350.000|         -|       36|     -|        no|     -|  3 (1%)|  1039 (~0%)|  899 (1%)|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+--------+------------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | a         | 0x18   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b         | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | op        | 0x28   | 32    | W      | Data signal of op                |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        |          |
| b        | in        |          |
| op       | in        |          |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                             |
+----------+---------------+----------+-------------------------------------+
| a        | s_axi_control | register | name=a offset=0x18 range=32         |
| b        | s_axi_control | register | name=b offset=0x20 range=32         |
| op       | s_axi_control | register | name=op offset=0x28 range=32        |
| return   | s_axi_control | register | name=ap_return offset=0x10 range=32 |
+----------+---------------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+---------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+---------------------------+-----+--------+---------------+-----+--------+---------+
| + sisd                    | 3   |        |               |     |        |         |
|   mul_32s_32s_32_2_1_U1   | 3   |        | data_result_2 | mul | auto   | 1       |
|   data_result_1_fu_128_p2 |     |        | data_result_1 | sub | fabric | 0       |
|   data_result_fu_132_p2   |     |        | data_result   | add | fabric | 0       |
+---------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + sisd            |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+----------------------------------+
| Type      | Options                                   | Location                         |
+-----------+-------------------------------------------+----------------------------------+
| interface | mode=s_axilite bundle=control port=op     | sisd/core.cpp:8 in sisd, op      |
| interface | mode=s_axilite bundle=control port=a      | sisd/core.cpp:9 in sisd, a       |
| interface | mode=s_axilite bundle=control port=b      | sisd/core.cpp:10 in sisd, b      |
| interface | mode=s_axilite bundle=control port=return | sisd/core.cpp:12 in sisd, return |
+-----------+-------------------------------------------+----------------------------------+


