Classic Timing Analyzer report for exp_data_path
Thu Mar 11 22:13:13 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                                                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 82.226 ns                        ; alu_sel[5]            ; exp_r_alu:inst|r4[7]                                                                                                          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 88.098 ns                        ; exp_r_alu:inst|dr2[0] ; d[7]                                                                                                                          ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 89.798 ns                        ; alu_sel[5]            ; d[7]                                                                                                                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.874 ns                        ; d[2]                  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 12.42 MHz ( period = 80.526 ns ) ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[7]                                                                                                          ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                                                                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 12.42 MHz ( period = 80.526 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 80.274 ns               ;
; N/A                                     ; 12.45 MHz ( period = 80.349 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 80.097 ns               ;
; N/A                                     ; 12.46 MHz ( period = 80.253 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 79.969 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.076 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 79.792 ns               ;
; N/A                                     ; 12.54 MHz ( period = 79.776 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 79.519 ns               ;
; N/A                                     ; 12.56 MHz ( period = 79.599 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 79.342 ns               ;
; N/A                                     ; 12.70 MHz ( period = 78.736 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 78.479 ns               ;
; N/A                                     ; 12.73 MHz ( period = 78.559 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 78.302 ns               ;
; N/A                                     ; 13.12 MHz ( period = 76.236 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 75.986 ns               ;
; N/A                                     ; 13.13 MHz ( period = 76.171 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 75.921 ns               ;
; N/A                                     ; 13.16 MHz ( period = 75.963 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 75.681 ns               ;
; N/A                                     ; 13.18 MHz ( period = 75.898 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 75.616 ns               ;
; N/A                                     ; 13.25 MHz ( period = 75.486 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 75.231 ns               ;
; N/A                                     ; 13.26 MHz ( period = 75.421 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 75.166 ns               ;
; N/A                                     ; 13.43 MHz ( period = 74.446 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 74.191 ns               ;
; N/A                                     ; 13.44 MHz ( period = 74.381 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 74.126 ns               ;
; N/A                                     ; 13.83 MHz ( period = 72.284 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 72.031 ns               ;
; N/A                                     ; 13.87 MHz ( period = 72.107 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 71.854 ns               ;
; N/A                                     ; 14.05 MHz ( period = 71.154 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 70.876 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.977 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 70.699 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.796 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 70.514 ns               ;
; N/A                                     ; 14.16 MHz ( period = 70.619 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 70.337 ns               ;
; N/A                                     ; 14.34 MHz ( period = 69.757 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 69.475 ns               ;
; N/A                                     ; 14.37 MHz ( period = 69.580 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 69.298 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.994 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 67.743 ns               ;
; N/A                                     ; 14.72 MHz ( period = 67.929 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 67.678 ns               ;
; N/A                                     ; 14.96 MHz ( period = 66.864 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 66.588 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.799 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 66.523 ns               ;
; N/A                                     ; 15.04 MHz ( period = 66.506 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 66.226 ns               ;
; N/A                                     ; 15.05 MHz ( period = 66.441 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 66.161 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.467 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 65.187 ns               ;
; N/A                                     ; 15.29 MHz ( period = 65.402 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 65.122 ns               ;
; N/A                                     ; 15.44 MHz ( period = 64.747 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 64.486 ns               ;
; N/A                                     ; 15.51 MHz ( period = 64.474 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 64.181 ns               ;
; N/A                                     ; 15.62 MHz ( period = 64.020 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 63.759 ns               ;
; N/A                                     ; 15.63 MHz ( period = 63.997 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 63.731 ns               ;
; N/A                                     ; 15.69 MHz ( period = 63.747 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 63.454 ns               ;
; N/A                                     ; 15.81 MHz ( period = 63.270 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 63.004 ns               ;
; N/A                                     ; 15.88 MHz ( period = 62.957 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 62.691 ns               ;
; N/A                                     ; 15.93 MHz ( period = 62.793 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 62.538 ns               ;
; N/A                                     ; 15.93 MHz ( period = 62.792 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 62.537 ns               ;
; N/A                                     ; 15.97 MHz ( period = 62.616 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 62.361 ns               ;
; N/A                                     ; 15.97 MHz ( period = 62.615 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 62.360 ns               ;
; N/A                                     ; 16.04 MHz ( period = 62.352 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 62.099 ns               ;
; N/A                                     ; 16.07 MHz ( period = 62.230 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 61.964 ns               ;
; N/A                                     ; 16.08 MHz ( period = 62.175 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 61.922 ns               ;
; N/A                                     ; 16.31 MHz ( period = 61.303 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 61.050 ns               ;
; N/A                                     ; 16.36 MHz ( period = 61.126 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 60.873 ns               ;
; N/A                                     ; 17.09 MHz ( period = 58.503 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 58.250 ns               ;
; N/A                                     ; 17.09 MHz ( period = 58.502 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 58.249 ns               ;
; N/A                                     ; 17.11 MHz ( period = 58.438 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 58.185 ns               ;
; N/A                                     ; 17.11 MHz ( period = 58.437 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 58.184 ns               ;
; N/A                                     ; 17.18 MHz ( period = 58.219 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 57.981 ns               ;
; N/A                                     ; 17.22 MHz ( period = 58.062 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 57.811 ns               ;
; N/A                                     ; 17.24 MHz ( period = 57.997 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 57.746 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.946 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 57.676 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.893 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 57.655 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.620 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 57.350 ns               ;
; N/A                                     ; 17.40 MHz ( period = 57.469 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 57.226 ns               ;
; N/A                                     ; 17.50 MHz ( period = 57.143 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 56.900 ns               ;
; N/A                                     ; 17.54 MHz ( period = 57.013 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 56.762 ns               ;
; N/A                                     ; 17.56 MHz ( period = 56.948 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 56.697 ns               ;
; N/A                                     ; 17.70 MHz ( period = 56.505 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 56.243 ns               ;
; N/A                                     ; 17.72 MHz ( period = 56.429 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 56.186 ns               ;
; N/A                                     ; 17.82 MHz ( period = 56.103 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 55.860 ns               ;
; N/A                                     ; 17.93 MHz ( period = 55.778 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 55.516 ns               ;
; N/A                                     ; 18.06 MHz ( period = 55.375 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 55.088 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.017 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 54.726 ns               ;
; N/A                                     ; 18.30 MHz ( period = 54.648 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 54.361 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.290 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 53.999 ns               ;
; N/A                                     ; 18.49 MHz ( period = 54.069 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 53.804 ns               ;
; N/A                                     ; 18.50 MHz ( period = 54.065 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 53.800 ns               ;
; N/A                                     ; 18.53 MHz ( period = 53.978 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 53.687 ns               ;
; N/A                                     ; 18.56 MHz ( period = 53.892 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 53.627 ns               ;
; N/A                                     ; 18.56 MHz ( period = 53.888 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 53.623 ns               ;
; N/A                                     ; 18.78 MHz ( period = 53.251 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 52.960 ns               ;
; N/A                                     ; 18.88 MHz ( period = 52.965 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 52.712 ns               ;
; N/A                                     ; 18.94 MHz ( period = 52.788 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 52.535 ns               ;
; N/A                                     ; 19.14 MHz ( period = 52.233 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 51.980 ns               ;
; N/A                                     ; 19.21 MHz ( period = 52.056 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 51.803 ns               ;
; N/A                                     ; 20.01 MHz ( period = 49.977 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 49.738 ns               ;
; N/A                                     ; 20.09 MHz ( period = 49.779 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 49.516 ns               ;
; N/A                                     ; 20.09 MHz ( period = 49.775 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 49.512 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.714 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 49.451 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.710 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 49.447 ns               ;
; N/A                                     ; 20.14 MHz ( period = 49.651 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 49.412 ns               ;
; N/A                                     ; 20.47 MHz ( period = 48.847 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 48.583 ns               ;
; N/A                                     ; 20.54 MHz ( period = 48.675 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 48.424 ns               ;
; N/A                                     ; 20.57 MHz ( period = 48.610 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 48.359 ns               ;
; N/A                                     ; 20.61 MHz ( period = 48.521 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 48.257 ns               ;
; N/A                                     ; 20.62 MHz ( period = 48.489 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 48.221 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.163 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 20.86 MHz ( period = 47.943 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 47.692 ns               ;
; N/A                                     ; 20.89 MHz ( period = 47.878 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 47.627 ns               ;
; N/A                                     ; 20.97 MHz ( period = 47.697 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 47.446 ns               ;
; N/A                                     ; 21.07 MHz ( period = 47.450 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 47.182 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.424 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 47.141 ns               ;
; N/A                                     ; 21.22 MHz ( period = 47.124 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 46.856 ns               ;
; N/A                                     ; 21.27 MHz ( period = 47.014 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 46.750 ns               ;
; N/A                                     ; 21.27 MHz ( period = 47.013 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 46.749 ns               ;
; N/A                                     ; 21.30 MHz ( period = 46.947 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 46.691 ns               ;
; N/A                                     ; 21.31 MHz ( period = 46.937 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 46.686 ns               ;
; N/A                                     ; 21.43 MHz ( period = 46.664 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 46.381 ns               ;
; N/A                                     ; 21.47 MHz ( period = 46.573 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 46.311 ns               ;
; N/A                                     ; 21.60 MHz ( period = 46.287 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 46.023 ns               ;
; N/A                                     ; 21.60 MHz ( period = 46.286 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 46.022 ns               ;
; N/A                                     ; 21.65 MHz ( period = 46.187 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 45.931 ns               ;
; N/A                                     ; 21.78 MHz ( period = 45.907 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 45.651 ns               ;
; N/A                                     ; 21.81 MHz ( period = 45.846 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 45.584 ns               ;
; N/A                                     ; 21.97 MHz ( period = 45.524 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 45.262 ns               ;
; N/A                                     ; 22.15 MHz ( period = 45.147 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 44.891 ns               ;
; N/A                                     ; 22.29 MHz ( period = 44.854 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 44.576 ns               ;
; N/A                                     ; 22.30 MHz ( period = 44.853 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 44.575 ns               ;
; N/A                                     ; 22.32 MHz ( period = 44.797 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 44.535 ns               ;
; N/A                                     ; 22.38 MHz ( period = 44.677 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 44.399 ns               ;
; N/A                                     ; 22.38 MHz ( period = 44.676 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 44.398 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.984 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 43.731 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.807 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 43.554 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.947 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 42.694 ns               ;
; N/A                                     ; 23.38 MHz ( period = 42.770 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 42.517 ns               ;
; N/A                                     ; 24.65 MHz ( period = 40.564 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 40.288 ns               ;
; N/A                                     ; 24.65 MHz ( period = 40.563 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 40.287 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.499 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 40.223 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.498 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 40.222 ns               ;
; N/A                                     ; 24.70 MHz ( period = 40.486 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 40.245 ns               ;
; N/A                                     ; 24.70 MHz ( period = 40.485 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 40.244 ns               ;
; N/A                                     ; 24.87 MHz ( period = 40.205 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 39.944 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.160 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 39.919 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.159 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 39.918 ns               ;
; N/A                                     ; 24.97 MHz ( period = 40.045 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 39.806 ns               ;
; N/A                                     ; 25.04 MHz ( period = 39.932 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 39.639 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.719 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 39.480 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.694 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 39.443 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.629 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 39.378 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.455 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 39.189 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.455 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 39.203 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.295 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 39.034 ns               ;
; N/A                                     ; 25.63 MHz ( period = 39.022 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 38.729 ns               ;
; N/A                                     ; 25.64 MHz ( period = 38.996 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 38.757 ns               ;
; N/A                                     ; 25.84 MHz ( period = 38.695 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 38.443 ns               ;
; N/A                                     ; 25.86 MHz ( period = 38.670 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 38.431 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.657 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 38.406 ns               ;
; N/A                                     ; 25.91 MHz ( period = 38.592 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 38.341 ns               ;
; N/A                                     ; 25.94 MHz ( period = 38.545 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 38.279 ns               ;
; N/A                                     ; 26.03 MHz ( period = 38.415 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 38.149 ns               ;
; N/A                                     ; 26.09 MHz ( period = 38.325 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 38.048 ns               ;
; N/A                                     ; 26.12 MHz ( period = 38.290 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 38.016 ns               ;
; N/A                                     ; 26.12 MHz ( period = 38.286 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 38.012 ns               ;
; N/A                                     ; 26.34 MHz ( period = 37.967 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 37.686 ns               ;
; N/A                                     ; 26.62 MHz ( period = 37.565 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 37.288 ns               ;
; N/A                                     ; 26.62 MHz ( period = 37.563 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 37.289 ns               ;
; N/A                                     ; 26.62 MHz ( period = 37.559 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 37.285 ns               ;
; N/A                                     ; 26.66 MHz ( period = 37.505 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 37.239 ns               ;
; N/A                                     ; 26.88 MHz ( period = 37.207 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 36.926 ns               ;
; N/A                                     ; 26.89 MHz ( period = 37.186 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 36.924 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.928 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 36.647 ns               ;
; N/A                                     ; 27.43 MHz ( period = 36.459 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 36.197 ns               ;
; N/A                                     ; 27.43 MHz ( period = 36.454 ns )                    ; exp_r_alu:inst|dr2[2] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 36.192 ns               ;
; N/A                                     ; 27.65 MHz ( period = 36.168 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 35.887 ns               ;
; N/A                                     ; 27.89 MHz ( period = 35.854 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 35.599 ns               ;
; N/A                                     ; 27.99 MHz ( period = 35.727 ns )                    ; exp_r_alu:inst|dr1[2] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 35.465 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.677 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 35.422 ns               ;
; N/A                                     ; 28.20 MHz ( period = 35.463 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 35.210 ns               ;
; N/A                                     ; 28.20 MHz ( period = 35.463 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 35.210 ns               ;
; N/A                                     ; 28.34 MHz ( period = 35.286 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 35.033 ns               ;
; N/A                                     ; 28.34 MHz ( period = 35.286 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 35.033 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.306 ns )                    ; exp_r_alu:inst|dr2[0] ; exp_r_alu:inst|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 33.051 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.129 ns )                    ; exp_r_alu:inst|dr1[0] ; exp_r_alu:inst|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 32.874 ns               ;
; N/A                                     ; 31.29 MHz ( period = 31.963 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 31.701 ns               ;
; N/A                                     ; 31.48 MHz ( period = 31.762 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 31.511 ns               ;
; N/A                                     ; 31.49 MHz ( period = 31.758 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 31.507 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.728 ns )                    ; exp_r_alu:inst|dr2[6] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 31.490 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.564 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 31.311 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.499 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 31.246 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.455 ns )                    ; exp_r_alu:inst|dr2[6] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 31.185 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.436 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 31.185 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.432 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 31.181 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.173 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 30.922 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.173 ns )                    ; exp_r_alu:inst|dr2[1] ; exp_r_alu:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 30.922 ns               ;
; N/A                                     ; 32.15 MHz ( period = 31.108 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 30.857 ns               ;
; N/A                                     ; 32.15 MHz ( period = 31.108 ns )                    ; exp_r_alu:inst|dr1[1] ; exp_r_alu:inst|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 30.857 ns               ;
; N/A                                     ; 32.20 MHz ( period = 31.053 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 30.791 ns               ;
; N/A                                     ; 32.28 MHz ( period = 30.978 ns )                    ; exp_r_alu:inst|dr2[6] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 30.735 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.833 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 30.546 ns               ;
; N/A                                     ; 32.62 MHz ( period = 30.658 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 30.419 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.475 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 30.184 ns               ;
; N/A                                     ; 32.89 MHz ( period = 30.400 ns )                    ; exp_r_alu:inst|dr1[6] ; exp_r_alu:inst|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 30.166 ns               ;
; N/A                                     ; 32.97 MHz ( period = 30.332 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 30.093 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.127 ns )                    ; exp_r_alu:inst|dr1[6] ; exp_r_alu:inst|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 29.861 ns               ;
; N/A                                     ; 33.37 MHz ( period = 29.964 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 29.710 ns               ;
; N/A                                     ; 33.37 MHz ( period = 29.963 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 29.709 ns               ;
; N/A                                     ; 33.40 MHz ( period = 29.938 ns )                    ; exp_r_alu:inst|dr2[6] ; exp_r_alu:inst|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 29.695 ns               ;
; N/A                                     ; 33.42 MHz ( period = 29.926 ns )                    ; exp_r_alu:inst|dr2[3] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 29.687 ns               ;
; N/A                                     ; 33.42 MHz ( period = 29.923 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 29.636 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.650 ns )                    ; exp_r_alu:inst|dr1[6] ; exp_r_alu:inst|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 29.411 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; exp_r_alu:inst|dr1[3] ; exp_r_alu:inst|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 29.361 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.565 ns )                    ; exp_r_alu:inst|dr2[5] ; exp_r_alu:inst|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 29.274 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.523 ns )                    ; exp_r_alu:inst|dr1[4] ; exp_r_alu:inst|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 29.271 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.436 ns )                    ; exp_r_alu:inst|dr1[5] ; exp_r_alu:inst|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 29.145 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.204 ns )                    ; exp_r_alu:inst|dr2[4] ; exp_r_alu:inst|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 28.950 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                       ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+-----------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                    ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+-----------------------+----------+
; N/A                                     ; None                                                ; 82.226 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 81.953 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 81.773 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 81.763 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 81.500 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 81.490 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 81.476 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 81.023 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 81.013 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 80.436 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 80.159 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 79.983 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 79.973 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 79.886 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 79.409 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 78.873 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 78.600 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 78.369 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 78.123 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 77.931 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 77.658 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 77.181 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 77.083 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 76.141 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 73.984 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 73.531 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 73.521 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 72.854 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 72.496 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 72.401 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 72.391 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 72.043 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 72.033 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 71.917 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 71.457 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 71.004 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 70.994 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 70.787 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 70.631 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 70.429 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 69.689 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 69.501 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 69.390 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 69.143 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 68.559 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 68.201 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 68.104 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 67.162 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 64.493 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 64.492 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 64.052 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 64.040 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 64.039 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 64.030 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 64.029 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 63.599 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 63.589 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 63.003 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 62.550 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 62.540 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 62.426 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 62.425 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 61.985 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 61.140 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 61.139 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 60.936 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 60.699 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 60.198 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 60.197 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 59.757 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 59.650 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 58.708 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 55.769 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 55.765 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 55.316 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 55.312 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 55.306 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 55.302 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 54.665 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 54.212 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 54.202 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 53.933 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 53.702 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 53.698 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 53.480 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 53.470 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 52.598 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 52.416 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 52.412 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 51.866 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 51.474 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 51.470 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 51.312 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 50.580 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 50.370 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 49.638 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 46.554 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 46.553 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 46.101 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 46.100 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 46.091 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 46.090 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 45.684 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 45.231 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 45.221 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 44.647 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 44.487 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 44.486 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 44.194 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 44.184 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 43.617 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 43.201 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 43.200 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 42.580 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 42.331 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 42.259 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 42.258 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 41.389 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 41.294 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 40.352 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 37.554 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 37.163 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 37.163 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 37.101 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 37.091 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 36.710 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 36.710 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 36.700 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 36.700 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 35.487 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 35.096 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 35.096 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 35.006 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 34.553 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 34.543 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 34.201 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 33.810 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 33.810 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 33.259 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 32.939 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 32.868 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 32.868 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 31.653 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 30.711 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 25.887 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 25.887 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 25.470 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 25.434 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 25.434 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 25.424 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 25.424 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 25.017 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 25.007 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 24.397 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 23.944 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 23.934 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 23.820 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 23.820 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 23.403 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 22.534 ns  ; alu_sel[3] ; exp_r_alu:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 22.534 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 22.330 ns  ; alu_sel[1] ; exp_r_alu:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 22.117 ns  ; alu_sel[3] ; exp_r_alu:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 21.592 ns  ; alu_sel[4] ; exp_r_alu:inst|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 21.592 ns  ; alu_sel[4] ; exp_r_alu:inst|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 21.175 ns  ; alu_sel[4] ; exp_r_alu:inst|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 21.044 ns  ; alu_sel[3] ; exp_r_alu:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 20.102 ns  ; alu_sel[4] ; exp_r_alu:inst|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 14.703 ns  ; alu_sel[5] ; exp_r_alu:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 14.701 ns  ; alu_sel[5] ; exp_r_alu:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 14.250 ns  ; alu_sel[0] ; exp_r_alu:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 14.248 ns  ; alu_sel[0] ; exp_r_alu:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 14.240 ns  ; alu_sel[2] ; exp_r_alu:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 14.238 ns  ; alu_sel[2] ; exp_r_alu:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 13.598 ns  ; alu_sel[5] ; exp_r_alu:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 13.145 ns  ; alu_sel[0] ; exp_r_alu:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 13.135 ns  ; alu_sel[2] ; exp_r_alu:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.868 ns  ; alu_sel[5] ; exp_r_alu:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.636 ns  ; alu_sel[1] ; exp_r_alu:inst|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 12.634 ns  ; alu_sel[1] ; exp_r_alu:inst|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 12.476 ns  ; bus_sel[2] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 12.415 ns  ; alu_sel[0] ; exp_r_alu:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.405 ns  ; alu_sel[2] ; exp_r_alu:inst|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 12.085 ns  ; bus_sel[2] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 12.085 ns  ; bus_sel[2] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 12.041 ns  ; bus_sel[2] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 12.017 ns  ; bus_sel[3] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 11.964 ns  ; bus_sel[4] ; exp_r_alu:inst|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 11.768 ns  ; bus_sel[2] ; exp_r_alu:inst|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 11.626 ns  ; bus_sel[3] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 11.626 ns  ; bus_sel[3] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 11.574 ns  ; bus_sel[4] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 11.573 ns  ; bus_sel[4] ; exp_r_alu:inst|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 11.573 ns  ; bus_sel[4] ; exp_r_alu:inst|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 11.542 ns  ; bus_sel[2] ; exp_r_alu:inst|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 11.541 ns  ; bus_sel[2] ; exp_r_alu:inst|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 11.531 ns  ; alu_sel[1] ; exp_r_alu:inst|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 11.475 ns  ; bus_sel[3] ; exp_r_alu:inst|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 11.410 ns  ; bus_sel[2] ; exp_r_alu:inst|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 11.350 ns  ; alu_sel[3] ; exp_r_alu:inst|dr2[0] ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                       ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+-----------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To   ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 88.098 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 87.921 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 83.808 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 83.743 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 79.912 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 79.735 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 75.622 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 75.557 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 72.319 ns  ; exp_r_alu:inst|dr2[2]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 71.592 ns  ; exp_r_alu:inst|dr1[2]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 69.562 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 69.385 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 65.791 ns  ; exp_r_alu:inst|dr2[3]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 65.465 ns  ; exp_r_alu:inst|dr1[3]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 65.272 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 65.207 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 64.133 ns  ; exp_r_alu:inst|dr2[2]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 63.406 ns  ; exp_r_alu:inst|dr1[2]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 62.179 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 62.002 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 57.889 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 57.824 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 57.605 ns  ; exp_r_alu:inst|dr2[3]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 57.279 ns  ; exp_r_alu:inst|dr1[3]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 55.269 ns  ; exp_r_alu:inst|dr1[4]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 54.509 ns  ; exp_r_alu:inst|dr2[4]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 53.783 ns  ; exp_r_alu:inst|dr2[2]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 53.056 ns  ; exp_r_alu:inst|dr1[2]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 51.364 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 51.187 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 47.777 ns  ; exp_r_alu:inst|dr1[5]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 47.255 ns  ; exp_r_alu:inst|dr2[3]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 47.083 ns  ; exp_r_alu:inst|dr1[4]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 47.074 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 47.009 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 46.929 ns  ; exp_r_alu:inst|dr1[3]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 46.867 ns  ; exp_r_alu:inst|dr2[5]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 46.400 ns  ; exp_r_alu:inst|dr2[2]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 46.323 ns  ; exp_r_alu:inst|dr2[4]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 45.673 ns  ; exp_r_alu:inst|dr1[2]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 43.451 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[2] ; clk        ;
; N/A   ; None         ; 43.274 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[2] ; clk        ;
; N/A   ; None         ; 39.872 ns  ; exp_r_alu:inst|dr2[3]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 39.591 ns  ; exp_r_alu:inst|dr1[5]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 39.546 ns  ; exp_r_alu:inst|dr1[3]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 39.300 ns  ; exp_r_alu:inst|dr2[6]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 39.161 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[2] ; clk        ;
; N/A   ; None         ; 39.096 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[2] ; clk        ;
; N/A   ; None         ; 38.681 ns  ; exp_r_alu:inst|dr2[5]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 37.972 ns  ; exp_r_alu:inst|dr1[6]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 36.733 ns  ; exp_r_alu:inst|dr1[4]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 35.973 ns  ; exp_r_alu:inst|dr2[4]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 35.585 ns  ; exp_r_alu:inst|dr2[2]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 34.858 ns  ; exp_r_alu:inst|dr1[2]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 31.419 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[1] ; clk        ;
; N/A   ; None         ; 31.242 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[1] ; clk        ;
; N/A   ; None         ; 31.114 ns  ; exp_r_alu:inst|dr2[6]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 30.206 ns  ; exp_r_alu:inst|dr1[7]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 29.836 ns  ; exp_r_alu:inst|dr2[7]                                                                                                          ; d[7] ; clk        ;
; N/A   ; None         ; 29.786 ns  ; exp_r_alu:inst|dr1[6]                                                                                                          ; d[6] ; clk        ;
; N/A   ; None         ; 29.350 ns  ; exp_r_alu:inst|dr1[4]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 29.241 ns  ; exp_r_alu:inst|dr1[5]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 29.057 ns  ; exp_r_alu:inst|dr2[3]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 28.731 ns  ; exp_r_alu:inst|dr1[3]                                                                                                          ; d[3] ; clk        ;
; N/A   ; None         ; 28.590 ns  ; exp_r_alu:inst|dr2[4]                                                                                                          ; d[4] ; clk        ;
; N/A   ; None         ; 28.331 ns  ; exp_r_alu:inst|dr2[5]                                                                                                          ; d[5] ; clk        ;
; N/A   ; None         ; 27.672 ns  ; exp_r_alu:inst|dr2[2]                                                                                                          ; d[2] ; clk        ;
; N/A   ; None         ; 27.129 ns  ; exp_r_alu:inst|dr2[1]                                                                                                          ; d[1] ; clk        ;
; N/A   ; None         ; 27.064 ns  ; exp_r_alu:inst|dr1[1]                                                                                                          ; d[1] ; clk        ;
; N/A   ; None         ; 26.945 ns  ; exp_r_alu:inst|dr1[2]                                                                                                          ; d[2] ; clk        ;
; N/A   ; None         ; 19.630 ns  ; exp_r_alu:inst|dr2[0]                                                                                                          ; d[0] ; clk        ;
; N/A   ; None         ; 19.453 ns  ; exp_r_alu:inst|dr1[0]                                                                                                          ; d[0] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[3] ; clk        ;
; N/A   ; None         ; 14.865 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[3] ; clk        ;
; N/A   ; None         ; 14.480 ns  ; exp_r_alu:inst|r5[6]                                                                                                           ; d[6] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[7] ; clk        ;
; N/A   ; None         ; 14.466 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[7] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[6] ; clk        ;
; N/A   ; None         ; 13.986 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[6] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[2] ; clk        ;
; N/A   ; None         ; 13.864 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[2] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[4] ; clk        ;
; N/A   ; None         ; 13.726 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[4] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[5] ; clk        ;
; N/A   ; None         ; 13.684 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[5] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[1] ; clk        ;
; N/A   ; None         ; 13.672 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[1] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; d[0] ; clk        ;
; N/A   ; None         ; 13.596 ns  ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; d[0] ; clk        ;
; N/A   ; None         ; 13.287 ns  ; exp_r_alu:inst|r4[2]                                                                                                           ; d[2] ; clk        ;
; N/A   ; None         ; 13.036 ns  ; exp_r_alu:inst|r4[7]                                                                                                           ; d[7] ; clk        ;
; N/A   ; None         ; 12.708 ns  ; exp_r_alu:inst|r4[6]                                                                                                           ; d[6] ; clk        ;
; N/A   ; None         ; 12.621 ns  ; exp_r_alu:inst|r5[2]                                                                                                           ; d[2] ; clk        ;
; N/A   ; None         ; 12.303 ns  ; exp_r_alu:inst|r4[4]                                                                                                           ; d[4] ; clk        ;
; N/A   ; None         ; 11.756 ns  ; exp_r_alu:inst|r5[4]                                                                                                           ; d[4] ; clk        ;
; N/A   ; None         ; 10.785 ns  ; exp_r_alu:inst|r5[0]                                                                                                           ; d[0] ; clk        ;
; N/A   ; None         ; 10.729 ns  ; exp_r_alu:inst|r5[1]                                                                                                           ; d[1] ; clk        ;
; N/A   ; None         ; 10.695 ns  ; exp_r_alu:inst|r5[7]                                                                                                           ; d[7] ; clk        ;
; N/A   ; None         ; 10.617 ns  ; exp_r_alu:inst|r5[5]                                                                                                           ; d[5] ; clk        ;
; N/A   ; None         ; 10.482 ns  ; exp_r_alu:inst|r4[1]                                                                                                           ; d[1] ; clk        ;
; N/A   ; None         ; 10.471 ns  ; exp_r_alu:inst|r4[3]                                                                                                           ; d[3] ; clk        ;
; N/A   ; None         ; 10.428 ns  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[1]                                                                                            ; d[1] ; clk        ;
; N/A   ; None         ; 10.410 ns  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[7]                                                                                            ; d[7] ; clk        ;
; N/A   ; None         ; 10.374 ns  ; exp_r_alu:inst|r4[5]                                                                                                           ; d[5] ; clk        ;
; N/A   ; None         ; 10.358 ns  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[0]                                                                                            ; d[0] ; clk        ;
; N/A   ; None         ; 10.224 ns  ; exp_r_alu:inst|r5[3]                                                                                                           ; d[3] ; clk        ;
; N/A   ; None         ; 10.216 ns  ; exp_r_alu:inst|r4[0]                                                                                                           ; d[0] ; clk        ;
; N/A   ; None         ; 9.942 ns   ; exp_ram3:inst1|sw_pc_ar:inst1|pc[4]                                                                                            ; d[4] ; clk        ;
; N/A   ; None         ; 9.836 ns   ; exp_ram3:inst1|sw_pc_ar:inst1|pc[2]                                                                                            ; d[2] ; clk        ;
; N/A   ; None         ; 9.686 ns   ; exp_ram3:inst1|sw_pc_ar:inst1|pc[3]                                                                                            ; d[3] ; clk        ;
; N/A   ; None         ; 9.673 ns   ; exp_ram3:inst1|sw_pc_ar:inst1|pc[5]                                                                                            ; d[5] ; clk        ;
; N/A   ; None         ; 9.669 ns   ; exp_ram3:inst1|sw_pc_ar:inst1|pc[6]                                                                                            ; d[6] ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To   ;
+-------+-------------------+-----------------+------------+------+
; N/A   ; None              ; 89.798 ns       ; alu_sel[5] ; d[7] ;
; N/A   ; None              ; 89.345 ns       ; alu_sel[0] ; d[7] ;
; N/A   ; None              ; 89.335 ns       ; alu_sel[2] ; d[7] ;
; N/A   ; None              ; 87.731 ns       ; alu_sel[1] ; d[7] ;
; N/A   ; None              ; 86.445 ns       ; alu_sel[3] ; d[7] ;
; N/A   ; None              ; 85.503 ns       ; alu_sel[4] ; d[7] ;
; N/A   ; None              ; 81.612 ns       ; alu_sel[5] ; d[6] ;
; N/A   ; None              ; 81.159 ns       ; alu_sel[0] ; d[6] ;
; N/A   ; None              ; 81.149 ns       ; alu_sel[2] ; d[6] ;
; N/A   ; None              ; 79.545 ns       ; alu_sel[1] ; d[6] ;
; N/A   ; None              ; 78.259 ns       ; alu_sel[3] ; d[6] ;
; N/A   ; None              ; 77.317 ns       ; alu_sel[4] ; d[6] ;
; N/A   ; None              ; 71.262 ns       ; alu_sel[5] ; d[5] ;
; N/A   ; None              ; 70.809 ns       ; alu_sel[0] ; d[5] ;
; N/A   ; None              ; 70.799 ns       ; alu_sel[2] ; d[5] ;
; N/A   ; None              ; 69.195 ns       ; alu_sel[1] ; d[5] ;
; N/A   ; None              ; 67.909 ns       ; alu_sel[3] ; d[5] ;
; N/A   ; None              ; 66.967 ns       ; alu_sel[4] ; d[5] ;
; N/A   ; None              ; 63.879 ns       ; alu_sel[5] ; d[4] ;
; N/A   ; None              ; 63.426 ns       ; alu_sel[0] ; d[4] ;
; N/A   ; None              ; 63.416 ns       ; alu_sel[2] ; d[4] ;
; N/A   ; None              ; 61.812 ns       ; alu_sel[1] ; d[4] ;
; N/A   ; None              ; 60.526 ns       ; alu_sel[3] ; d[4] ;
; N/A   ; None              ; 59.584 ns       ; alu_sel[4] ; d[4] ;
; N/A   ; None              ; 53.064 ns       ; alu_sel[5] ; d[3] ;
; N/A   ; None              ; 52.611 ns       ; alu_sel[0] ; d[3] ;
; N/A   ; None              ; 52.601 ns       ; alu_sel[2] ; d[3] ;
; N/A   ; None              ; 50.997 ns       ; alu_sel[1] ; d[3] ;
; N/A   ; None              ; 49.711 ns       ; alu_sel[3] ; d[3] ;
; N/A   ; None              ; 48.769 ns       ; alu_sel[4] ; d[3] ;
; N/A   ; None              ; 45.151 ns       ; alu_sel[5] ; d[2] ;
; N/A   ; None              ; 44.698 ns       ; alu_sel[0] ; d[2] ;
; N/A   ; None              ; 44.688 ns       ; alu_sel[2] ; d[2] ;
; N/A   ; None              ; 43.084 ns       ; alu_sel[1] ; d[2] ;
; N/A   ; None              ; 41.798 ns       ; alu_sel[3] ; d[2] ;
; N/A   ; None              ; 40.856 ns       ; alu_sel[4] ; d[2] ;
; N/A   ; None              ; 33.119 ns       ; alu_sel[5] ; d[1] ;
; N/A   ; None              ; 32.666 ns       ; alu_sel[0] ; d[1] ;
; N/A   ; None              ; 32.656 ns       ; alu_sel[2] ; d[1] ;
; N/A   ; None              ; 31.052 ns       ; alu_sel[1] ; d[1] ;
; N/A   ; None              ; 29.766 ns       ; alu_sel[3] ; d[1] ;
; N/A   ; None              ; 28.824 ns       ; alu_sel[4] ; d[1] ;
; N/A   ; None              ; 21.330 ns       ; alu_sel[5] ; d[0] ;
; N/A   ; None              ; 20.877 ns       ; alu_sel[0] ; d[0] ;
; N/A   ; None              ; 20.867 ns       ; alu_sel[2] ; d[0] ;
; N/A   ; None              ; 20.073 ns       ; bus_sel[2] ; d[2] ;
; N/A   ; None              ; 19.614 ns       ; bus_sel[3] ; d[2] ;
; N/A   ; None              ; 19.613 ns       ; bus_sel[2] ; d[7] ;
; N/A   ; None              ; 19.561 ns       ; bus_sel[4] ; d[2] ;
; N/A   ; None              ; 19.263 ns       ; alu_sel[1] ; d[0] ;
; N/A   ; None              ; 19.154 ns       ; bus_sel[2] ; d[4] ;
; N/A   ; None              ; 19.146 ns       ; bus_sel[4] ; d[7] ;
; N/A   ; None              ; 19.047 ns       ; bus_sel[3] ; d[7] ;
; N/A   ; None              ; 19.038 ns       ; bus_sel[2] ; d[6] ;
; N/A   ; None              ; 18.916 ns       ; bus_sel[1] ; d[2] ;
; N/A   ; None              ; 18.695 ns       ; bus_sel[3] ; d[4] ;
; N/A   ; None              ; 18.642 ns       ; bus_sel[4] ; d[4] ;
; N/A   ; None              ; 18.610 ns       ; bus_sel[3] ; d[6] ;
; N/A   ; None              ; 18.584 ns       ; bus_sel[4] ; d[6] ;
; N/A   ; None              ; 18.508 ns       ; bus_sel[1] ; d[7] ;
; N/A   ; None              ; 18.052 ns       ; bus_sel[2] ; d[3] ;
; N/A   ; None              ; 17.997 ns       ; bus_sel[1] ; d[4] ;
; N/A   ; None              ; 17.977 ns       ; alu_sel[3] ; d[0] ;
; N/A   ; None              ; 17.952 ns       ; bus_sel[1] ; d[6] ;
; N/A   ; None              ; 17.936 ns       ; bus_sel[2] ; d[1] ;
; N/A   ; None              ; 17.655 ns       ; k[7]       ; d[7] ;
; N/A   ; None              ; 17.593 ns       ; bus_sel[3] ; d[3] ;
; N/A   ; None              ; 17.540 ns       ; bus_sel[4] ; d[3] ;
; N/A   ; None              ; 17.477 ns       ; bus_sel[3] ; d[1] ;
; N/A   ; None              ; 17.472 ns       ; bus_sel[2] ; d[5] ;
; N/A   ; None              ; 17.424 ns       ; bus_sel[4] ; d[1] ;
; N/A   ; None              ; 17.138 ns       ; k[2]       ; d[2] ;
; N/A   ; None              ; 17.035 ns       ; alu_sel[4] ; d[0] ;
; N/A   ; None              ; 17.013 ns       ; bus_sel[3] ; d[5] ;
; N/A   ; None              ; 16.960 ns       ; bus_sel[4] ; d[5] ;
; N/A   ; None              ; 16.895 ns       ; bus_sel[1] ; d[3] ;
; N/A   ; None              ; 16.779 ns       ; bus_sel[1] ; d[1] ;
; N/A   ; None              ; 16.488 ns       ; bus_sel[2] ; d[0] ;
; N/A   ; None              ; 16.315 ns       ; bus_sel[1] ; d[5] ;
; N/A   ; None              ; 16.287 ns       ; k[6]       ; d[6] ;
; N/A   ; None              ; 16.031 ns       ; bus_sel[3] ; d[0] ;
; N/A   ; None              ; 15.976 ns       ; bus_sel[4] ; d[0] ;
; N/A   ; None              ; 15.349 ns       ; k[4]       ; d[4] ;
; N/A   ; None              ; 15.336 ns       ; bus_sel[1] ; d[0] ;
; N/A   ; None              ; 15.321 ns       ; d[6]       ; d[6] ;
; N/A   ; None              ; 15.220 ns       ; d[7]       ; d[7] ;
; N/A   ; None              ; 15.199 ns       ; d[2]       ; d[2] ;
; N/A   ; None              ; 14.570 ns       ; d[4]       ; d[4] ;
; N/A   ; None              ; 14.290 ns       ; d[0]       ; d[0] ;
; N/A   ; None              ; 14.268 ns       ; k[3]       ; d[3] ;
; N/A   ; None              ; 14.043 ns       ; k[1]       ; d[1] ;
; N/A   ; None              ; 14.013 ns       ; d[1]       ; d[1] ;
; N/A   ; None              ; 13.914 ns       ; k[0]       ; d[0] ;
; N/A   ; None              ; 13.664 ns       ; k[5]       ; d[5] ;
; N/A   ; None              ; 13.575 ns       ; bus_sel[0] ; d[7] ;
; N/A   ; None              ; 13.257 ns       ; we_rd[0]   ; d[7] ;
; N/A   ; None              ; 13.253 ns       ; d[3]       ; d[3] ;
; N/A   ; None              ; 13.132 ns       ; bus_sel[0] ; d[4] ;
; N/A   ; None              ; 13.123 ns       ; bus_sel[0] ; d[6] ;
; N/A   ; None              ; 13.057 ns       ; bus_sel[0] ; d[0] ;
; N/A   ; None              ; 12.964 ns       ; bus_sel[0] ; d[2] ;
; N/A   ; None              ; 12.892 ns       ; d[5]       ; d[5] ;
; N/A   ; None              ; 12.889 ns       ; we_rd[0]   ; d[4] ;
; N/A   ; None              ; 12.881 ns       ; we_rd[0]   ; d[6] ;
; N/A   ; None              ; 12.864 ns       ; bus_sel[0] ; d[3] ;
; N/A   ; None              ; 12.840 ns       ; bus_sel[0] ; d[5] ;
; N/A   ; None              ; 12.817 ns       ; bus_sel[0] ; d[1] ;
; N/A   ; None              ; 12.743 ns       ; we_rd[0]   ; d[0] ;
; N/A   ; None              ; 12.647 ns       ; we_rd[0]   ; d[2] ;
; N/A   ; None              ; 12.551 ns       ; we_rd[0]   ; d[3] ;
; N/A   ; None              ; 12.526 ns       ; we_rd[0]   ; d[5] ;
; N/A   ; None              ; 12.510 ns       ; we_rd[0]   ; d[1] ;
+-------+-------------------+-----------------+------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -3.874 ns ; d[2]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A                                     ; None                                                ; -4.109 ns ; d[1]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A                                     ; None                                                ; -4.118 ns ; d[2]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.134 ns ; d[3]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A                                     ; None                                                ; -4.134 ns ; d[0]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A                                     ; None                                                ; -4.210 ns ; d[1]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.219 ns ; d[3]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.239 ns ; d[7]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A                                     ; None                                                ; -4.244 ns ; d[6]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A                                     ; None                                                ; -4.256 ns ; d[4]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A                                     ; None                                                ; -4.277 ns ; d[5]       ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A                                     ; None                                                ; -4.358 ns ; d[4]       ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -4.367 ns ; d[5]       ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -4.380 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.480 ns ; d[4]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.482 ns ; d[7]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.502 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.502 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.570 ns ; d[3]       ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -4.686 ns ; d[5]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.744 ns ; d[6]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.774 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.775 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.788 ns ; d[2]       ; exp_r_alu:inst|dr2[2]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -4.802 ns ; d[0]       ; exp_ram3:inst1|sw_pc_ar:inst1|ar[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.807 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.808 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.811 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|ar[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -4.848 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -4.860 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[3]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -4.900 ns ; d[6]       ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -4.929 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[0]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -4.934 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[4]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -4.956 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[7]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.025 ns ; d[1]       ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.055 ns ; k[1]       ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.090 ns ; d[4]       ; exp_r_alu:inst|r5[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.137 ns ; k[4]       ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.139 ns ; k[5]       ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.145 ns ; d[2]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.186 ns ; k[0]       ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.209 ns ; d[4]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.231 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.244 ns ; d[1]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.252 ns ; d[3]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.310 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[6]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[2]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[4]  ; exp_r_alu:inst|dr1[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns ; ld_reg[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|ar[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.416 ns ; d[5]       ; exp_r_alu:inst|r4[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.450 ns ; bus_sel[1] ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.473 ns ; d[6]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.533 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.537 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.556 ns ; we_rd[0]   ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg      ; clk      ;
; N/A                                     ; None                                                ; -5.562 ns ; d[0]       ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.585 ns ; k[3]       ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.592 ns ; d[7]       ; exp_r_alu:inst|dr2[7]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.607 ns ; d[3]       ; exp_r_alu:inst|r5[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.717 ns ; d[5]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.737 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.771 ns ; bus_sel[1] ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.773 ns ; bus_sel[1] ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.774 ns ; bus_sel[1] ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.777 ns ; bus_sel[1] ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.807 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.808 ns ; pc_sel[1]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.809 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.834 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.839 ns ; d[7]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.852 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.856 ns ; d[5]       ; exp_r_alu:inst|dr2[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.857 ns ; d[5]       ; exp_r_alu:inst|dr1[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.866 ns ; k[6]       ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.869 ns ; k[4]       ; exp_r_alu:inst|r5[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.916 ns ; k[0]       ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[7]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[6]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[5]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[4]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[3]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[2]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[1]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.917 ns ; pc_sel[0]  ; exp_ram3:inst1|sw_pc_ar:inst1|pc[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -5.939 ns ; d[6]       ; exp_r_alu:inst|dr1[6]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -5.996 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.090 ns ; bus_sel[4] ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.097 ns ; bus_sel[3] ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.098 ns ; d[1]       ; exp_r_alu:inst|r4[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.128 ns ; k[1]       ; exp_r_alu:inst|r4[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.180 ns ; bus_sel[1] ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.187 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[2]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.187 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.188 ns ; k[5]       ; exp_r_alu:inst|r4[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.190 ns ; d[4]       ; exp_r_alu:inst|dr1[4]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.194 ns ; d[4]       ; exp_r_alu:inst|dr2[4]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.225 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[7]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.246 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.286 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.292 ns ; d[0]       ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.297 ns ; d[6]       ; exp_r_alu:inst|dr2[6]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.309 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.390 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.411 ns ; bus_sel[4] ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.413 ns ; bus_sel[4] ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.414 ns ; bus_sel[4] ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.417 ns ; bus_sel[4] ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.453 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.466 ns ; bus_sel[3] ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.468 ns ; bus_sel[3] ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.469 ns ; bus_sel[3] ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.472 ns ; bus_sel[3] ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.476 ns ; d[3]       ; exp_r_alu:inst|dr2[3]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.477 ns ; d[3]       ; exp_r_alu:inst|dr1[3]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.487 ns ; bus_sel[1] ; exp_r_alu:inst|dr2[2]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.491 ns ; ld_reg[1]  ; exp_r_alu:inst|r5[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.503 ns ; bus_sel[1] ; exp_r_alu:inst|r5[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.511 ns ; bus_sel[1] ; exp_r_alu:inst|dr2[7]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.515 ns ; d[1]       ; exp_r_alu:inst|dr1[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.515 ns ; d[1]       ; exp_r_alu:inst|dr2[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.545 ns ; k[1]       ; exp_r_alu:inst|dr1[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.545 ns ; k[1]       ; exp_r_alu:inst|dr2[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.556 ns ; bus_sel[2] ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.577 ns ; bus_sel[1] ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.578 ns ; ld_reg[4]  ; exp_r_alu:inst|r5[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.582 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[4]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.583 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.583 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.583 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.583 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[2]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.583 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.583 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.602 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.602 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.602 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[2]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.602 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.602 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.604 ns ; ld_reg[3]  ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.622 ns ; k[3]       ; exp_r_alu:inst|r5[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.623 ns ; ld_reg[3]  ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.628 ns ; k[5]       ; exp_r_alu:inst|dr2[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.629 ns ; k[5]       ; exp_r_alu:inst|dr1[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.632 ns ; d[7]       ; exp_r_alu:inst|r5[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.668 ns ; d[0]       ; exp_ram3:inst1|sw_pc_ar:inst1|pc[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -6.677 ns ; bus_sel[0] ; exp_ram3:inst1|sw_pc_ar:inst1|pc[0]                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -6.694 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[6]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.694 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[3]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; k[2]       ; exp_r_alu:inst|dr2[2]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[2]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.727 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.746 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.746 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.746 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[2]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.746 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.746 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.748 ns ; ld_reg[2]  ; exp_r_alu:inst|r5[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.767 ns ; ld_reg[2]  ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.810 ns ; bus_sel[1] ; exp_r_alu:inst|r5[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.820 ns ; bus_sel[4] ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.826 ns ; bus_sel[1] ; exp_r_alu:inst|r4[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.827 ns ; bus_sel[3] ; exp_r_alu:inst|r4[0]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.847 ns ; bus_sel[1] ; exp_r_alu:inst|r4[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.849 ns ; we_rd[1]   ; exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg      ; clk      ;
; N/A                                     ; None                                                ; -6.875 ns ; ld_reg[4]  ; exp_r_alu:inst|dr2[2]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.875 ns ; ld_reg[4]  ; exp_r_alu:inst|dr2[5]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.905 ns ; k[6]       ; exp_r_alu:inst|dr1[6]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.913 ns ; ld_reg[4]  ; exp_r_alu:inst|dr2[7]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.923 ns ; bus_sel[2] ; exp_r_alu:inst|r4[4]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.925 ns ; bus_sel[2] ; exp_r_alu:inst|r4[3]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.926 ns ; bus_sel[2] ; exp_r_alu:inst|r5[1]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.929 ns ; bus_sel[2] ; exp_r_alu:inst|r5[5]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.945 ns ; d[2]       ; exp_r_alu:inst|r4[2]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.945 ns ; d[2]       ; exp_r_alu:inst|r5[2]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.948 ns ; ld_reg[1]  ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.969 ns ; k[4]       ; exp_r_alu:inst|dr1[4]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.973 ns ; k[4]       ; exp_r_alu:inst|dr2[4]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.974 ns ; ld_reg[4]  ; exp_r_alu:inst|dr2[1]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -6.976 ns ; ld_reg[4]  ; exp_r_alu:inst|r4[7]                                                                                                          ; clk      ;
; N/A                                     ; None                                                ; -7.019 ns ; k[0]       ; exp_r_alu:inst|dr1[0]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -7.021 ns ; k[0]       ; exp_r_alu:inst|dr2[0]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -7.030 ns ; ld_reg[3]  ; exp_r_alu:inst|dr2[0]                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -7.035 ns ; ld_reg[4]  ; exp_r_alu:inst|r5[6]                                                                                                          ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 11 22:13:12 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_data_path -c exp_data_path --timing_analysis_only
Warning: Found combinational loop of 8 nodes
    Warning: Node "exp_r_alu:inst|Mux0~23"
    Warning: Node "exp_r_alu:inst|Add3~14"
    Warning: Node "exp_r_alu:inst|Mux0~3"
    Warning: Node "exp_r_alu:inst|Mux0~4"
    Warning: Node "exp_r_alu:inst|Mux0~5"
    Warning: Node "exp_r_alu:inst|Mux0~20"
    Warning: Node "exp_r_alu:inst|Mux0~21"
    Warning: Node "exp_r_alu:inst|Mux0~22"
Warning: Found combinational loop of 7 nodes
    Warning: Node "exp_r_alu:inst|Mux1~51"
    Warning: Node "exp_r_alu:inst|Add3~12"
    Warning: Node "exp_r_alu:inst|Mux1~24"
    Warning: Node "exp_r_alu:inst|Mux1~25"
    Warning: Node "exp_r_alu:inst|Mux1~28"
    Warning: Node "exp_r_alu:inst|Mux1~62"
    Warning: Node "exp_r_alu:inst|Mux1~63"
Warning: Found combinational loop of 7 nodes
    Warning: Node "exp_r_alu:inst|Mux2~24"
    Warning: Node "exp_r_alu:inst|Add3~10"
    Warning: Node "exp_r_alu:inst|Mux2~3"
    Warning: Node "exp_r_alu:inst|Mux2~4"
    Warning: Node "exp_r_alu:inst|Mux2~6"
    Warning: Node "exp_r_alu:inst|Mux2~21"
    Warning: Node "exp_r_alu:inst|Mux2~22"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst|Mux3~25"
    Warning: Node "exp_r_alu:inst|Add3~8"
    Warning: Node "exp_r_alu:inst|Mux3~5"
    Warning: Node "exp_r_alu:inst|Mux3~6"
    Warning: Node "exp_r_alu:inst|Mux3~7"
    Warning: Node "exp_r_alu:inst|Mux3~8"
    Warning: Node "exp_r_alu:inst|Mux3~26"
    Warning: Node "exp_r_alu:inst|Mux3~23"
    Warning: Node "exp_r_alu:inst|Mux3~24"
Warning: Found combinational loop of 7 nodes
    Warning: Node "exp_r_alu:inst|Mux4~24"
    Warning: Node "exp_r_alu:inst|Add3~6"
    Warning: Node "exp_r_alu:inst|Mux4~3"
    Warning: Node "exp_r_alu:inst|Mux4~4"
    Warning: Node "exp_r_alu:inst|Mux4~6"
    Warning: Node "exp_r_alu:inst|Mux4~21"
    Warning: Node "exp_r_alu:inst|Mux4~22"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst|Mux5~25"
    Warning: Node "exp_r_alu:inst|Add3~4"
    Warning: Node "exp_r_alu:inst|Mux5~5"
    Warning: Node "exp_r_alu:inst|Mux5~6"
    Warning: Node "exp_r_alu:inst|Mux5~7"
    Warning: Node "exp_r_alu:inst|Mux5~8"
    Warning: Node "exp_r_alu:inst|Mux5~26"
    Warning: Node "exp_r_alu:inst|Mux5~23"
    Warning: Node "exp_r_alu:inst|Mux5~24"
Warning: Found combinational loop of 7 nodes
    Warning: Node "exp_r_alu:inst|Mux6~24"
    Warning: Node "exp_r_alu:inst|Add3~2"
    Warning: Node "exp_r_alu:inst|Mux6~3"
    Warning: Node "exp_r_alu:inst|Mux6~4"
    Warning: Node "exp_r_alu:inst|Mux6~6"
    Warning: Node "exp_r_alu:inst|Mux6~21"
    Warning: Node "exp_r_alu:inst|Mux6~22"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:inst|Mux7~24"
    Warning: Node "exp_r_alu:inst|Mux1~57"
    Warning: Node "exp_r_alu:inst|Mux7~6"
    Warning: Node "exp_r_alu:inst|Mux7~7"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 12.42 MHz between source register "exp_r_alu:inst|dr2[0]" and destination register "exp_r_alu:inst|r4[7]" (period= 80.526 ns)
    Info: + Longest register to register delay is 80.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 23; REG Node = 'exp_r_alu:inst|dr2[0]'
        Info: 2: + IC(0.465 ns) + CELL(0.206 ns) = 0.671 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 4; COMB Node = 'exp_r_alu:inst|aluout~98'
        Info: 3: + IC(1.118 ns) + CELL(0.650 ns) = 2.439 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add18~0'
        Info: 4: + IC(1.146 ns) + CELL(0.624 ns) = 4.209 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 1; COMB Node = 'exp_r_alu:inst|Add17~0'
        Info: 5: + IC(1.084 ns) + CELL(0.206 ns) = 5.499 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux1~58'
        Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 6.065 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~13'
        Info: 7: + IC(0.369 ns) + CELL(0.370 ns) = 6.804 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~19'
        Info: 8: + IC(0.371 ns) + CELL(0.366 ns) = 7.541 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst|Mux7~23'
        Info: 9: + IC(0.000 ns) + CELL(1.468 ns) = 9.009 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux7~24'
            Info: Loc. = LCCOMB_X18_Y10_N14; Node "exp_r_alu:inst|Mux7~7"
            Info: Loc. = LCCOMB_X19_Y9_N12; Node "exp_r_alu:inst|Mux7~6"
            Info: Loc. = LCCOMB_X19_Y10_N6; Node "exp_r_alu:inst|Mux7~24"
            Info: Loc. = LCCOMB_X19_Y9_N2; Node "exp_r_alu:inst|Mux1~57"
        Info: 10: + IC(0.392 ns) + CELL(0.621 ns) = 10.022 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~1'
        Info: 11: + IC(0.000 ns) + CELL(9.174 ns) = 19.196 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux6~24'
            Info: Loc. = LCCOMB_X19_Y10_N28; Node "exp_r_alu:inst|Mux6~24"
            Info: Loc. = LCCOMB_X17_Y7_N12; Node "exp_r_alu:inst|Mux6~21"
            Info: Loc. = LCCOMB_X17_Y7_N18; Node "exp_r_alu:inst|Mux6~6"
            Info: Loc. = LCCOMB_X19_Y10_N10; Node "exp_r_alu:inst|Add3~2"
            Info: Loc. = LCCOMB_X18_Y6_N24; Node "exp_r_alu:inst|Mux6~22"
            Info: Loc. = LCCOMB_X18_Y8_N26; Node "exp_r_alu:inst|Mux6~4"
            Info: Loc. = LCCOMB_X18_Y8_N8; Node "exp_r_alu:inst|Mux6~3"
        Info: 12: + IC(0.375 ns) + CELL(0.596 ns) = 20.167 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~3'
        Info: 13: + IC(0.000 ns) + CELL(10.105 ns) = 30.272 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux5~25'
            Info: Loc. = LCCOMB_X21_Y7_N14; Node "exp_r_alu:inst|Mux5~8"
            Info: Loc. = LCCOMB_X19_Y10_N12; Node "exp_r_alu:inst|Add3~4"
            Info: Loc. = LCCOMB_X19_Y10_N2; Node "exp_r_alu:inst|Mux5~25"
            Info: Loc. = LCCOMB_X21_Y7_N2; Node "exp_r_alu:inst|Mux5~23"
            Info: Loc. = LCCOMB_X21_Y7_N28; Node "exp_r_alu:inst|Mux5~26"
            Info: Loc. = LCCOMB_X19_Y9_N4; Node "exp_r_alu:inst|Mux5~7"
            Info: Loc. = LCCOMB_X18_Y8_N30; Node "exp_r_alu:inst|Mux5~6"
            Info: Loc. = LCCOMB_X20_Y10_N14; Node "exp_r_alu:inst|Mux5~24"
            Info: Loc. = LCCOMB_X18_Y8_N4; Node "exp_r_alu:inst|Mux5~5"
        Info: 14: + IC(0.370 ns) + CELL(0.596 ns) = 31.238 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~5'
        Info: 15: + IC(0.000 ns) + CELL(8.297 ns) = 39.535 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux4~24'
            Info: Loc. = LCCOMB_X19_Y10_N24; Node "exp_r_alu:inst|Mux4~24"
            Info: Loc. = LCCOMB_X19_Y6_N0; Node "exp_r_alu:inst|Mux4~22"
            Info: Loc. = LCCOMB_X20_Y7_N0; Node "exp_r_alu:inst|Mux4~21"
            Info: Loc. = LCCOMB_X19_Y8_N2; Node "exp_r_alu:inst|Mux4~4"
            Info: Loc. = LCCOMB_X19_Y10_N14; Node "exp_r_alu:inst|Add3~6"
            Info: Loc. = LCCOMB_X20_Y7_N2; Node "exp_r_alu:inst|Mux4~6"
            Info: Loc. = LCCOMB_X19_Y8_N24; Node "exp_r_alu:inst|Mux4~3"
        Info: 16: + IC(0.394 ns) + CELL(0.735 ns) = 40.664 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~7'
        Info: 17: + IC(0.000 ns) + CELL(9.017 ns) = 49.681 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux3~25'
            Info: Loc. = LCCOMB_X17_Y9_N24; Node "exp_r_alu:inst|Mux3~24"
            Info: Loc. = LCCOMB_X20_Y9_N28; Node "exp_r_alu:inst|Mux3~26"
            Info: Loc. = LCCOMB_X17_Y9_N0; Node "exp_r_alu:inst|Mux3~25"
            Info: Loc. = LCCOMB_X17_Y9_N30; Node "exp_r_alu:inst|Mux3~23"
            Info: Loc. = LCCOMB_X20_Y9_N20; Node "exp_r_alu:inst|Mux3~7"
            Info: Loc. = LCCOMB_X20_Y8_N0; Node "exp_r_alu:inst|Mux3~6"
            Info: Loc. = LCCOMB_X18_Y8_N2; Node "exp_r_alu:inst|Mux3~5"
            Info: Loc. = LCCOMB_X19_Y10_N16; Node "exp_r_alu:inst|Add3~8"
            Info: Loc. = LCCOMB_X20_Y9_N30; Node "exp_r_alu:inst|Mux3~8"
        Info: 18: + IC(1.026 ns) + CELL(0.596 ns) = 51.303 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~9'
        Info: 19: + IC(0.000 ns) + CELL(6.974 ns) = 58.277 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux2~24'
            Info: Loc. = LCCOMB_X20_Y7_N8; Node "exp_r_alu:inst|Mux2~6"
            Info: Loc. = LCCOMB_X19_Y8_N30; Node "exp_r_alu:inst|Mux2~4"
            Info: Loc. = LCCOMB_X19_Y8_N28; Node "exp_r_alu:inst|Mux2~3"
            Info: Loc. = LCCOMB_X19_Y10_N18; Node "exp_r_alu:inst|Add3~10"
            Info: Loc. = LCCOMB_X19_Y10_N30; Node "exp_r_alu:inst|Mux2~24"
            Info: Loc. = LCCOMB_X20_Y7_N6; Node "exp_r_alu:inst|Mux2~22"
            Info: Loc. = LCCOMB_X20_Y7_N20; Node "exp_r_alu:inst|Mux2~21"
        Info: 20: + IC(0.374 ns) + CELL(0.596 ns) = 59.247 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~11'
        Info: 21: + IC(0.000 ns) + CELL(8.056 ns) = 67.303 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux1~51'
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "exp_r_alu:inst|Mux1~25"
            Info: Loc. = LCCOMB_X19_Y8_N0; Node "exp_r_alu:inst|Mux1~24"
            Info: Loc. = LCCOMB_X19_Y10_N4; Node "exp_r_alu:inst|Mux1~51"
            Info: Loc. = LCCOMB_X18_Y7_N6; Node "exp_r_alu:inst|Mux1~63"
            Info: Loc. = LCCOMB_X17_Y7_N30; Node "exp_r_alu:inst|Mux1~62"
            Info: Loc. = LCCOMB_X17_Y7_N4; Node "exp_r_alu:inst|Mux1~28"
            Info: Loc. = LCCOMB_X19_Y10_N20; Node "exp_r_alu:inst|Add3~12"
        Info: 22: + IC(0.371 ns) + CELL(0.596 ns) = 68.270 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'exp_r_alu:inst|Add3~13'
        Info: 23: + IC(0.000 ns) + CELL(8.203 ns) = 76.473 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst|Mux0~23'
            Info: Loc. = LCCOMB_X18_Y7_N4; Node "exp_r_alu:inst|Mux0~23"
            Info: Loc. = LCCOMB_X18_Y8_N6; Node "exp_r_alu:inst|Mux0~3"
            Info: Loc. = LCCOMB_X19_Y10_N22; Node "exp_r_alu:inst|Add3~14"
            Info: Loc. = LCCOMB_X18_Y7_N10; Node "exp_r_alu:inst|Mux0~22"
            Info: Loc. = LCCOMB_X20_Y7_N12; Node "exp_r_alu:inst|Mux0~20"
            Info: Loc. = LCCOMB_X19_Y7_N4; Node "exp_r_alu:inst|Mux0~4"
            Info: Loc. = LCCOMB_X18_Y7_N8; Node "exp_r_alu:inst|Mux0~21"
            Info: Loc. = LCCOMB_X19_Y7_N14; Node "exp_r_alu:inst|Mux0~5"
        Info: 24: + IC(1.124 ns) + CELL(0.206 ns) = 77.803 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~41'
        Info: 25: + IC(0.362 ns) + CELL(0.206 ns) = 78.371 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 5; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~43'
        Info: 26: + IC(1.443 ns) + CELL(0.460 ns) = 80.274 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 1; REG Node = 'exp_r_alu:inst|r4[7]'
        Info: Total cell delay = 69.130 ns ( 86.12 % )
        Info: Total interconnect delay = 11.144 ns ( 13.88 % )
    Info: - Smallest clock skew is 0.012 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.761 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 1; REG Node = 'exp_r_alu:inst|r4[7]'
            Info: Total cell delay = 1.766 ns ( 63.96 % )
            Info: Total interconnect delay = 0.995 ns ( 36.04 % )
        Info: - Longest clock path from clock "clk" to source register is 2.749 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 23; REG Node = 'exp_r_alu:inst|dr2[0]'
            Info: Total cell delay = 1.766 ns ( 64.24 % )
            Info: Total interconnect delay = 0.983 ns ( 35.76 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "exp_r_alu:inst|r4[7]" (data pin = "alu_sel[5]", clock pin = "clk") is 82.226 ns
    Info: + Longest pin to register delay is 85.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_80; Fanout = 51; PIN Node = 'alu_sel[5]'
        Info: 2: + IC(6.847 ns) + CELL(0.606 ns) = 8.398 ns; Loc. = LCCOMB_X18_Y5_N30; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~11'
        Info: 3: + IC(1.062 ns) + CELL(0.370 ns) = 9.830 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~12'
        Info: 4: + IC(0.365 ns) + CELL(0.623 ns) = 10.818 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~13'
        Info: 5: + IC(0.369 ns) + CELL(0.370 ns) = 11.557 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~19'
        Info: 6: + IC(0.371 ns) + CELL(0.366 ns) = 12.294 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst|Mux7~23'
        Info: 7: + IC(0.000 ns) + CELL(1.468 ns) = 13.762 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux7~24'
            Info: Loc. = LCCOMB_X18_Y10_N14; Node "exp_r_alu:inst|Mux7~7"
            Info: Loc. = LCCOMB_X19_Y9_N12; Node "exp_r_alu:inst|Mux7~6"
            Info: Loc. = LCCOMB_X19_Y10_N6; Node "exp_r_alu:inst|Mux7~24"
            Info: Loc. = LCCOMB_X19_Y9_N2; Node "exp_r_alu:inst|Mux1~57"
        Info: 8: + IC(0.392 ns) + CELL(0.621 ns) = 14.775 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~1'
        Info: 9: + IC(0.000 ns) + CELL(9.174 ns) = 23.949 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux6~24'
            Info: Loc. = LCCOMB_X19_Y10_N28; Node "exp_r_alu:inst|Mux6~24"
            Info: Loc. = LCCOMB_X17_Y7_N12; Node "exp_r_alu:inst|Mux6~21"
            Info: Loc. = LCCOMB_X17_Y7_N18; Node "exp_r_alu:inst|Mux6~6"
            Info: Loc. = LCCOMB_X19_Y10_N10; Node "exp_r_alu:inst|Add3~2"
            Info: Loc. = LCCOMB_X18_Y6_N24; Node "exp_r_alu:inst|Mux6~22"
            Info: Loc. = LCCOMB_X18_Y8_N26; Node "exp_r_alu:inst|Mux6~4"
            Info: Loc. = LCCOMB_X18_Y8_N8; Node "exp_r_alu:inst|Mux6~3"
        Info: 10: + IC(0.375 ns) + CELL(0.596 ns) = 24.920 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~3'
        Info: 11: + IC(0.000 ns) + CELL(10.105 ns) = 35.025 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux5~25'
            Info: Loc. = LCCOMB_X21_Y7_N14; Node "exp_r_alu:inst|Mux5~8"
            Info: Loc. = LCCOMB_X19_Y10_N12; Node "exp_r_alu:inst|Add3~4"
            Info: Loc. = LCCOMB_X19_Y10_N2; Node "exp_r_alu:inst|Mux5~25"
            Info: Loc. = LCCOMB_X21_Y7_N2; Node "exp_r_alu:inst|Mux5~23"
            Info: Loc. = LCCOMB_X21_Y7_N28; Node "exp_r_alu:inst|Mux5~26"
            Info: Loc. = LCCOMB_X19_Y9_N4; Node "exp_r_alu:inst|Mux5~7"
            Info: Loc. = LCCOMB_X18_Y8_N30; Node "exp_r_alu:inst|Mux5~6"
            Info: Loc. = LCCOMB_X20_Y10_N14; Node "exp_r_alu:inst|Mux5~24"
            Info: Loc. = LCCOMB_X18_Y8_N4; Node "exp_r_alu:inst|Mux5~5"
        Info: 12: + IC(0.370 ns) + CELL(0.596 ns) = 35.991 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~5'
        Info: 13: + IC(0.000 ns) + CELL(8.297 ns) = 44.288 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux4~24'
            Info: Loc. = LCCOMB_X19_Y10_N24; Node "exp_r_alu:inst|Mux4~24"
            Info: Loc. = LCCOMB_X19_Y6_N0; Node "exp_r_alu:inst|Mux4~22"
            Info: Loc. = LCCOMB_X20_Y7_N0; Node "exp_r_alu:inst|Mux4~21"
            Info: Loc. = LCCOMB_X19_Y8_N2; Node "exp_r_alu:inst|Mux4~4"
            Info: Loc. = LCCOMB_X19_Y10_N14; Node "exp_r_alu:inst|Add3~6"
            Info: Loc. = LCCOMB_X20_Y7_N2; Node "exp_r_alu:inst|Mux4~6"
            Info: Loc. = LCCOMB_X19_Y8_N24; Node "exp_r_alu:inst|Mux4~3"
        Info: 14: + IC(0.394 ns) + CELL(0.735 ns) = 45.417 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~7'
        Info: 15: + IC(0.000 ns) + CELL(9.017 ns) = 54.434 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux3~25'
            Info: Loc. = LCCOMB_X17_Y9_N24; Node "exp_r_alu:inst|Mux3~24"
            Info: Loc. = LCCOMB_X20_Y9_N28; Node "exp_r_alu:inst|Mux3~26"
            Info: Loc. = LCCOMB_X17_Y9_N0; Node "exp_r_alu:inst|Mux3~25"
            Info: Loc. = LCCOMB_X17_Y9_N30; Node "exp_r_alu:inst|Mux3~23"
            Info: Loc. = LCCOMB_X20_Y9_N20; Node "exp_r_alu:inst|Mux3~7"
            Info: Loc. = LCCOMB_X20_Y8_N0; Node "exp_r_alu:inst|Mux3~6"
            Info: Loc. = LCCOMB_X18_Y8_N2; Node "exp_r_alu:inst|Mux3~5"
            Info: Loc. = LCCOMB_X19_Y10_N16; Node "exp_r_alu:inst|Add3~8"
            Info: Loc. = LCCOMB_X20_Y9_N30; Node "exp_r_alu:inst|Mux3~8"
        Info: 16: + IC(1.026 ns) + CELL(0.596 ns) = 56.056 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~9'
        Info: 17: + IC(0.000 ns) + CELL(6.974 ns) = 63.030 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux2~24'
            Info: Loc. = LCCOMB_X20_Y7_N8; Node "exp_r_alu:inst|Mux2~6"
            Info: Loc. = LCCOMB_X19_Y8_N30; Node "exp_r_alu:inst|Mux2~4"
            Info: Loc. = LCCOMB_X19_Y8_N28; Node "exp_r_alu:inst|Mux2~3"
            Info: Loc. = LCCOMB_X19_Y10_N18; Node "exp_r_alu:inst|Add3~10"
            Info: Loc. = LCCOMB_X19_Y10_N30; Node "exp_r_alu:inst|Mux2~24"
            Info: Loc. = LCCOMB_X20_Y7_N6; Node "exp_r_alu:inst|Mux2~22"
            Info: Loc. = LCCOMB_X20_Y7_N20; Node "exp_r_alu:inst|Mux2~21"
        Info: 18: + IC(0.374 ns) + CELL(0.596 ns) = 64.000 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~11'
        Info: 19: + IC(0.000 ns) + CELL(8.056 ns) = 72.056 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux1~51'
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "exp_r_alu:inst|Mux1~25"
            Info: Loc. = LCCOMB_X19_Y8_N0; Node "exp_r_alu:inst|Mux1~24"
            Info: Loc. = LCCOMB_X19_Y10_N4; Node "exp_r_alu:inst|Mux1~51"
            Info: Loc. = LCCOMB_X18_Y7_N6; Node "exp_r_alu:inst|Mux1~63"
            Info: Loc. = LCCOMB_X17_Y7_N30; Node "exp_r_alu:inst|Mux1~62"
            Info: Loc. = LCCOMB_X17_Y7_N4; Node "exp_r_alu:inst|Mux1~28"
            Info: Loc. = LCCOMB_X19_Y10_N20; Node "exp_r_alu:inst|Add3~12"
        Info: 20: + IC(0.371 ns) + CELL(0.596 ns) = 73.023 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'exp_r_alu:inst|Add3~13'
        Info: 21: + IC(0.000 ns) + CELL(8.203 ns) = 81.226 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst|Mux0~23'
            Info: Loc. = LCCOMB_X18_Y7_N4; Node "exp_r_alu:inst|Mux0~23"
            Info: Loc. = LCCOMB_X18_Y8_N6; Node "exp_r_alu:inst|Mux0~3"
            Info: Loc. = LCCOMB_X19_Y10_N22; Node "exp_r_alu:inst|Add3~14"
            Info: Loc. = LCCOMB_X18_Y7_N10; Node "exp_r_alu:inst|Mux0~22"
            Info: Loc. = LCCOMB_X20_Y7_N12; Node "exp_r_alu:inst|Mux0~20"
            Info: Loc. = LCCOMB_X19_Y7_N4; Node "exp_r_alu:inst|Mux0~4"
            Info: Loc. = LCCOMB_X18_Y7_N8; Node "exp_r_alu:inst|Mux0~21"
            Info: Loc. = LCCOMB_X19_Y7_N14; Node "exp_r_alu:inst|Mux0~5"
        Info: 22: + IC(1.124 ns) + CELL(0.206 ns) = 82.556 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~41'
        Info: 23: + IC(0.362 ns) + CELL(0.206 ns) = 83.124 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 5; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~43'
        Info: 24: + IC(1.443 ns) + CELL(0.460 ns) = 85.027 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 1; REG Node = 'exp_r_alu:inst|r4[7]'
        Info: Total cell delay = 69.782 ns ( 82.07 % )
        Info: Total interconnect delay = 15.245 ns ( 17.93 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.761 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 1; REG Node = 'exp_r_alu:inst|r4[7]'
        Info: Total cell delay = 1.766 ns ( 63.96 % )
        Info: Total interconnect delay = 0.995 ns ( 36.04 % )
Info: tco from clock "clk" to destination pin "d[7]" through register "exp_r_alu:inst|dr2[0]" is 88.098 ns
    Info: + Longest clock path from clock "clk" to source register is 2.749 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 23; REG Node = 'exp_r_alu:inst|dr2[0]'
        Info: Total cell delay = 1.766 ns ( 64.24 % )
        Info: Total interconnect delay = 0.983 ns ( 35.76 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 85.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 23; REG Node = 'exp_r_alu:inst|dr2[0]'
        Info: 2: + IC(0.465 ns) + CELL(0.206 ns) = 0.671 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 4; COMB Node = 'exp_r_alu:inst|aluout~98'
        Info: 3: + IC(1.118 ns) + CELL(0.650 ns) = 2.439 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add18~0'
        Info: 4: + IC(1.146 ns) + CELL(0.624 ns) = 4.209 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 1; COMB Node = 'exp_r_alu:inst|Add17~0'
        Info: 5: + IC(1.084 ns) + CELL(0.206 ns) = 5.499 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux1~58'
        Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 6.065 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~13'
        Info: 7: + IC(0.369 ns) + CELL(0.370 ns) = 6.804 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~19'
        Info: 8: + IC(0.371 ns) + CELL(0.366 ns) = 7.541 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst|Mux7~23'
        Info: 9: + IC(0.000 ns) + CELL(1.468 ns) = 9.009 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux7~24'
            Info: Loc. = LCCOMB_X18_Y10_N14; Node "exp_r_alu:inst|Mux7~7"
            Info: Loc. = LCCOMB_X19_Y9_N12; Node "exp_r_alu:inst|Mux7~6"
            Info: Loc. = LCCOMB_X19_Y10_N6; Node "exp_r_alu:inst|Mux7~24"
            Info: Loc. = LCCOMB_X19_Y9_N2; Node "exp_r_alu:inst|Mux1~57"
        Info: 10: + IC(0.392 ns) + CELL(0.621 ns) = 10.022 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~1'
        Info: 11: + IC(0.000 ns) + CELL(9.174 ns) = 19.196 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux6~24'
            Info: Loc. = LCCOMB_X19_Y10_N28; Node "exp_r_alu:inst|Mux6~24"
            Info: Loc. = LCCOMB_X17_Y7_N12; Node "exp_r_alu:inst|Mux6~21"
            Info: Loc. = LCCOMB_X17_Y7_N18; Node "exp_r_alu:inst|Mux6~6"
            Info: Loc. = LCCOMB_X19_Y10_N10; Node "exp_r_alu:inst|Add3~2"
            Info: Loc. = LCCOMB_X18_Y6_N24; Node "exp_r_alu:inst|Mux6~22"
            Info: Loc. = LCCOMB_X18_Y8_N26; Node "exp_r_alu:inst|Mux6~4"
            Info: Loc. = LCCOMB_X18_Y8_N8; Node "exp_r_alu:inst|Mux6~3"
        Info: 12: + IC(0.375 ns) + CELL(0.596 ns) = 20.167 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~3'
        Info: 13: + IC(0.000 ns) + CELL(10.105 ns) = 30.272 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux5~25'
            Info: Loc. = LCCOMB_X21_Y7_N14; Node "exp_r_alu:inst|Mux5~8"
            Info: Loc. = LCCOMB_X19_Y10_N12; Node "exp_r_alu:inst|Add3~4"
            Info: Loc. = LCCOMB_X19_Y10_N2; Node "exp_r_alu:inst|Mux5~25"
            Info: Loc. = LCCOMB_X21_Y7_N2; Node "exp_r_alu:inst|Mux5~23"
            Info: Loc. = LCCOMB_X21_Y7_N28; Node "exp_r_alu:inst|Mux5~26"
            Info: Loc. = LCCOMB_X19_Y9_N4; Node "exp_r_alu:inst|Mux5~7"
            Info: Loc. = LCCOMB_X18_Y8_N30; Node "exp_r_alu:inst|Mux5~6"
            Info: Loc. = LCCOMB_X20_Y10_N14; Node "exp_r_alu:inst|Mux5~24"
            Info: Loc. = LCCOMB_X18_Y8_N4; Node "exp_r_alu:inst|Mux5~5"
        Info: 14: + IC(0.370 ns) + CELL(0.596 ns) = 31.238 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~5'
        Info: 15: + IC(0.000 ns) + CELL(8.297 ns) = 39.535 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux4~24'
            Info: Loc. = LCCOMB_X19_Y10_N24; Node "exp_r_alu:inst|Mux4~24"
            Info: Loc. = LCCOMB_X19_Y6_N0; Node "exp_r_alu:inst|Mux4~22"
            Info: Loc. = LCCOMB_X20_Y7_N0; Node "exp_r_alu:inst|Mux4~21"
            Info: Loc. = LCCOMB_X19_Y8_N2; Node "exp_r_alu:inst|Mux4~4"
            Info: Loc. = LCCOMB_X19_Y10_N14; Node "exp_r_alu:inst|Add3~6"
            Info: Loc. = LCCOMB_X20_Y7_N2; Node "exp_r_alu:inst|Mux4~6"
            Info: Loc. = LCCOMB_X19_Y8_N24; Node "exp_r_alu:inst|Mux4~3"
        Info: 16: + IC(0.394 ns) + CELL(0.735 ns) = 40.664 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~7'
        Info: 17: + IC(0.000 ns) + CELL(9.017 ns) = 49.681 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux3~25'
            Info: Loc. = LCCOMB_X17_Y9_N24; Node "exp_r_alu:inst|Mux3~24"
            Info: Loc. = LCCOMB_X20_Y9_N28; Node "exp_r_alu:inst|Mux3~26"
            Info: Loc. = LCCOMB_X17_Y9_N0; Node "exp_r_alu:inst|Mux3~25"
            Info: Loc. = LCCOMB_X17_Y9_N30; Node "exp_r_alu:inst|Mux3~23"
            Info: Loc. = LCCOMB_X20_Y9_N20; Node "exp_r_alu:inst|Mux3~7"
            Info: Loc. = LCCOMB_X20_Y8_N0; Node "exp_r_alu:inst|Mux3~6"
            Info: Loc. = LCCOMB_X18_Y8_N2; Node "exp_r_alu:inst|Mux3~5"
            Info: Loc. = LCCOMB_X19_Y10_N16; Node "exp_r_alu:inst|Add3~8"
            Info: Loc. = LCCOMB_X20_Y9_N30; Node "exp_r_alu:inst|Mux3~8"
        Info: 18: + IC(1.026 ns) + CELL(0.596 ns) = 51.303 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~9'
        Info: 19: + IC(0.000 ns) + CELL(6.974 ns) = 58.277 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux2~24'
            Info: Loc. = LCCOMB_X20_Y7_N8; Node "exp_r_alu:inst|Mux2~6"
            Info: Loc. = LCCOMB_X19_Y8_N30; Node "exp_r_alu:inst|Mux2~4"
            Info: Loc. = LCCOMB_X19_Y8_N28; Node "exp_r_alu:inst|Mux2~3"
            Info: Loc. = LCCOMB_X19_Y10_N18; Node "exp_r_alu:inst|Add3~10"
            Info: Loc. = LCCOMB_X19_Y10_N30; Node "exp_r_alu:inst|Mux2~24"
            Info: Loc. = LCCOMB_X20_Y7_N6; Node "exp_r_alu:inst|Mux2~22"
            Info: Loc. = LCCOMB_X20_Y7_N20; Node "exp_r_alu:inst|Mux2~21"
        Info: 20: + IC(0.374 ns) + CELL(0.596 ns) = 59.247 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~11'
        Info: 21: + IC(0.000 ns) + CELL(8.056 ns) = 67.303 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux1~51'
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "exp_r_alu:inst|Mux1~25"
            Info: Loc. = LCCOMB_X19_Y8_N0; Node "exp_r_alu:inst|Mux1~24"
            Info: Loc. = LCCOMB_X19_Y10_N4; Node "exp_r_alu:inst|Mux1~51"
            Info: Loc. = LCCOMB_X18_Y7_N6; Node "exp_r_alu:inst|Mux1~63"
            Info: Loc. = LCCOMB_X17_Y7_N30; Node "exp_r_alu:inst|Mux1~62"
            Info: Loc. = LCCOMB_X17_Y7_N4; Node "exp_r_alu:inst|Mux1~28"
            Info: Loc. = LCCOMB_X19_Y10_N20; Node "exp_r_alu:inst|Add3~12"
        Info: 22: + IC(0.371 ns) + CELL(0.596 ns) = 68.270 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'exp_r_alu:inst|Add3~13'
        Info: 23: + IC(0.000 ns) + CELL(8.203 ns) = 76.473 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst|Mux0~23'
            Info: Loc. = LCCOMB_X18_Y7_N4; Node "exp_r_alu:inst|Mux0~23"
            Info: Loc. = LCCOMB_X18_Y8_N6; Node "exp_r_alu:inst|Mux0~3"
            Info: Loc. = LCCOMB_X19_Y10_N22; Node "exp_r_alu:inst|Add3~14"
            Info: Loc. = LCCOMB_X18_Y7_N10; Node "exp_r_alu:inst|Mux0~22"
            Info: Loc. = LCCOMB_X20_Y7_N12; Node "exp_r_alu:inst|Mux0~20"
            Info: Loc. = LCCOMB_X19_Y7_N4; Node "exp_r_alu:inst|Mux0~4"
            Info: Loc. = LCCOMB_X18_Y7_N8; Node "exp_r_alu:inst|Mux0~21"
            Info: Loc. = LCCOMB_X19_Y7_N14; Node "exp_r_alu:inst|Mux0~5"
        Info: 24: + IC(1.124 ns) + CELL(0.206 ns) = 77.803 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~41'
        Info: 25: + IC(0.362 ns) + CELL(0.206 ns) = 78.371 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 5; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~43'
        Info: 26: + IC(1.442 ns) + CELL(0.370 ns) = 80.183 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 1; COMB Node = 'exp_ram3:inst1|lpm_ram_io:inst|datatri[7]~10'
        Info: 27: + IC(1.626 ns) + CELL(3.236 ns) = 85.045 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'd[7]'
        Info: Total cell delay = 72.276 ns ( 84.99 % )
        Info: Total interconnect delay = 12.769 ns ( 15.01 % )
Info: Longest tpd from source pin "alu_sel[5]" to destination pin "d[7]" is 89.798 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_80; Fanout = 51; PIN Node = 'alu_sel[5]'
    Info: 2: + IC(6.847 ns) + CELL(0.606 ns) = 8.398 ns; Loc. = LCCOMB_X18_Y5_N30; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~11'
    Info: 3: + IC(1.062 ns) + CELL(0.370 ns) = 9.830 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~12'
    Info: 4: + IC(0.365 ns) + CELL(0.623 ns) = 10.818 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~13'
    Info: 5: + IC(0.369 ns) + CELL(0.370 ns) = 11.557 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 1; COMB Node = 'exp_r_alu:inst|Mux7~19'
    Info: 6: + IC(0.371 ns) + CELL(0.366 ns) = 12.294 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst|Mux7~23'
    Info: 7: + IC(0.000 ns) + CELL(1.468 ns) = 13.762 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux7~24'
        Info: Loc. = LCCOMB_X18_Y10_N14; Node "exp_r_alu:inst|Mux7~7"
        Info: Loc. = LCCOMB_X19_Y9_N12; Node "exp_r_alu:inst|Mux7~6"
        Info: Loc. = LCCOMB_X19_Y10_N6; Node "exp_r_alu:inst|Mux7~24"
        Info: Loc. = LCCOMB_X19_Y9_N2; Node "exp_r_alu:inst|Mux1~57"
    Info: 8: + IC(0.392 ns) + CELL(0.621 ns) = 14.775 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~1'
    Info: 9: + IC(0.000 ns) + CELL(9.174 ns) = 23.949 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux6~24'
        Info: Loc. = LCCOMB_X19_Y10_N28; Node "exp_r_alu:inst|Mux6~24"
        Info: Loc. = LCCOMB_X17_Y7_N12; Node "exp_r_alu:inst|Mux6~21"
        Info: Loc. = LCCOMB_X17_Y7_N18; Node "exp_r_alu:inst|Mux6~6"
        Info: Loc. = LCCOMB_X19_Y10_N10; Node "exp_r_alu:inst|Add3~2"
        Info: Loc. = LCCOMB_X18_Y6_N24; Node "exp_r_alu:inst|Mux6~22"
        Info: Loc. = LCCOMB_X18_Y8_N26; Node "exp_r_alu:inst|Mux6~4"
        Info: Loc. = LCCOMB_X18_Y8_N8; Node "exp_r_alu:inst|Mux6~3"
    Info: 10: + IC(0.375 ns) + CELL(0.596 ns) = 24.920 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~3'
    Info: 11: + IC(0.000 ns) + CELL(10.105 ns) = 35.025 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux5~25'
        Info: Loc. = LCCOMB_X21_Y7_N14; Node "exp_r_alu:inst|Mux5~8"
        Info: Loc. = LCCOMB_X19_Y10_N12; Node "exp_r_alu:inst|Add3~4"
        Info: Loc. = LCCOMB_X19_Y10_N2; Node "exp_r_alu:inst|Mux5~25"
        Info: Loc. = LCCOMB_X21_Y7_N2; Node "exp_r_alu:inst|Mux5~23"
        Info: Loc. = LCCOMB_X21_Y7_N28; Node "exp_r_alu:inst|Mux5~26"
        Info: Loc. = LCCOMB_X19_Y9_N4; Node "exp_r_alu:inst|Mux5~7"
        Info: Loc. = LCCOMB_X18_Y8_N30; Node "exp_r_alu:inst|Mux5~6"
        Info: Loc. = LCCOMB_X20_Y10_N14; Node "exp_r_alu:inst|Mux5~24"
        Info: Loc. = LCCOMB_X18_Y8_N4; Node "exp_r_alu:inst|Mux5~5"
    Info: 12: + IC(0.370 ns) + CELL(0.596 ns) = 35.991 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~5'
    Info: 13: + IC(0.000 ns) + CELL(8.297 ns) = 44.288 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux4~24'
        Info: Loc. = LCCOMB_X19_Y10_N24; Node "exp_r_alu:inst|Mux4~24"
        Info: Loc. = LCCOMB_X19_Y6_N0; Node "exp_r_alu:inst|Mux4~22"
        Info: Loc. = LCCOMB_X20_Y7_N0; Node "exp_r_alu:inst|Mux4~21"
        Info: Loc. = LCCOMB_X19_Y8_N2; Node "exp_r_alu:inst|Mux4~4"
        Info: Loc. = LCCOMB_X19_Y10_N14; Node "exp_r_alu:inst|Add3~6"
        Info: Loc. = LCCOMB_X20_Y7_N2; Node "exp_r_alu:inst|Mux4~6"
        Info: Loc. = LCCOMB_X19_Y8_N24; Node "exp_r_alu:inst|Mux4~3"
    Info: 14: + IC(0.394 ns) + CELL(0.735 ns) = 45.417 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~7'
    Info: 15: + IC(0.000 ns) + CELL(9.017 ns) = 54.434 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux3~25'
        Info: Loc. = LCCOMB_X17_Y9_N24; Node "exp_r_alu:inst|Mux3~24"
        Info: Loc. = LCCOMB_X20_Y9_N28; Node "exp_r_alu:inst|Mux3~26"
        Info: Loc. = LCCOMB_X17_Y9_N0; Node "exp_r_alu:inst|Mux3~25"
        Info: Loc. = LCCOMB_X17_Y9_N30; Node "exp_r_alu:inst|Mux3~23"
        Info: Loc. = LCCOMB_X20_Y9_N20; Node "exp_r_alu:inst|Mux3~7"
        Info: Loc. = LCCOMB_X20_Y8_N0; Node "exp_r_alu:inst|Mux3~6"
        Info: Loc. = LCCOMB_X18_Y8_N2; Node "exp_r_alu:inst|Mux3~5"
        Info: Loc. = LCCOMB_X19_Y10_N16; Node "exp_r_alu:inst|Add3~8"
        Info: Loc. = LCCOMB_X20_Y9_N30; Node "exp_r_alu:inst|Mux3~8"
    Info: 16: + IC(1.026 ns) + CELL(0.596 ns) = 56.056 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~9'
    Info: 17: + IC(0.000 ns) + CELL(6.974 ns) = 63.030 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux2~24'
        Info: Loc. = LCCOMB_X20_Y7_N8; Node "exp_r_alu:inst|Mux2~6"
        Info: Loc. = LCCOMB_X19_Y8_N30; Node "exp_r_alu:inst|Mux2~4"
        Info: Loc. = LCCOMB_X19_Y8_N28; Node "exp_r_alu:inst|Mux2~3"
        Info: Loc. = LCCOMB_X19_Y10_N18; Node "exp_r_alu:inst|Add3~10"
        Info: Loc. = LCCOMB_X19_Y10_N30; Node "exp_r_alu:inst|Mux2~24"
        Info: Loc. = LCCOMB_X20_Y7_N6; Node "exp_r_alu:inst|Mux2~22"
        Info: Loc. = LCCOMB_X20_Y7_N20; Node "exp_r_alu:inst|Mux2~21"
    Info: 18: + IC(0.374 ns) + CELL(0.596 ns) = 64.000 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst|Add3~11'
    Info: 19: + IC(0.000 ns) + CELL(8.056 ns) = 72.056 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst|Mux1~51'
        Info: Loc. = LCCOMB_X19_Y8_N26; Node "exp_r_alu:inst|Mux1~25"
        Info: Loc. = LCCOMB_X19_Y8_N0; Node "exp_r_alu:inst|Mux1~24"
        Info: Loc. = LCCOMB_X19_Y10_N4; Node "exp_r_alu:inst|Mux1~51"
        Info: Loc. = LCCOMB_X18_Y7_N6; Node "exp_r_alu:inst|Mux1~63"
        Info: Loc. = LCCOMB_X17_Y7_N30; Node "exp_r_alu:inst|Mux1~62"
        Info: Loc. = LCCOMB_X17_Y7_N4; Node "exp_r_alu:inst|Mux1~28"
        Info: Loc. = LCCOMB_X19_Y10_N20; Node "exp_r_alu:inst|Add3~12"
    Info: 20: + IC(0.371 ns) + CELL(0.596 ns) = 73.023 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'exp_r_alu:inst|Add3~13'
    Info: 21: + IC(0.000 ns) + CELL(8.203 ns) = 81.226 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst|Mux0~23'
        Info: Loc. = LCCOMB_X18_Y7_N4; Node "exp_r_alu:inst|Mux0~23"
        Info: Loc. = LCCOMB_X18_Y8_N6; Node "exp_r_alu:inst|Mux0~3"
        Info: Loc. = LCCOMB_X19_Y10_N22; Node "exp_r_alu:inst|Add3~14"
        Info: Loc. = LCCOMB_X18_Y7_N10; Node "exp_r_alu:inst|Mux0~22"
        Info: Loc. = LCCOMB_X20_Y7_N12; Node "exp_r_alu:inst|Mux0~20"
        Info: Loc. = LCCOMB_X19_Y7_N4; Node "exp_r_alu:inst|Mux0~4"
        Info: Loc. = LCCOMB_X18_Y7_N8; Node "exp_r_alu:inst|Mux0~21"
        Info: Loc. = LCCOMB_X19_Y7_N14; Node "exp_r_alu:inst|Mux0~5"
    Info: 22: + IC(1.124 ns) + CELL(0.206 ns) = 82.556 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~41'
    Info: 23: + IC(0.362 ns) + CELL(0.206 ns) = 83.124 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 5; COMB Node = 'exp_r_alu:inst|bus_Reg[7]~43'
    Info: 24: + IC(1.442 ns) + CELL(0.370 ns) = 84.936 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 1; COMB Node = 'exp_ram3:inst1|lpm_ram_io:inst|datatri[7]~10'
    Info: 25: + IC(1.626 ns) + CELL(3.236 ns) = 89.798 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'd[7]'
    Info: Total cell delay = 72.928 ns ( 81.21 % )
    Info: Total interconnect delay = 16.870 ns ( 18.79 % )
Info: th for memory "exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2" (data pin = "d[2]", clock pin = "clk") is -3.874 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.784 ns) + CELL(0.834 ns) = 2.861 ns; Loc. = M4K_X23_Y11; Fanout = 1; MEM Node = 'exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 1.934 ns ( 67.60 % )
        Info: Total interconnect delay = 0.927 ns ( 32.40 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 7.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'd[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X21_Y14_N1; Fanout = 3; COMB Node = 'd~5'
        Info: 3: + IC(5.930 ns) + CELL(0.128 ns) = 7.002 ns; Loc. = M4K_X23_Y11; Fanout = 1; MEM Node = 'exp_ram3:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 1.072 ns ( 15.31 % )
        Info: Total interconnect delay = 5.930 ns ( 84.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Mar 11 22:13:13 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


