#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Aug  9 08:57:03 2017
# Process ID: 16052
# Current directory: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15320 D:\Projects\PSoC_3ph_f2f\vivado\3ph_f2f_dq_rev0\3ph_f2f_dq_prj\3ph_f2f_dq_prj.xpr
# Log file: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/vivado.log
# Journal file: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name pll_v1_0_v1_0_project -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.tmp/pll_v1_0_v1_0_project d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
close_project
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
source ../src/bd/pll.tcl
update_compile_order -fileset sources_1
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd]
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd]
launch_runs -jobs 8 {pll_abc2alphaBeta2dq_0_0_synth_1 pll_cordic_0_0_synth_1 pll_pll_int_0_0_synth_1 pll_xlslice_cos_0_synth_1 pll_xlslice_sin_0_synth_1}
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::package_project -root_dir D:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0 -vendor xilinx.com -library user -taxonomy /UserIP -module pll -import_files
ipx::unload_core d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/component.xml
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd}
update_ip_catalog -rebuild
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
make_wrapper -files [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -top
add_files -norecurse D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pll:1.0 pll_1
endgroup
set_property location {3 1128 147} [get_bd_cells pll_1]
connect_bd_net [get_bd_pins pll_1/a] [get_bd_pins phase_generator_0/a_V]
disconnect_bd_net /phase_generator_0_a_V [get_bd_pins pll_0/a]
connect_bd_net [get_bd_pins pll_1/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pll_1/b] [get_bd_pins phase_generator_0/b_V]
connect_bd_net [get_bd_pins pll_1/c] [get_bd_pins phase_generator_0/c_V]
connect_bd_net [get_bd_pins pll_1/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pll_1/start] [get_bd_pins fsm_controller_0/PLL_START]
connect_bd_net [get_bd_pins pll_1/theta_fb] [get_bd_pins theta_mux_0/theta]
delete_bd_objs [get_bd_nets pll_0_w_out]
connect_bd_net [get_bd_pins pll_1/w_out] [get_bd_pins scope_concat_0/din7]
disconnect_bd_net /pll_0_theta_out [get_bd_pins pll_0/theta_out]
connect_bd_net [get_bd_pins pll_1/theta_out] [get_bd_pins scope_concat_0/din8]
delete_bd_objs [get_bd_nets pll_0_q]
connect_bd_net [get_bd_pins pll_1/q] [get_bd_pins scope_concat_0/din6]
delete_bd_objs [get_bd_nets pll_0_done]
connect_bd_net [get_bd_pins fsm_controller_0/PLL_DONE] [get_bd_pins pll_1/done]
delete_bd_objs [get_bd_nets pll_0_d]
connect_bd_net [get_bd_pins pll_1/d] [get_bd_pins scope_concat_0/din5]
delete_bd_objs [get_bd_nets pll_0_beta]
connect_bd_net [get_bd_pins pll_1/beta] [get_bd_pins scope_concat_0/din4]
delete_bd_objs [get_bd_nets pll_0_alpha]
connect_bd_net [get_bd_pins pll_1/alpha] [get_bd_pins scope_concat_0/din3]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells pll_0]
set_property name pll_0 [get_bd_cells pll_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pll_0/pll_AXILiteS]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
report_ip_status -name ip_status 
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_bd_scope_3phdq_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_pll_1_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_fsm_controller_0_0_synth_1 top_bd_phase_generator_0_0_synth_1 top_bd_processing_system7_0_0_synth_1 top_bd_rst_ps7_0_100M_0_synth_1 top_bd_scope_3phdq_0_0_synth_1 top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1 top_bd_xlconstant_0_0_synth_1 top_bd_xlslice_0_0_synth_1 top_bd_xbar_0_synth_1 top_bd_pll_1_0_synth_1 top_bd_auto_pc_0_synth_1}
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
file mkdir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name scope_3phdq_v1_0_v1_0_project -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.tmp/scope_3phdq_v1_0_v1_0_project d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_scope3phdq_1_0/component.xml
update_compile_order -fileset sources_1
ipx::remove_file_group xilinx_softwaredriver [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_aclk -of_objects [ipx::current_core]]
set_property value axi_aclk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_aclk -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/PSoC_3ph_f2f/vivado/ip_repo
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv PSC:lib3ph:scope_3phdq:1.0 [get_ips  top_bd_scope_3phdq_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_bd_scope_3phdq_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
report_ip_status -name ip_status 
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_bd_scope_3phdq_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_pll_1_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_scope_3phdq_0_0_synth_1 top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1}
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd}
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
source ../src/bd/scope_3phdq.tcl
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs top_bd]
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_nets scope_3phdq_0_ACQ_DONE] [get_bd_nets scope_concat_0_dout] [get_bd_cells scope_3phdq_0]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {axi_bram_ctrl_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {3 1033 -275} [get_bd_cells axi_bram_ctrl_0]
current_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {xlslice_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {3.5 1411 -286} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins axi_bram_ctrl_0/bram_addr_a]
current_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {blk_mem_gen_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {4.5 1650 -288} [get_bd_cells blk_mem_gen_0]
set_property location {4 1442 -275} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins blk_mem_gen_0/clkb]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_0/addrb]
startgroup
endgroup
current_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {scope_3ph_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {4 1438 -405} [get_bd_cells scope_3ph_0]
connect_bd_net [get_bd_pins scope_3ph_0/ADDR] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins scope_3ph_0/ACQ_DONE] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_en_a] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins scope_3ph_0/WE]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins scope_concat_0/dout]
connect_bd_net [get_bd_pins scope_3ph_0/TRIGGER_SIG] [get_bd_pins xlslice_0/Dout]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins scope_3ph_0/S00_AXI]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_pll_1_0] }
catch { config_ip_cache -export [get_ips -all top_bd_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_1] }
catch { config_ip_cache -export [get_ips -all top_bd_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_scope_3ph_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1 top_bd_xbar_0_synth_1 top_bd_axi_bram_ctrl_0_0_synth_1 top_bd_xlslice_0_1_synth_1 top_bd_blk_mem_gen_0_0_synth_1 top_bd_scope_3ph_0_0_synth_1}
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd}
current_bd_design [get_bd_designs scope_3phdq]
close_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design pll
set tmpCopyObjs [concat  [get_bd_cells {xlslice_cos cordic_0 xlslice_sin abc2alphaBeta2dq_0 pll_int_0}]]
current_bd_design top_bd
copy_bd_objs -from_design pll / $tmpCopyObjs
startgroup
set_property location {5 1721 -445} [get_bd_cells xlslice_cos]
set_property location {5 1741 -355} [get_bd_cells xlslice_sin]
set_property location {1 191 -505} [get_bd_cells pll_int_0]
set_property location {5 1761 -605} [get_bd_cells abc2alphaBeta2dq_0]
set_property location {4 1501 -585} [get_bd_cells cordic_0]
endgroup
set_property location {2 643 -273} [get_bd_cells pll_int_0]
set_property location {4 1510 -232} [get_bd_cells abc2alphaBeta2dq_0]
set_property location {3 1081 -258} [get_bd_cells xlslice_cos]
set_property location {3 1112 -187} [get_bd_cells xlslice_sin]
connect_bd_net [get_bd_pins xlslice_cos/Din] [get_bd_pins pll_int_0/theta_V]
connect_bd_net [get_bd_pins xlslice_sin/Din] [get_bd_pins pll_int_0/theta_V]
connect_bd_net [get_bd_pins xlslice_cos/Dout] [get_bd_pins abc2alphaBeta2dq_0/cosTh_V]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/sinTh_V] [get_bd_pins xlslice_sin/Dout]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/a_V] [get_bd_pins phase_generator_0/a_V]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/b_V] [get_bd_pins phase_generator_0/b_V]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/c_V] [get_bd_pins phase_generator_0/c_V]
delete_bd_objs [get_bd_nets pll_1_alpha]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/alpha_V] [get_bd_pins scope_concat_0/din3]
delete_bd_objs [get_bd_nets pll_1_beta]
connect_bd_net [get_bd_pins scope_concat_0/din4] [get_bd_pins abc2alphaBeta2dq_0/beta_V]
delete_bd_objs [get_bd_nets pll_1_d]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/d_V] [get_bd_pins scope_concat_0/din5]
delete_bd_objs [get_bd_nets pll_1_q]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/q_V] [get_bd_pins scope_concat_0/din6]
current_bd_design [get_bd_designs pll]
current_bd_design [get_bd_designs top_bd]
set_property location {5 1967 -433} [get_bd_cells pll_int_0]
current_bd_design [get_bd_designs pll]
current_bd_design [get_bd_designs top_bd]
set_property location {2 622 -235} [get_bd_cells cordic_0]
connect_bd_net [get_bd_pins cordic_0/s_axis_phase_tdata] [get_bd_pins theta_mux_0/theta]
connect_bd_net [get_bd_pins cordic_0/s_axis_phase_tvalid] [get_bd_pins fsm_controller_0/PLL_START]
connect_bd_net [get_bd_pins pll_int_0/input_V] [get_bd_pins abc2alphaBeta2dq_0/q_V]
current_bd_design [get_bd_designs pll]
current_bd_design [get_bd_designs top_bd]
disconnect_bd_net /pll_int_0_theta_V [get_bd_pins pll_int_0/theta_V]
connect_bd_net [get_bd_pins cordic_0/m_axis_dout_tdata] [get_bd_pins xlslice_cos/Din]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/ap_start] [get_bd_pins cordic_0/m_axis_dout_tvalid]
connect_bd_net [get_bd_pins pll_int_0/ap_start] [get_bd_pins abc2alphaBeta2dq_0/ap_done]
delete_bd_objs [get_bd_nets pll_1_done]
connect_bd_net [get_bd_pins fsm_controller_0/PLL_DONE] [get_bd_pins pll_int_0/ap_done]
delete_bd_objs [get_bd_nets pll_1_w_out]
connect_bd_net [get_bd_pins scope_concat_0/din7] [get_bd_pins pll_int_0/w_V]
disconnect_bd_net /pll_0_theta_out [get_bd_pins pll_0/theta_out]
connect_bd_net [get_bd_pins scope_concat_0/din8] [get_bd_pins pll_int_0/theta_V]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells pll_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins abc2alphaBeta2dq_0/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pll_int_0/s_axi_AXILiteS]
endgroup
connect_bd_net [get_bd_pins cordic_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
disconnect_bd_net /xlconstant_0_dout [get_bd_pins scope_concat_0/din9]
connect_bd_net [get_bd_pins scope_concat_0/din9] [get_bd_pins phase_generator_0/theta_V]
validate_bd_design
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_1] }
catch { config_ip_cache -export [get_ips -all top_bd_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_scope_3ph_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_abc2alphaBeta2dq_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_cordic_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_pll_int_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_cos_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_sin_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1 top_bd_xbar_0_synth_1}
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
startgroup
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {false}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {13} CONFIG.DIN_FROM {13} CONFIG.DOUT_WIDTH {12}] [get_bd_cells xlslice_1]
endgroup
startgroup
endgroup
save_bd_design
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_1] }
catch { config_ip_cache -export [get_ips -all top_bd_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_xlslice_0_1_synth_1 top_bd_blk_mem_gen_0_0_synth_1}
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
