<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1189' type='llvm::Printable llvm::printVRegOrUnit(unsigned int VRegOrUnit, const llvm::TargetRegisterInfo * TRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1187'>/// Create Printable object to print virtual registers and physical
/// registers on a \ref raw_ostream.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1123' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='100' u='c' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='108' u='c' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='144' ll='152' type='llvm::Printable llvm::printVRegOrUnit(unsigned int Unit, const llvm::TargetRegisterInfo * TRI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='501' u='c' c='_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='604' u='c' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='608' u='c' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1635' u='c' c='_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv'/>
