# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PynqDemoDesign.srcs/sources_1/new/ClkDivider.vhd" \
"../../../../PynqDemoDesign.srcs/sim_1/new/ClkDivTB.vhd" \

# Do not sort compile order
nosort
