{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 12:22:03 2014 " "Info: Processing started: Thu Dec 11 12:22:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behaviour " "Info: Found design unit 1: vga-behaviour" {  } { { "../VHDL/vga.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioural " "Info: Found design unit 1: counter-behavioural" {  } { { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vsync-behaviour " "Info: Found design unit 1: vsync-behaviour" {  } { { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Info: Found entity 1: vsync" {  } { { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vidcounter-behavioural " "Info: Found design unit 1: vidcounter-behavioural" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vidcounter " "Info: Found entity 1: vidcounter" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb-behaviour " "Info: Found design unit 1: rgb-behaviour" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rgb " "Info: Found entity 1: rgb" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hsync-behaviour " "Info: Found design unit 1: hsync-behaviour" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hsync " "Info: Found entity 1: hsync" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deler-behaviour " "Info: Found design unit 1: deler-behaviour" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deler " "Info: Found entity 1: deler" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Info: Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Info: Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Info: Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Info: Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst2 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 328 504 744 456 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deler vga:inst2\|deler:cmp1 " "Info: Elaborating entity \"deler\" for hierarchy \"vga:inst2\|deler:cmp1\"" {  } { { "../VHDL/vga.vhd" "cmp1" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga:inst2\|counter:cmp2 " "Info: Elaborating entity \"counter\" for hierarchy \"vga:inst2\|counter:cmp2\"" {  } { { "../VHDL/vga.vhd" "cmp2" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga:inst2\|hsync:cmp3 " "Info: Elaborating entity \"hsync\" for hierarchy \"vga:inst2\|hsync:cmp3\"" {  } { { "../VHDL/vga.vhd" "cmp3" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidcounter vga:inst2\|vidcounter:cmp4 " "Info: Elaborating entity \"vidcounter\" for hierarchy \"vga:inst2\|vidcounter:cmp4\"" {  } { { "../VHDL/vga.vhd" "cmp4" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga:inst2\|vsync:cmp5 " "Info: Elaborating entity \"vsync\" for hierarchy \"vga:inst2\|vsync:cmp5\"" {  } { { "../VHDL/vga.vhd" "cmp5" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb vga:inst2\|rgb:cmp6 " "Info: Elaborating entity \"rgb\" for hierarchy \"vga:inst2\|rgb:cmp6\"" {  } { { "../VHDL/vga.vhd" "cmp6" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -48 528 688 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Info: Implemented 77 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 12:22:17 2014 " "Info: Processing ended: Thu Dec 11 12:22:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 12:22:18 2014 " "Info: Processing started: Thu Dec 11 12:22:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"top_de1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 165 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 166 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 167 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\] " "Info: Destination node gen6mhz:inst1\|count\[2\]" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { clock_50mhz } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:inst2\|deler:cmp1\|deler_out  " "Info: Automatically promoted node vga:inst2\|deler:cmp1\|deler_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:inst2\|hsync:cmp3\|nline_out " "Info: Destination node vga:inst2\|hsync:cmp3\|nline_out" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:inst2\|hsync:cmp3\|nline_out  " "Info: Automatically promoted node vga:inst2\|hsync:cmp3\|nline_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:inst2\|hsync:cmp3\|nline_out~2 " "Info: Destination node vga:inst2\|hsync:cmp3\|nline_out~2" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|hsync:cmp3|nline_out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 152 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen6mhz:inst1\|count\[2\]  " "Info: Automatically promoted node gen6mhz:inst1\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:inst2\|deler:cmp1\|deler_out " "Info: Destination node vga:inst2\|deler:cmp1\|deler_out" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\]~0 " "Info: Destination node gen6mhz:inst1\|count\[2\]~0" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 151 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mzwalua/Documents/vga2/quartus_DE1/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.717 ns register register " "Info: Estimated most critical path is register to register delay of 3.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst2\|vidcounter:cmp4\|count\[9\] 1 REG LAB_X44_Y21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y21; Fanout = 9; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[9\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.545 ns) 1.313 ns vga:inst2\|vsync:cmp5\|vsync_out~1 2 COMB LAB_X44_Y22 1 " "Info: 2: + IC(0.768 ns) + CELL(0.545 ns) = 1.313 ns; Loc. = LAB_X44_Y22; Fanout = 1; COMB Node = 'vga:inst2\|vsync:cmp5\|vsync_out~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.313 ns" { vga:inst2|vidcounter:cmp4|count[9] vga:inst2|vsync:cmp5|vsync_out~1 } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 1.989 ns vga:inst2\|vsync:cmp5\|vsync_out~2 3 COMB LAB_X44_Y22 3 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 1.989 ns; Loc. = LAB_X44_Y22; Fanout = 3; COMB Node = 'vga:inst2\|vsync:cmp5\|vsync_out~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.676 ns" { vga:inst2|vsync:cmp5|vsync_out~1 vga:inst2|vsync:cmp5|vsync_out~2 } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.665 ns vga:inst2\|vsync:cmp5\|vsync_out~3 4 COMB LAB_X44_Y22 2 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.665 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'vga:inst2\|vsync:cmp5\|vsync_out~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.676 ns" { vga:inst2|vsync:cmp5|vsync_out~2 vga:inst2|vsync:cmp5|vsync_out~3 } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.758 ns) 3.717 ns vga:inst2\|vsync:cmp5\|vsync_out 5 REG LAB_X44_Y22 1 " "Info: 5: + IC(0.294 ns) + CELL(0.758 ns) = 3.717 ns; Loc. = LAB_X44_Y22; Fanout = 1; REG Node = 'vga:inst2\|vsync:cmp5\|vsync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.052 ns" { vga:inst2|vsync:cmp5|vsync_out~3 vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 44.63 % ) " "Info: Total cell delay = 1.659 ns ( 44.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.058 ns ( 55.37 % ) " "Info: Total interconnect delay = 2.058 ns ( 55.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.717 ns" { vga:inst2|vidcounter:cmp4|count[9] vga:inst2|vsync:cmp5|vsync_out~1 vga:inst2|vsync:cmp5|vsync_out~2 vga:inst2|vsync:cmp5|vsync_out~3 vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga\[2\] 0 " "Info: Pin \"vga\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga\[1\] 0 " "Info: Pin \"vga\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga\[0\] 0 " "Info: Pin \"vga\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 12:22:23 2014 " "Info: Processing ended: Thu Dec 11 12:22:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 12:22:25 2014 " "Info: Processing started: Thu Dec 11 12:22:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 12:22:32 2014 " "Info: Processing ended: Thu Dec 11 12:22:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 12:22:33 2014 " "Info: Processing started: Thu Dec 11 12:22:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:inst2\|hsync:cmp3\|nline_out " "Info: Detected ripple clock \"vga:inst2\|hsync:cmp3\|nline_out\" as buffer" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga:inst2\|hsync:cmp3\|nline_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga:inst2\|deler:cmp1\|deler_out " "Info: Detected ripple clock \"vga:inst2\|deler:cmp1\|deler_out\" as buffer" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga:inst2\|deler:cmp1\|deler_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register vga:inst2\|vidcounter:cmp4\|count\[7\] register vga:inst2\|vsync:cmp5\|vsync_out 170.07 MHz 5.88 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 170.07 MHz between source register \"vga:inst2\|vidcounter:cmp4\|count\[7\]\" and destination register \"vga:inst2\|vsync:cmp5\|vsync_out\" (period= 5.88 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.241 ns + Longest register register " "Info: + Longest register to register delay is 4.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst2\|vidcounter:cmp4\|count\[7\] 1 REG LCFF_X44_Y21_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y21_N21; Fanout = 4; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[7\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|vidcounter:cmp4|count[7] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.455 ns) 0.859 ns vga:inst2\|rgb:cmp6\|Equal0~0 2 COMB LCCOMB_X44_Y21_N2 6 " "Info: 2: + IC(0.404 ns) + CELL(0.455 ns) = 0.859 ns; Loc. = LCCOMB_X44_Y21_N2; Fanout = 6; COMB Node = 'vga:inst2\|rgb:cmp6\|Equal0~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.859 ns" { vga:inst2|vidcounter:cmp4|count[7] vga:inst2|rgb:cmp6|Equal0~0 } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.322 ns) 2.340 ns vga:inst2\|vsync:cmp5\|Equal0~1 3 COMB LCCOMB_X44_Y22_N20 2 " "Info: 3: + IC(1.159 ns) + CELL(0.322 ns) = 2.340 ns; Loc. = LCCOMB_X44_Y22_N20; Fanout = 2; COMB Node = 'vga:inst2\|vsync:cmp5\|Equal0~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.481 ns" { vga:inst2|rgb:cmp6|Equal0~0 vga:inst2|vsync:cmp5|Equal0~1 } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.545 ns) 3.215 ns vga:inst2\|vsync:cmp5\|vsync_out~3 4 COMB LCCOMB_X44_Y22_N30 2 " "Info: 4: + IC(0.330 ns) + CELL(0.545 ns) = 3.215 ns; Loc. = LCCOMB_X44_Y22_N30; Fanout = 2; COMB Node = 'vga:inst2\|vsync:cmp5\|vsync_out~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.875 ns" { vga:inst2|vsync:cmp5|Equal0~1 vga:inst2|vsync:cmp5|vsync_out~3 } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.758 ns) 4.241 ns vga:inst2\|vsync:cmp5\|vsync_out 5 REG LCFF_X44_Y22_N25 1 " "Info: 5: + IC(0.268 ns) + CELL(0.758 ns) = 4.241 ns; Loc. = LCFF_X44_Y22_N25; Fanout = 1; REG Node = 'vga:inst2\|vsync:cmp5\|vsync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.026 ns" { vga:inst2|vsync:cmp5|vsync_out~3 vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.080 ns ( 49.05 % ) " "Info: Total cell delay = 2.080 ns ( 49.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 50.95 % ) " "Info: Total interconnect delay = 2.161 ns ( 50.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.241 ns" { vga:inst2|vidcounter:cmp4|count[7] vga:inst2|rgb:cmp6|Equal0~0 vga:inst2|vsync:cmp5|Equal0~1 vga:inst2|vsync:cmp5|vsync_out~3 vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.241 ns" { vga:inst2|vidcounter:cmp4|count[7] {} vga:inst2|rgb:cmp6|Equal0~0 {} vga:inst2|vsync:cmp5|Equal0~1 {} vga:inst2|vsync:cmp5|vsync_out~3 {} vga:inst2|vsync:cmp5|vsync_out {} } { 0.000ns 0.404ns 1.159ns 0.330ns 0.268ns } { 0.000ns 0.455ns 0.322ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.400 ns - Smallest " "Info: - Smallest clock skew is -1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 10.399 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 10.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.879 ns) 3.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X21_Y10_N3 3 " "Info: 2: + IC(1.212 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y10_N3; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.091 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.879 ns) 5.501 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.505 ns) + CELL(0.879 ns) = 5.501 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.305 ns) + CELL(0.000 ns) 8.806 ns vga:inst2\|deler:cmp1\|deler_out~clkctrl 4 COMB CLKCTRL_G15 13 " "Info: 4: + IC(3.305 ns) + CELL(0.000 ns) = 8.806 ns; Loc. = CLKCTRL_G15; Fanout = 13; COMB Node = 'vga:inst2\|deler:cmp1\|deler_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.305 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 10.399 ns vga:inst2\|vsync:cmp5\|vsync_out 5 REG LCFF_X44_Y22_N25 1 " "Info: 5: + IC(0.991 ns) + CELL(0.602 ns) = 10.399 ns; Loc. = LCFF_X44_Y22_N25; Fanout = 1; REG Node = 'vga:inst2\|vsync:cmp5\|vsync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.593 ns" { vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 32.56 % ) " "Info: Total cell delay = 3.386 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.013 ns ( 67.44 % ) " "Info: Total interconnect delay = 7.013 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.399 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.399 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|vsync:cmp5|vsync_out {} } { 0.000ns 0.000ns 1.212ns 1.505ns 3.305ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 11.799 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 11.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.879 ns) 3.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X21_Y10_N3 3 " "Info: 2: + IC(1.212 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y10_N3; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.091 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.879 ns) 5.501 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.505 ns) + CELL(0.879 ns) = 5.501 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.879 ns) 8.065 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X44_Y19_N21 2 " "Info: 4: + IC(1.685 ns) + CELL(0.879 ns) = 8.065 ns; Loc. = LCFF_X44_Y19_N21; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.564 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 10.218 ns vga:inst2\|hsync:cmp3\|nline_out~clkctrl 5 COMB CLKCTRL_G9 10 " "Info: 5: + IC(2.153 ns) + CELL(0.000 ns) = 10.218 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.153 ns" { vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 11.799 ns vga:inst2\|vidcounter:cmp4\|count\[7\] 6 REG LCFF_X44_Y21_N21 4 " "Info: 6: + IC(0.979 ns) + CELL(0.602 ns) = 11.799 ns; Loc. = LCFF_X44_Y21_N21; Fanout = 4; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[7\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.581 ns" { vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[7] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.265 ns ( 36.15 % ) " "Info: Total cell delay = 4.265 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.534 ns ( 63.85 % ) " "Info: Total interconnect delay = 7.534 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.799 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.799 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[7] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns 2.153ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.399 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.399 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|vsync:cmp5|vsync_out {} } { 0.000ns 0.000ns 1.212ns 1.505ns 3.305ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.799 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.799 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[7] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns 2.153ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.241 ns" { vga:inst2|vidcounter:cmp4|count[7] vga:inst2|rgb:cmp6|Equal0~0 vga:inst2|vsync:cmp5|Equal0~1 vga:inst2|vsync:cmp5|vsync_out~3 vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.241 ns" { vga:inst2|vidcounter:cmp4|count[7] {} vga:inst2|rgb:cmp6|Equal0~0 {} vga:inst2|vsync:cmp5|Equal0~1 {} vga:inst2|vsync:cmp5|vsync_out~3 {} vga:inst2|vsync:cmp5|vsync_out {} } { 0.000ns 0.404ns 1.159ns 0.330ns 0.268ns } { 0.000ns 0.455ns 0.322ns 0.545ns 0.758ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.399 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|vsync:cmp5|vsync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.399 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|vsync:cmp5|vsync_out {} } { 0.000ns 0.000ns 1.212ns 1.505ns 3.305ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.799 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.799 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[7] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns 2.153ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga:inst2\|hsync:cmp3\|nline_out reset clock_50mhz 1.182 ns register " "Info: tsu for register \"vga:inst2\|hsync:cmp3\|nline_out\" (data pin = \"reset\", clock pin = \"clock_50mhz\") is 1.182 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.008 ns + Longest pin register " "Info: + Longest pin to register delay is 9.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 6; PIN Node = 'reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 368 144 312 384 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.667 ns) + CELL(0.545 ns) 8.076 ns vga:inst2\|hsync:cmp3\|nline_out~3 2 COMB LCCOMB_X44_Y19_N2 2 " "Info: 2: + IC(6.667 ns) + CELL(0.545 ns) = 8.076 ns; Loc. = LCCOMB_X44_Y19_N2; Fanout = 2; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.212 ns" { reset vga:inst2|hsync:cmp3|nline_out~3 } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.521 ns) 8.912 ns vga:inst2\|hsync:cmp3\|nline_out~2 3 COMB LCCOMB_X44_Y19_N20 1 " "Info: 3: + IC(0.315 ns) + CELL(0.521 ns) = 8.912 ns; Loc. = LCCOMB_X44_Y19_N20; Fanout = 1; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.836 ns" { vga:inst2|hsync:cmp3|nline_out~3 vga:inst2|hsync:cmp3|nline_out~2 } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.008 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X44_Y19_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.008 ns; Loc. = LCFF_X44_Y19_N21; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { vga:inst2|hsync:cmp3|nline_out~2 vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 22.49 % ) " "Info: Total cell delay = 2.026 ns ( 22.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.982 ns ( 77.51 % ) " "Info: Total interconnect delay = 6.982 ns ( 77.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.008 ns" { reset vga:inst2|hsync:cmp3|nline_out~3 vga:inst2|hsync:cmp3|nline_out~2 vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.008 ns" { reset {} reset~combout {} vga:inst2|hsync:cmp3|nline_out~3 {} vga:inst2|hsync:cmp3|nline_out~2 {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 6.667ns 0.315ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.788 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 7.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.879 ns) 3.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X21_Y10_N3 3 " "Info: 2: + IC(1.212 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y10_N3; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.091 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.879 ns) 5.501 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.505 ns) + CELL(0.879 ns) = 5.501 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.602 ns) 7.788 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X44_Y19_N21 2 " "Info: 4: + IC(1.685 ns) + CELL(0.602 ns) = 7.788 ns; Loc. = LCFF_X44_Y19_N21; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.287 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 43.48 % ) " "Info: Total cell delay = 3.386 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.402 ns ( 56.52 % ) " "Info: Total interconnect delay = 4.402 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.788 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.788 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.008 ns" { reset vga:inst2|hsync:cmp3|nline_out~3 vga:inst2|hsync:cmp3|nline_out~2 vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.008 ns" { reset {} reset~combout {} vga:inst2|hsync:cmp3|nline_out~3 {} vga:inst2|hsync:cmp3|nline_out~2 {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 6.667ns 0.315ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.521ns 0.096ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.788 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.788 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga\[2\] vga:inst2\|rgb:cmp6\|rgb_out\[2\] 16.787 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga\[2\]\" through register \"vga:inst2\|rgb:cmp6\|rgb_out\[2\]\" is 16.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 10.375 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 10.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.879 ns) 3.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X21_Y10_N3 3 " "Info: 2: + IC(1.212 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y10_N3; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.091 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.879 ns) 5.501 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.505 ns) + CELL(0.879 ns) = 5.501 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.305 ns) + CELL(0.000 ns) 8.806 ns vga:inst2\|deler:cmp1\|deler_out~clkctrl 4 COMB CLKCTRL_G15 13 " "Info: 4: + IC(3.305 ns) + CELL(0.000 ns) = 8.806 ns; Loc. = CLKCTRL_G15; Fanout = 13; COMB Node = 'vga:inst2\|deler:cmp1\|deler_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.305 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.602 ns) 10.375 ns vga:inst2\|rgb:cmp6\|rgb_out\[2\] 5 REG LCFF_X43_Y19_N1 2 " "Info: 5: + IC(0.967 ns) + CELL(0.602 ns) = 10.375 ns; Loc. = LCFF_X43_Y19_N1; Fanout = 2; REG Node = 'vga:inst2\|rgb:cmp6\|rgb_out\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.569 ns" { vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 32.64 % ) " "Info: Total cell delay = 3.386 ns ( 32.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.989 ns ( 67.36 % ) " "Info: Total interconnect delay = 6.989 ns ( 67.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.375 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.375 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 3.305ns 0.967ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.135 ns + Longest register pin " "Info: + Longest register to pin delay is 6.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst2\|rgb:cmp6\|rgb_out\[2\] 1 REG LCFF_X43_Y19_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N1; Fanout = 2; REG Node = 'vga:inst2\|rgb:cmp6\|rgb_out\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(2.976 ns) 6.135 ns vga\[2\] 2 PIN PIN_B7 0 " "Info: 2: + IC(3.159 ns) + CELL(2.976 ns) = 6.135 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'vga\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.135 ns" { vga:inst2|rgb:cmp6|rgb_out[2] vga[2] } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 440 968 1144 456 "vga" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 48.51 % ) " "Info: Total cell delay = 2.976 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.159 ns ( 51.49 % ) " "Info: Total interconnect delay = 3.159 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.135 ns" { vga:inst2|rgb:cmp6|rgb_out[2] vga[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.135 ns" { vga:inst2|rgb:cmp6|rgb_out[2] {} vga[2] {} } { 0.000ns 3.159ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.375 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.375 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 3.305ns 0.967ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.135 ns" { vga:inst2|rgb:cmp6|rgb_out[2] vga[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.135 ns" { vga:inst2|rgb:cmp6|rgb_out[2] {} vga[2] {} } { 0.000ns 3.159ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga:inst2\|vidcounter:cmp4\|count\[4\] reset clock_50mhz 2.863 ns register " "Info: th for register \"vga:inst2\|vidcounter:cmp4\|count\[4\]\" (data pin = \"reset\", clock pin = \"clock_50mhz\") is 2.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 11.799 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 11.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.879 ns) 3.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X21_Y10_N3 3 " "Info: 2: + IC(1.212 ns) + CELL(0.879 ns) = 3.117 ns; Loc. = LCFF_X21_Y10_N3; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.091 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.879 ns) 5.501 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.505 ns) + CELL(0.879 ns) = 5.501 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.879 ns) 8.065 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X44_Y19_N21 2 " "Info: 4: + IC(1.685 ns) + CELL(0.879 ns) = 8.065 ns; Loc. = LCFF_X44_Y19_N21; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.564 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 10.218 ns vga:inst2\|hsync:cmp3\|nline_out~clkctrl 5 COMB CLKCTRL_G9 10 " "Info: 5: + IC(2.153 ns) + CELL(0.000 ns) = 10.218 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.153 ns" { vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 11.799 ns vga:inst2\|vidcounter:cmp4\|count\[4\] 6 REG LCFF_X44_Y21_N15 9 " "Info: 6: + IC(0.979 ns) + CELL(0.602 ns) = 11.799 ns; Loc. = LCFF_X44_Y21_N15; Fanout = 9; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[4\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.581 ns" { vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[4] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.265 ns ( 36.15 % ) " "Info: Total cell delay = 4.265 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.534 ns ( 63.85 % ) " "Info: Total interconnect delay = 7.534 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.799 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.799 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[4] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns 2.153ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.222 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 6; PIN Node = 'reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 368 144 312 384 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.415 ns) + CELL(0.544 ns) 7.823 ns vga:inst2\|vidcounter:cmp4\|count\[0\]~22 2 COMB LCCOMB_X44_Y22_N28 10 " "Info: 2: + IC(6.415 ns) + CELL(0.544 ns) = 7.823 ns; Loc. = LCCOMB_X44_Y22_N28; Fanout = 10; COMB Node = 'vga:inst2\|vidcounter:cmp4\|count\[0\]~22'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.959 ns" { reset vga:inst2|vidcounter:cmp4|count[0]~22 } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.580 ns) 9.222 ns vga:inst2\|vidcounter:cmp4\|count\[4\] 3 REG LCFF_X44_Y21_N15 9 " "Info: 3: + IC(0.819 ns) + CELL(0.580 ns) = 9.222 ns; Loc. = LCFF_X44_Y21_N15; Fanout = 9; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[4\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.399 ns" { vga:inst2|vidcounter:cmp4|count[0]~22 vga:inst2|vidcounter:cmp4|count[4] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 21.56 % ) " "Info: Total cell delay = 1.988 ns ( 21.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.234 ns ( 78.44 % ) " "Info: Total interconnect delay = 7.234 ns ( 78.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.222 ns" { reset vga:inst2|vidcounter:cmp4|count[0]~22 vga:inst2|vidcounter:cmp4|count[4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.222 ns" { reset {} reset~combout {} vga:inst2|vidcounter:cmp4|count[0]~22 {} vga:inst2|vidcounter:cmp4|count[4] {} } { 0.000ns 0.000ns 6.415ns 0.819ns } { 0.000ns 0.864ns 0.544ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.799 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.799 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[4] {} } { 0.000ns 0.000ns 1.212ns 1.505ns 1.685ns 2.153ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.222 ns" { reset vga:inst2|vidcounter:cmp4|count[0]~22 vga:inst2|vidcounter:cmp4|count[4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.222 ns" { reset {} reset~combout {} vga:inst2|vidcounter:cmp4|count[0]~22 {} vga:inst2|vidcounter:cmp4|count[4] {} } { 0.000ns 0.000ns 6.415ns 0.819ns } { 0.000ns 0.864ns 0.544ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 12:22:34 2014 " "Info: Processing ended: Thu Dec 11 12:22:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
