
*** Running vivado
    with args -log design_1_myip_v1_0_HLS_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_v1_0_HLS_0_1.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_myip_v1_0_HLS_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.027 ; gain = 182.164
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Semester1/CEG5203/workspace/ceg5203assignment2/vitis2023'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_myip_v1_0_HLS_0_1
Command: synth_design -top design_1_myip_v1_0_HLS_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1861.074 ; gain = 379.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_v1_0_HLS_0_1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_myip_v1_0_HLS_0_1/synth/design_1_myip_v1_0_HLS_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_A_RAM_AUTO_1R1W' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_A_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_A_RAM_AUTO_1R1W' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_A_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_RES_0_RAM_AUTO_1R1W' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_RES_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_RES_0_RAM_AUTO_1R1W' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_RES_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_flow_control_loop_pipe_sequential_init' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_flow_control_loop_pipe_sequential_init' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_mul_32s_32s_32_1_1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_mul_32s_32s_32_1_1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_84_8' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_84_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_84_8' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_84_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_regslice_both' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_regslice_both' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_regslice_both__parameterized0' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_regslice_both__parameterized0' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_HLS_regslice_both__parameterized1' [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS_regslice_both__parameterized1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_HLS' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_v1_0_HLS_0_1' (0#1) [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_myip_v1_0_HLS_0_1/synth/design_1_myip_v1_0_HLS_0_1.v:53]
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST[0] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST[0] in module myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myip_v1_0_HLS_RES_0_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myip_v1_0_HLS_A_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1984.973 ; gain = 503.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.973 ; gain = 503.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.973 ; gain = 503.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1984.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_myip_v1_0_HLS_0_1/constraints/myip_v1_0_HLS_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ip/design_1_myip_v1_0_HLS_0_1/constraints/myip_v1_0_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_myip_v1_0_HLS_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_myip_v1_0_HLS_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2085.977 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2085.977 ; gain = 604.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2085.977 ; gain = 604.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_myip_v1_0_HLS_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2085.977 ; gain = 604.520
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln74_reg_892_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5.v:424]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln74_reg_892_reg' and it is trimmed from '7' to '6' bits. [d:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.gen/sources_1/bd/design_1/ipshared/68a2/hdl/verilog/myip_v1_0_HLS_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5.v:423]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "myip_v1_0_HLS_A_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "myip_v1_0_HLS_RES_0_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=28) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2085.977 ; gain = 604.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 28    
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 50    
+---Multipliers : 
	              32x32  Multipliers := 8     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 8     
	               1K Bit	(64 X 28 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/A_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_fu_82_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: register A_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_fu_82_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg.
INFO: [Synth 8-6904] The RAM "inst/A_1_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_1_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_1_fu_86_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: register A_1_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_1_fu_86_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg.
INFO: [Synth 8-6904] The RAM "inst/A_3_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_3_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_3_fu_94_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: register A_3_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_3_fu_94_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_3_reg_958_reg.
INFO: [Synth 8-6904] The RAM "inst/A_2_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_2_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_2_fu_90_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: register A_2_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_2_fu_90_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_2_reg_951_reg.
INFO: [Synth 8-6904] The RAM "inst/A_5_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_5_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_5_fu_102_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: register A_5_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_5_fu_102_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_5_reg_972_reg.
INFO: [Synth 8-6904] The RAM "inst/A_4_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_4_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_4_fu_98_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: register A_4_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_4_fu_98_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_4_reg_965_reg.
INFO: [Synth 8-6904] The RAM "inst/A_7_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_7_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_7_fu_110_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: register A_7_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_7_fu_110_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_7_reg_986_reg.
INFO: [Synth 8-6904] The RAM "inst/A_6_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product, operation Mode is: A2*B2.
DSP Report: register A_6_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_6_fu_106_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: register A_6_U/q0_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product.
DSP Report: Generating DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_66_3_fu_154/B_6_fu_106_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: register grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
DSP Report: operator grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product is absorbed into DSP grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_6_reg_979_reg.
INFO: [Synth 8-6904] The RAM "inst/RES_0_U/ram_reg" of size (depth=64 x width=28) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_1_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_3_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_2_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_5_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_4_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_7_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_6_U/ram_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/RES_0_U/ram_reg" of size (depth=64 x width=28) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[47]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[46]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[45]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[44]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[43]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[42]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[41]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[40]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[39]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[38]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[37]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[36]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[35]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[34]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[33]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[32]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[31]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[30]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[29]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[28]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[27]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[26]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[25]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[24]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[23]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[22]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[21]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[20]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[19]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[18]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[17]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[16]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[15]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[47]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[46]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[45]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[44]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[43]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[42]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[41]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[40]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[39]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[38]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[37]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[36]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[35]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[34]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[33]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[32]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[31]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[30]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[29]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[28]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[27]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[26]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[25]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[24]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[23]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[22]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[21]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[20]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[19]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[18]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_reg_937_reg[17]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[47]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[46]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[45]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[44]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[43]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[42]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[41]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[40]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[39]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[38]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[37]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[36]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[35]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[34]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[33]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[32]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[31]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[30]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[29]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[28]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[27]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[26]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[25]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[24]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[23]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[22]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[21]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[20]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[19]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[18]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[17]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[16]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[15]) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[47]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[46]__0) is unused and will be removed from module myip_v1_0_HLS.
WARNING: [Synth 8-3332] Sequential element (grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_ln78_1_reg_944_reg[45]__0) is unused and will be removed from module myip_v1_0_HLS.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2085.977 ; gain = 604.520
---------------------------------------------------------------------------------
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product_12 : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product_12 : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product_10 : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product_10 : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_c : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_c : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product_e : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product_e : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product_8 : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product_8 : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product_a : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product_a : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product_0 : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product_0 : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product_6 : 0 0 : 2737 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product_6 : 0 1 : 2244 4981 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product_13 : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U26/tmp_product_13 : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product_11 : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U27/tmp_product_11 : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_d : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_d : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product_f : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U29/tmp_product_f : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product_9 : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U30/tmp_product_9 : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product_b : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U31/tmp_product_b : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product_3 : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/tmp_product_3 : 0 1 : 1934 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product_7 : 0 0 : 2191 4125 : Used 1 time 0
 Sort Area is  grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U33/tmp_product_7 : 0 1 : 1934 4125 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+-----------+----------------------+----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------+-----------+----------------------+----------------+
|inst        | A_U/ram_reg     | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_1_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_3_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_2_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_5_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_4_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_7_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_6_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | RES_0_U/ram_reg | Implied   | 64 x 28              | RAM64X1S x 28  | 
+------------+-----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2560.672 ; gain = 1079.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------+-----------+----------------------+----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------+-----------+----------------------+----------------+
|inst        | A_U/ram_reg     | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_1_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_3_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_2_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_5_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_4_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_7_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | A_6_U/ram_reg   | Implied   | 64 x 32              | RAM64X1S x 32  | 
|inst        | RES_0_U/ram_reg | Implied   | 64 x 28              | RAM64X1S x 28  | 
+------------+-----------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myip_v1_0_HLS | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myip_v1_0_HLS | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   100|
|2     |DSP_ALU         |    24|
|3     |DSP_A_B_DATA    |    24|
|4     |DSP_C_DATA      |    24|
|5     |DSP_MULTIPLIER  |    24|
|6     |DSP_M_DATA      |    24|
|7     |DSP_OUTPUT      |    24|
|9     |DSP_PREADD      |    24|
|10    |DSP_PREADD_DATA |    24|
|11    |LUT1            |   441|
|12    |LUT2            |   248|
|13    |LUT3            |   186|
|14    |LUT4            |    34|
|15    |LUT5            |    37|
|16    |LUT6            |   168|
|17    |RAM64X1S        |   284|
|18    |FDRE            |   386|
|19    |FDSE            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 515 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2655.438 ; gain = 1072.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2655.438 ; gain = 1173.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2655.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2655.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  RAM64X1S => RAM64X1S (RAMS64E): 284 instances

系统找不到指定的路径。
Synth Design complete | Checksum: f9bff834
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2655.438 ; gain = 2149.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2655.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_myip_v1_0_HLS_0_1_synth_1/design_1_myip_v1_0_HLS_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_v1_0_HLS_0_1, cache-ID = 892fe140f5189eb2
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2655.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Semester1/CEG5203/workspace/ceg5203assignment2/vivado2023/ceg5203_assignment2.runs/design_1_myip_v1_0_HLS_0_1_synth_1/design_1_myip_v1_0_HLS_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_v1_0_HLS_0_1_utilization_synth.rpt -pb design_1_myip_v1_0_HLS_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 23:15:31 2024...
