// Seed: 3153800491
module module_0;
  wire id_1;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0
);
  assign id_0 = -1;
  wire id_2;
endmodule
module module_3 (
    output wire  id_0,
    input  uwire id_1,
    input  tri0  id_2
);
  module_2 modCall_1 (id_0);
  id_4 :
  assert property (@(posedge 1) 1)
  else $clog2(2);
  ;
endmodule
module module_4 #(
    parameter id_3 = 32'd8,
    parameter id_4 = 32'd15
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  output reg id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  final $signed(25);
  ;
  assign id_2[id_4] = -1;
  logic [1 'd0 : id_3] id_6;
  parameter id_7 = 1, id_8 = id_2, id_9 = 1'b0;
  always_comb begin : LABEL_0
    if ("") begin : LABEL_1
      id_5 <= id_6;
    end
  end
  logic id_10;
endmodule
