$date
	Tue Feb 16 16:59:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ select $end
$scope module UUT $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ select $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#45
1!
1"
#90
0!
1$
#135
1!
1#
#180
