# CPU_core_TLVerilog
RISC V based microarchiecture design using TL Verilog, refer to edx course on RISC V and Makerchip Site for more details
