// Seed: 2755547764
module module_0 (
    output logic id_0,
    input  wand  id_1,
    input  wire  id_2
);
  assign id_0 = 1;
  always @(posedge (id_1) | 1) begin : LABEL_0
    if (-1) id_0 <= -1;
    else begin : LABEL_1
      if (1) id_0 = 1;
      id_0 <= id_2;
    end
  end
  always_comb @(id_1) begin : LABEL_2
    wait (id_1);
  end
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd32,
    parameter id_2  = 32'd51
) (
    input uwire id_0,
    output wand id_1,
    input tri1 _id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output wand id_8,
    input supply1 id_9,
    output logic id_10,
    output tri0 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri id_14,
    output uwire _id_15
);
  assign id_1 = !id_5;
  integer [id_15  !=  1 : id_2] id_17;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_4
  );
  assign id_10 = id_9;
  always @* begin : LABEL_0
    id_10 <= -1 == (1);
  end
  assign id_17 = -1 == 1'b0;
  wire id_18;
endmodule
