Analysis & Synthesis report for CheckPoint3
Thu Nov 17 16:15:29 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated
 17. Source assignments for arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_02o1:auto_generated
 18. Source assignments for arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_02o1:auto_generated
 19. Parameter Settings for User Entity Instance: EXRAM:mem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu
 21. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath
 22. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit
 23. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg
 24. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg
 25. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg
 26. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg
 27. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg
 28. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend
 29. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src1Mux
 30. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src2mux
 31. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux4:outputMUX
 32. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:memAddress
 33. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:dataToStore
 34. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU
 35. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit
 36. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile
 37. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit
 38. Parameter Settings for Inferred Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0
 39. Parameter Settings for Inferred Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 17 16:15:29 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; CheckPoint3                                 ;
; Top-level Entity Name           ; mem_cpu                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 168                                         ;
; Total pins                      ; 100                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,049,088                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mem_cpu            ; CheckPoint3        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; EXRAM.v                                                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v                                           ;         ;
; mem_cpu.v                                                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v                                         ;         ;
; arrozYlecheCPU.v                                                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v                                  ;         ;
; controlFSM.v                                                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/controlFSM.v                                      ;         ;
; ../CheckPoint1/shifter.v                                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v                                         ;         ;
; ../CheckPoint1/RegisterFile.v                                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v                                    ;         ;
; ../CheckPoint1/flopenr.v                                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v                                         ;         ;
; ../CheckPoint1/pcALU.v                                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v                                           ;         ;
; ../CheckPoint1/mux4.v                                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v                                            ;         ;
; ../CheckPoint1/mux2.v                                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v                                            ;         ;
; ../CheckPoint1/ALU.v                                                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v                                             ;         ;
; RAM.mif                                                                                         ; yes             ; User Memory Initialization File                       ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/RAM.mif                                           ;         ;
; ../CheckPoint2/datapathDraft.v                                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v                                   ;         ;
; /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/initreg.dat ; yes             ; Auto-Found Unspecified File                           ; /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/initreg.dat                                         ;         ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;         ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;         ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;         ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;         ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                   ;         ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;         ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;         ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                       ;         ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;         ;
; db/altsyncram_2is2.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf                            ;         ;
; db/decode_dla.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/decode_dla.tdf                                 ;         ;
; db/mux_chb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/mux_chb.tdf                                    ;         ;
; db/altsyncram_02o1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_02o1.tdf                            ;         ;
; db/checkpoint3.ram0_registerfile_6ee20562.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/checkpoint3.ram0_registerfile_6ee20562.hdl.mif ;         ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 494       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 671       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 306       ;
;     -- 5 input functions                    ; 133       ;
;     -- 4 input functions                    ; 126       ;
;     -- <=3 input functions                  ; 105       ;
;                                             ;           ;
; Dedicated logic registers                   ; 168       ;
;                                             ;           ;
; I/O pins                                    ; 100       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1049088   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 328       ;
; Total fan-out                               ; 6580      ;
; Average fan-out                             ; 5.49      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |mem_cpu                                        ; 671 (1)             ; 168 (0)                   ; 1049088           ; 0          ; 100  ; 0            ; |mem_cpu                                                                                                                    ; mem_cpu         ; work         ;
;    |EXRAM:mem|                                  ; 56 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem                                                                                                          ; EXRAM           ; work         ;
;       |altsyncram:altsyncram_component|         ; 56 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component                                                                          ; altsyncram      ; work         ;
;          |altsyncram_2is2:auto_generated|       ; 56 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated                                           ; altsyncram_2is2 ; work         ;
;             |decode_dla:decode2|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|decode_dla:decode2                        ; decode_dla      ; work         ;
;             |mux_chb:mux4|                      ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4                              ; mux_chb         ; work         ;
;    |arrozYlecheCPU:cpu|                         ; 614 (0)             ; 162 (0)                   ; 512               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu                                                                                                 ; arrozYlecheCPU  ; work         ;
;       |controlFSM:ctrlFSM|                      ; 51 (51)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM                                                                              ; controlFSM      ; work         ;
;       |datapathDraft:datapath|                  ; 563 (0)             ; 144 (0)                   ; 512               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath                                                                          ; datapathDraft   ; work         ;
;          |ALU:alu_unit|                         ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit                                                             ; ALU             ; work         ;
;          |RegisterFile:regFile|                 ; 86 (86)             ; 82 (82)                   ; 512               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile                                                     ; RegisterFile    ; work         ;
;             |altsyncram:RAM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_02o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_02o1:auto_generated ; altsyncram_02o1 ; work         ;
;             |altsyncram:RAM_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1                                ; altsyncram      ; work         ;
;                |altsyncram_02o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_02o1:auto_generated ; altsyncram_02o1 ; work         ;
;          |flopenr:PSRreg|                       ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg                                                           ; flopenr         ; work         ;
;          |flopenr:immediateReg|                 ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg                                                     ; flopenr         ; work         ;
;          |flopenr:instrReg|                     ; 9 (9)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg                                                         ; flopenr         ; work         ;
;          |flopenr:pcregUnit|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit                                                        ; flopenr         ; work         ;
;          |flopenr:resultReg|                    ; 174 (174)           ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg                                                        ; flopenr         ; work         ;
;          |mux2:dataToStore|                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:dataToStore                                                         ; mux2            ; work         ;
;          |mux2:memAddress|                      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:memAddress                                                          ; mux2            ; work         ;
;          |mux2:src1Mux|                         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src1Mux                                                             ; mux2            ; work         ;
;          |mux2:src2mux|                         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src2mux                                                             ; mux2            ; work         ;
;          |mux2:updateReg|                       ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg                                                           ; mux2            ; work         ;
;          |pcALU:pc_ALU|                         ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU                                                             ; pcALU           ; work         ;
;          |shifter:shifterUnit|                  ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit                                                      ; shifter         ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------+
; Name                                                                                                                          ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------+
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; RAM.mif                                           ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_02o1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_02o1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state                                                                                                                                                                                                                      ;
+---------------+-------------+--------------+---------------+-------------+-------------+--------------+---------------+---------------+---------------+------------+------------+------------+---------------+---------------+---------------+---------------+--------------+-------------+
; Name          ; state.LBWR2 ; state.FETCH2 ; state.JCONDEX ; state.JALWR ; state.JALEX ; state.MEMADR ; state.BCONDEX ; state.RTYPEWR ; state.RTYPEEX ; state.SBWR ; state.LBWR ; state.LBRD ; state.SHIFTWR ; state.SHIFTEX ; state.ITYPEWR ; state.ITYPEEX ; state.DECODE ; state.FETCH ;
+---------------+-------------+--------------+---------------+-------------+-------------+--------------+---------------+---------------+---------------+------------+------------+------------+---------------+---------------+---------------+---------------+--------------+-------------+
; state.FETCH   ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 0           ;
; state.DECODE  ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 1            ; 1           ;
; state.ITYPEEX ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 1             ; 0            ; 1           ;
; state.ITYPEWR ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 1             ; 0             ; 0            ; 1           ;
; state.SHIFTEX ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 1             ; 0             ; 0             ; 0            ; 1           ;
; state.SHIFTWR ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBRD    ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 1          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBWR    ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 1          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.SBWR    ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 1          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.RTYPEEX ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 1             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.RTYPEWR ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 1             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.BCONDEX ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 1             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.MEMADR  ; 0           ; 0            ; 0             ; 0           ; 0           ; 1            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JALEX   ; 0           ; 0            ; 0             ; 0           ; 1           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JALWR   ; 0           ; 0            ; 0             ; 1           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JCONDEX ; 0           ; 0            ; 1             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.FETCH2  ; 0           ; 1            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBWR2   ; 1           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
+---------------+-------------+--------------+---------------+-------------+-------------+--------------+---------------+---------------+---------------+------------+------------+------------+---------------+---------------+---------------+---------------+--------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                               ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[0..2]     ; Stuck at GND due to stuck port data_in                                           ;
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[0..2] ; Stuck at GND due to stuck port data_in                                           ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg|q[8,9,11..15]                     ; Merged with arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg|q[10] ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~2                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~3                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~4                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~5                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~6                                                    ; Lost fanout                                                                      ;
; Total Number of Removed Registers = 18                                                           ;                                                                                  ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[2] ; Stuck at GND              ; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[2] ;
;                                                                                           ; due to stuck port data_in ;                                                                                               ;
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[1] ; Stuck at GND              ; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[1] ;
;                                                                                           ; due to stuck port data_in ;                                                                                               ;
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[0] ; Stuck at GND              ; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[0] ;
;                                                                                           ; due to stuck port data_in ;                                                                                               ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[10] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[12] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[14] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[16] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[18] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[20] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[22] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[24] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[26] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[28] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[30] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[32] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[34] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[36] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[38] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[40] ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[10] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[12] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[14] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[16] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[18] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[20] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[22] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[24] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[26] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[28] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[30] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[32] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[34] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[36] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[38] ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[40] ; 2       ;
; Total number of inverted registers = 32                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                     ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register Name                                                                       ; RAM Name                                                                 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[0]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[1]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[2]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[3]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[4]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[5]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[6]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[7]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[8]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[9]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[10] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[11] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[12] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[13] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[14] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[15] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[16] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[17] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[18] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[19] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[20] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[21] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[22] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[23] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[24] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[25] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[26] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[27] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[28] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[29] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[30] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[31] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[32] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[33] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[34] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[35] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[36] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[37] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[38] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[39] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0_bypass[40] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[0]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[1]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[2]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[3]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[4]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[5]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[6]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[7]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[8]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[9]  ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[10] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[11] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[12] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[13] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[14] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[15] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[16] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[17] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[18] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[19] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[20] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[21] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[22] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[23] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[24] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[25] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[26] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[27] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[28] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[29] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[30] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[31] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[32] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[33] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[34] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[35] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[36] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[37] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[38] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[39] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1_bypass[40] ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg|q[1]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg|q[5]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit|q[15]                                           ;
; 45:1               ; 4 bits    ; 120 LEs       ; 64 LEs               ; 56 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[6]                                            ;
; 45:1               ; 4 bits    ; 120 LEs       ; 64 LEs               ; 56 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[10]                                           ;
; 47:1               ; 4 bits    ; 124 LEs       ; 60 LEs               ; 64 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[14]                                           ;
; 47:1               ; 4 bits    ; 124 LEs       ; 60 LEs               ; 64 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[0]                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftRight0                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft0                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft0                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg|q                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftRight1                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft1                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft1                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|shifterControl[2]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|Selector5                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU|pcOut[0]                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4|l3_w12_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_02o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_02o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXRAM:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Signed Integer             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer             ;
; NUMWORDS_B                         ; 65536                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; RAM.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_2is2      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 16    ; Signed Integer                         ;
; REGBITS        ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
; REGBITS        ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src1Mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src2mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux4:outputMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:memAddress ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:dataToStore ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                     ;
; REGBITS        ; 4     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0 ;
+------------------------------------+---------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                        ;
+------------------------------------+---------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                                     ;
; WIDTH_A                            ; 16                                                ; Untyped                                     ;
; WIDTHAD_A                          ; 4                                                 ; Untyped                                     ;
; NUMWORDS_A                         ; 16                                                ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                     ;
; WIDTH_B                            ; 16                                                ; Untyped                                     ;
; WIDTHAD_B                          ; 4                                                 ; Untyped                                     ;
; NUMWORDS_B                         ; 16                                                ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                     ;
; INIT_FILE                          ; db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_02o1                                   ; Untyped                                     ;
+------------------------------------+---------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1 ;
+------------------------------------+---------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                        ;
+------------------------------------+---------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                                     ;
; WIDTH_A                            ; 16                                                ; Untyped                                     ;
; WIDTHAD_A                          ; 4                                                 ; Untyped                                     ;
; NUMWORDS_A                         ; 16                                                ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                     ;
; WIDTH_B                            ; 16                                                ; Untyped                                     ;
; WIDTHAD_B                          ; 4                                                 ; Untyped                                     ;
; NUMWORDS_B                         ; 16                                                ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                     ;
; INIT_FILE                          ; db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_02o1                                   ; Untyped                                     ;
+------------------------------------+---------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                   ;
; Entity Instance                           ; EXRAM:mem|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 65536                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 65536                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; d1[15..8] ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 168                         ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 37                          ;
;     SCLR              ; 1                           ;
;     plain             ; 114                         ;
; arriav_lcell_comb     ; 671                         ;
;     arith             ; 63                          ;
;         4 data inputs ; 47                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 591                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 70                          ;
;         4 data inputs ; 71                          ;
;         5 data inputs ; 117                         ;
;         6 data inputs ; 306                         ;
;     shared            ; 16                          ;
;         2 data inputs ; 8                           ;
;         4 data inputs ; 8                           ;
; boundary_port         ; 100                         ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 17 16:15:18 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CheckPoint3 -c CheckPoint3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file exram_bb.v
Info (12021): Found 1 design units, including 1 entities, in source file exram.v
    Info (12023): Found entity 1: EXRAM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tb_mem_cpu.v
    Info (12023): Found entity 1: tb_mem_cpu File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/tb_mem_cpu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_cpu.v
    Info (12023): Found entity 1: mem_cpu File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arrozylechecpu.v
    Info (12023): Found entity 1: arrozYlecheCPU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlfsm.v
    Info (12023): Found entity 1: controlFSM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/controlFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/rf_alu.v
    Info (12023): Found entity 1: RF_ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopenr.v
    Info (12023): Found entity 1: flopenr File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/pcalu.v
    Info (12023): Found entity 1: pcALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/fpalu.v
    Info (12023): Found entity 1: fpALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopr.v
    Info (12023): Found entity 1: flopr File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapathdraft.v
    Info (12023): Found entity 1: datapathDraft File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapath_memory.v
    Info (12023): Found entity 1: Datapath_Memory File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v Line: 1
Info (12127): Elaborating entity "mem_cpu" for the top level hierarchy
Info (12128): Elaborating entity "EXRAM" for hierarchy "EXRAM:mem" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/exram.v Line: 97
Info (12130): Elaborated megafunction instantiation "EXRAM:mem|altsyncram:altsyncram_component" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/exram.v Line: 97
Info (12133): Instantiated megafunction "EXRAM:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/exram.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2is2.tdf
    Info (12023): Found entity 1: altsyncram_2is2 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2is2" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|decode_dla:decode2" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf Line: 50
Info (12128): Elaborating entity "arrozYlecheCPU" for hierarchy "arrozYlecheCPU:cpu" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 40
Info (12128): Elaborating entity "controlFSM" for hierarchy "arrozYlecheCPU:cpu|controlFSM:ctrlFSM" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v Line: 29
Info (12128): Elaborating entity "datapathDraft" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v Line: 62
Info (12128): Elaborating entity "flopenr" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 49
Info (12128): Elaborating entity "flopenr" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 50
Info (12128): Elaborating entity "mux2" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 61
Info (12128): Elaborating entity "mux4" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|mux4:outputMUX" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 71
Info (12128): Elaborating entity "pcALU" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 80
Warning (10230): Verilog HDL assignment warning at pcALU.v(37): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 37
Warning (10230): Verilog HDL assignment warning at pcALU.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 38
Warning (10230): Verilog HDL assignment warning at pcALU.v(39): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 39
Info (12128): Elaborating entity "shifter" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 83
Info (12128): Elaborating entity "RegisterFile" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 84
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(24): Loading register file File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 24
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(29): done with RF load File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 29
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(40): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 40
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(41): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 41
Info (12128): Elaborating entity "ALU" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 85
Warning (276020): Inferred RAM node "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif
Info (12130): Elaborated megafunction instantiation "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CheckPoint3.ram0_RegisterFile_6ee20562.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02o1.tdf
    Info (12023): Found entity 1: altsyncram_02o1 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_02o1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wren_b" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 16
    Warning (13410): Pin "address_b[0]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[1]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[2]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[3]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[4]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[5]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[6]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[7]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[8]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[9]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[10]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[11]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[12]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[13]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[14]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
    Warning (13410): Pin "address_b[15]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1043 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 783 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Thu Nov 17 16:15:29 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:18


