
*** Running vivado
    with args -log LSTM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LSTM.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LSTM.tcl -notrace
Command: synth_design -top LSTM -part xa7a12tcpg238-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20528 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 432.422 ; gain = 99.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LSTM' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:23]
	Parameter SCALE_DATA bound to: 10'b0010000000 
	Parameter SCALE_STATE bound to: 10'b0010000000 
	Parameter SCALE_W bound to: 10'b0010000000 
	Parameter SCALE_B bound to: 10'b0100000000 
	Parameter ZERO_DATA bound to: 8'b10000000 
	Parameter ZERO_STATE bound to: 8'b10000000 
	Parameter ZERO_W bound to: 8'b10000000 
	Parameter ZERO_B bound to: 8'b00000000 
	Parameter SCALE_SIGMOID bound to: 10'b0000011000 
	Parameter SCALE_TANH bound to: 10'b0000110000 
	Parameter ZERO_SIGMOID bound to: 8'b10000000 
	Parameter ZERO_TANH bound to: 8'b10000000 
	Parameter OUT_SCALE_SIGMOID bound to: 10'b0100000000 
	Parameter OUT_SCALE_TANH bound to: 10'b0010000000 
	Parameter OUT_ZERO_SIGMOID bound to: 8'b00000000 
	Parameter OUT_ZERO_TANH bound to: 8'b10000000 
	Parameter IDLE bound to: 3'b000 
	Parameter SYSTEM bound to: 3'b001 
	Parameter BRANCH bound to: 3'b010 
	Parameter INITIALIZE_W_B bound to: 3'b011 
	Parameter ERROR bound to: 3'b100 
	Parameter SYS_type bound to: 1'b1 
	Parameter BR_type bound to: 1'b0 
	Parameter comb_IDLE bound to: 5'b00000 
	Parameter S_BQS bound to: 5'b00001 
	Parameter S_BQT bound to: 5'b00010 
	Parameter S_MAQ_BQS bound to: 5'b00011 
	Parameter S_TMQ bound to: 5'b00100 
	Parameter B_BQS bound to: 5'b00101 
	Parameter B_BQT bound to: 5'b00110 
	Parameter B_MAQ bound to: 5'b00111 
	Parameter B_TMQ bound to: 5'b01000 
	Parameter BR_W_ADDR bound to: 11'b00001010000 
	Parameter BR_B_ADDR bound to: 9'b000010000 
INFO: [Synth 8-6157] synthesizing module 'inpdt_16' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v:5]
INFO: [Synth 8-6155] done synthesizing module 'inpdt_16' (1#1) [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v:5]
INFO: [Synth 8-6157] synthesizing module 'SRAM_128x2048' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SRAM_128x2048' (2#1) [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v:5]
INFO: [Synth 8-6157] synthesizing module 'SRAM_16x512' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SRAM_16x512' (3#1) [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v:5]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_LUT' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_LUT' (4#1) [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v:1]
INFO: [Synth 8-6157] synthesizing module 'tanh_LUT' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tanh_LUT' (5#1) [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v:1]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:554]
INFO: [Synth 8-226] default block is never used [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:500]
INFO: [Synth 8-226] default block is never used [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:638]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:705]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:731]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:763]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:857]
WARNING: [Synth 8-6014] Unused sequential element init_data_buff1_reg was removed.  [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:576]
WARNING: [Synth 8-6014] Unused sequential element init_data_buff2_reg was removed.  [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:577]
WARNING: [Synth 8-6014] Unused sequential element Br_Ht_temp_reg[63] was removed.  [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:585]
WARNING: [Synth 8-6014] Unused sequential element Sys_Ht_temp_reg[6] was removed.  [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:590]
WARNING: [Synth 8-6014] Unused sequential element Sys_Ht_temp_reg[7] was removed.  [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:590]
WARNING: [Synth 8-6014] Unused sequential element inpdt_X_select_reg was removed.  [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:602]
INFO: [Synth 8-6155] done synthesizing module 'LSTM' (6#1) [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 533.391 ; gain = 200.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 533.391 ; gain = 200.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 533.391 ; gain = 200.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:1068]
INFO: [Synth 8-5545] ROM "Br_Ct_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Br_Ct_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Sys_Ht" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inpdt_X1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lstm_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_regB_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_regC_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inpdt_R_reg1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inpdt_R_reg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inpdt_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inpdt_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_addr2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_WE1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_WE1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_WE1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "weight_bram_WE1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "weight_bram_WE2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "weight_bram_Wdata2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias_bram_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias_bram_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias_bram_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias_bram_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias_bram_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias_bram_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-327] inferring latch for variable 'inpdt_X1_reg' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:306]
WARNING: [Synth 8-327] inferring latch for variable 'inpdt_X2_reg' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:313]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 638.305 ; gain = 305.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 28    
	   3 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 8     
	   2 Input     18 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 182   
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 233   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                17x32  Multipliers := 2     
	                 6x32  Multipliers := 2     
	                 7x32  Multipliers := 5     
+---RAMs : 
	             256K Bit         RAMs := 2     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 39    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 7     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 31    
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 73    
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 148   
	   2 Input      8 Bit        Muxes := 40    
	  10 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 171   
	   2 Input      1 Bit        Muxes := 262   
	   6 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LSTM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 28    
	   3 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 182   
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 233   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                17x32  Multipliers := 2     
	                 6x32  Multipliers := 2     
	                 7x32  Multipliers := 5     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 39    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 7     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 31    
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 148   
	   2 Input      8 Bit        Muxes := 40    
	  10 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 171   
	   2 Input      1 Bit        Muxes := 262   
	   6 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module inpdt_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 8     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
Module SRAM_128x2048 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module SRAM_16x512 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP temp_regA_10, operation Mode is: (D+(A:0x3fffff80))*B.
DSP Report: operator temp_regA_10 is absorbed into DSP temp_regA_10.
DSP Report: operator temp_regA_11 is absorbed into DSP temp_regA_10.
DSP Report: Generating DSP temp_regA_10, operation Mode is: (D+(A:0x3fffff80))*B.
DSP Report: operator temp_regA_10 is absorbed into DSP temp_regA_10.
DSP Report: operator temp_regA_11 is absorbed into DSP temp_regA_10.
DSP Report: Generating DSP temp_regA_20, operation Mode is: (D+(A:0x3fffff80))*B.
DSP Report: operator temp_regA_20 is absorbed into DSP temp_regA_20.
DSP Report: operator temp_regA_21 is absorbed into DSP temp_regA_20.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
RAM Pipeline Warning: Read Address Register Found For RAM WEIGHT_BRAM1/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM WEIGHT_BRAM1/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM WEIGHT_BRAM1/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM WEIGHT_BRAM1/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM WEIGHT_BRAM2/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM WEIGHT_BRAM2/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM WEIGHT_BRAM2/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM WEIGHT_BRAM2/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM BIAS_BRAM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BIAS_BRAM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM BIAS_BRAM/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM BIAS_BRAM/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM WEIGHT_BRAM1/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM WEIGHT_BRAM2/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BIAS_BRAM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[7]' (LDC) to 'inpdt_X2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[16]' (LDC) to 'inpdt_X2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[25]' (LDC) to 'inpdt_X2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[34]' (LDC) to 'inpdt_X2_reg[35]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[43]' (LDC) to 'inpdt_X2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[52]' (LDC) to 'inpdt_X2_reg[53]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[61]' (LDC) to 'inpdt_X2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[70]' (LDC) to 'inpdt_X2_reg[71]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[79]' (LDC) to 'inpdt_X2_reg[80]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[88]' (LDC) to 'inpdt_X2_reg[89]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[97]' (LDC) to 'inpdt_X2_reg[98]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[106]' (LDC) to 'inpdt_X2_reg[107]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[115]' (LDC) to 'inpdt_X2_reg[116]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[124]' (LDC) to 'inpdt_X2_reg[125]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[133]' (LDC) to 'inpdt_X2_reg[134]'
INFO: [Synth 8-3886] merging instance 'inpdt_X2_reg[142]' (LDC) to 'inpdt_X2_reg[143]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[7]' (LDC) to 'inpdt_X1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[16]' (LDC) to 'inpdt_X1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[25]' (LDC) to 'inpdt_X1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[34]' (LDC) to 'inpdt_X1_reg[35]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[43]' (LDC) to 'inpdt_X1_reg[44]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[52]' (LDC) to 'inpdt_X1_reg[53]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[61]' (LDC) to 'inpdt_X1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[70]' (LDC) to 'inpdt_X1_reg[71]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[79]' (LDC) to 'inpdt_X1_reg[80]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[88]' (LDC) to 'inpdt_X1_reg[89]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[97]' (LDC) to 'inpdt_X1_reg[98]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[106]' (LDC) to 'inpdt_X1_reg[107]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[115]' (LDC) to 'inpdt_X1_reg[116]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[124]' (LDC) to 'inpdt_X1_reg[125]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[133]' (LDC) to 'inpdt_X1_reg[134]'
INFO: [Synth 8-3886] merging instance 'inpdt_X1_reg[142]' (LDC) to 'inpdt_X1_reg[143]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\comb_ctrl_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 835.648 ; gain = 502.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|sigmoid_LUT | dout             | 256x8         | LUT            | 
|tanh_LUT    | dout             | 256x8         | LUT            | 
|LSTM        | u_tanh_LUT1/dout | 256x8         | LUT            | 
|LSTM        | u_sig_LUT1/dout  | 256x8         | LUT            | 
|LSTM        | u_tanh_LUT2/dout | 256x8         | LUT            | 
|LSTM        | u_sig_LUT2/dout  | 256x8         | LUT            | 
+------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SRAM_128x2048: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|SRAM_128x2048: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|SRAM_16x512:   | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LSTM        | (D+(A:0x3fffff80))*B | 8      | 9      | -      | 9      | 26     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|LSTM        | (D+(A:0x3fffff80))*B | 8      | 9      | -      | 9      | 26     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|LSTM        | (D+(A:0x3fffff80))*B | 8      | 9      | -      | 9      | 26     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|LSTM        | C+A*B                | 24     | 17     | 41     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LSTM        | C+A*B                | 24     | 17     | 41     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/WEIGHT_BRAM1/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/WEIGHT_BRAM2/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/BIAS_BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:593]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:593]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:596]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:593]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:596]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 835.648 ; gain = 502.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SRAM_128x2048: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|SRAM_128x2048: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|SRAM_16x512:   | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:593]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:593]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:596]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:593]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v:596]
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM1/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance WEIGHT_BRAM2/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance BIAS_BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \WEIGHT_BRAM2/WE_captured  is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \WEIGHT_BRAM1/WE_captured  is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1165|
|3     |DSP48E1  |     5|
|4     |LUT1     |   207|
|5     |LUT2     |  2046|
|6     |LUT3     |  2436|
|7     |LUT4     |  1446|
|8     |LUT5     |  1202|
|9     |LUT6     |  3112|
|10    |MUXF7    |   179|
|11    |MUXF8    |    69|
|12    |RAMB18E1 |     3|
|13    |RAMB36E1 |    14|
|14    |FDCE     |  2412|
|15    |FDPE     |   214|
|16    |FDRE     |   341|
|17    |LDC      |   256|
|18    |IBUF     |  1553|
|19    |OBUF     |  1153|
+------+---------+------+

Report Instance Areas: 
+------+---------------+----------------+------+
|      |Instance       |Module          |Cells |
+------+---------------+----------------+------+
|1     |top            |                | 17814|
|2     |  BIAS_BRAM    |SRAM_16x512     |    36|
|3     |  WEIGHT_BRAM1 |SRAM_128x2048   |   161|
|4     |  WEIGHT_BRAM2 |SRAM_128x2048_0 |   161|
|5     |  u_sig_LUT1   |sigmoid_LUT     |   176|
|6     |  u_sig_LUT2   |sigmoid_LUT_1   |    96|
|7     |  u_tanh_LUT1  |tanh_LUT        |   284|
|8     |  u_tanh_LUT2  |tanh_LUT_2      |   189|
+------+---------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 872.566 ; gain = 539.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 872.566 ; gain = 539.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 872.566 ; gain = 539.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'LSTM' is not ideal for floorplanning, since the cellview 'LSTM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 872.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  LDC => LDCE: 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 872.566 ; gain = 552.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 872.566 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.runs/synth_1/LSTM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LSTM_utilization_synth.rpt -pb LSTM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 02:46:56 2019...
