,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/WangXuan95/FPGA-FOC.git,2021-02-22 06:16:41+00:00,FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. Âü∫‰∫éFPGAÁöÑFOCÊéßÂà∂Âô®ÔºåÁî®‰∫éÈ©±Âä®BLDC/PMSMÁîµÊú∫„ÄÇ,143,WangXuan95/FPGA-FOC,341099147,Verilog,FPGA-FOC,682,425,2024-04-12 12:14:47+00:00,"['fpga', 'verilog', 'systemverilog', 'foc', 'field-oriented-control', 'motor', 'bldc', 'pmsm', 'svpwm']",https://api.github.com/licenses/gpl-3.0
1,https://github.com/omarelhedaby/CNN-FPGA.git,2021-02-18 12:40:19+00:00,Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database,75,omarelhedaby/CNN-FPGA,340046124,Verilog,CNN-FPGA,29042,293,2024-04-12 02:56:33+00:00,"['verilog', 'cnn', 'fpga', 'zynq-fpga']",None
2,https://github.com/lawrie/fpga_pio.git,2021-01-30 13:02:37+00:00,An attempt to recreate the RP2040 PIO in an FPGA,28,lawrie/fpga_pio,334413901,Verilog,fpga_pio,768,266,2024-04-11 05:14:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
3,https://github.com/WangXuan95/FPGA-DDR-SDRAM.git,2021-01-27 10:05:27+00:00,"An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. Âü∫‰∫éFPGAÁöÑDDR1ÊéßÂà∂Âô®Ôºå‰∏∫‰ΩéÁ´ØFPGAÂµåÂÖ•ÂºèÁ≥ªÁªüÊèê‰æõÂªâ‰ª∑„ÄÅÂ§ßÂÆπÈáèÁöÑÂ≠òÂÇ®„ÄÇ",23,WangXuan95/FPGA-DDR-SDRAM,333377514,Verilog,FPGA-DDR-SDRAM,447,114,2024-04-12 06:40:40+00:00,"['fpga', 'ddr-sdram', 'ddr1', 'verilog', 'rtl', 'soft-core', 'controller', 'axi4']",https://api.github.com/licenses/gpl-3.0
4,https://github.com/LIV2/Bluster.git,2021-02-10 00:58:27+00:00,CPLD Replacement for A2000 Buster,18,LIV2/Bluster,337579882,Verilog,Bluster,1507,64,2024-02-18 07:31:53+00:00,[],
5,https://github.com/SMB784/SQRL_quickstart.git,2021-01-31 00:37:45+00:00,"Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs",7,SMB784/SQRL_quickstart,334542383,Verilog,SQRL_quickstart,741,55,2024-03-10 05:10:51+00:00,[],None
6,https://github.com/mgtm98/pcie5_phy.git,2021-01-28 13:25:44+00:00,PCIE 5.0 Graduation project (Verification Team) under supervision of Mentor Graphics ,17,mgtm98/pcie5_phy,333766474,Verilog,pcie5_phy,2387,42,2024-04-02 11:30:44+00:00,[],None
7,https://github.com/multitenancy-project/menshen.git,2021-02-04 20:29:36+00:00,,4,multitenancy-project/menshen,336074468,Verilog,menshen,2677,37,2024-04-05 05:49:40+00:00,[],None
8,https://github.com/DinoMax00/TJ-FPGA_MP3.git,2021-01-19 03:02:26+00:00,ÂêåÊµéÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæëËØæÁ®ãÊúüÊú´Â§ß‰Ωú‰∏ö,3,DinoMax00/TJ-FPGA_MP3,330848117,Verilog,TJ-FPGA_MP3,15,34,2024-04-05 03:58:37+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/aseddin/ece_3300.git,2021-02-01 07:15:02+00:00,ECE 3300 HDL Code,8,aseddin/ece_3300,334862773,Verilog,ece_3300,128,29,2024-04-12 00:41:12+00:00,[],None
10,https://github.com/akilm/FPU-IEEE-754.git,2021-01-21 12:11:28+00:00,"Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers",9,akilm/FPU-IEEE-754,331616819,Verilog,FPU-IEEE-754,1802,29,2024-04-06 04:11:05+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/fast-codesign/OpenTSN2.0.git,2021-01-28 10:25:48+00:00,"an opensource project to enable TSN research, including distributed and centralized version.",17,fast-codesign/OpenTSN2.0,333723134,Verilog,OpenTSN2.0,31909,27,2024-02-20 06:16:36+00:00,[],None
12,https://github.com/tomverbeure/ecp5_jtag.git,2021-01-24 07:22:32+00:00,Use ECP5 JTAG port to interact with user design,5,tomverbeure/ecp5_jtag,332390402,Verilog,ecp5_jtag,238,25,2024-02-02 06:14:45+00:00,[],None
13,https://github.com/roife/BUAA-CO.git,2021-02-14 03:05:35+00:00,Pipelined MIPS CPUÔºàcourse assignment for BUAA-Computer-OrganizationÔºâ,2,roife/BUAA-CO,338718397,Verilog,BUAA-CO,97,24,2024-03-24 06:25:43+00:00,"['verilog', 'buaa', 'computer-organization']",None
14,https://github.com/dan-rodrigues/ym2610-pcb.git,2021-01-26 10:31:48+00:00,FPGA-based PCB to control a YM2610 sound synthesis chip.,3,dan-rodrigues/ym2610-pcb,333049757,Verilog,ym2610-pcb,5005,20,2024-04-10 06:09:39+00:00,"['verilog', 'fpga', 'fm-synthesis', 'ym2610', 'pcb', 'audio', 'vgm', 'opn', 'yamaha', 'neo-geo', 'sega-genesis']",None
15,https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab.git,2021-01-19 17:00:14+00:00,"Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.",3,zli87/Integrated_Circuit_Design_Laboratory_IC_Lab,331049928,Verilog,Integrated_Circuit_Design_Laboratory_IC_Lab,30375,16,2024-03-18 05:22:35+00:00,[],None
16,https://github.com/yueyang2000/riscv-cpu.git,2021-02-08 11:38:24+00:00,RISC-V multi cycle CPU. Project of Computer Organization (THU 2020),4,yueyang2000/riscv-cpu,337056181,Verilog,riscv-cpu,31264,16,2024-03-15 11:57:31+00:00,[],None
17,https://github.com/splinedrive/my_sdram.git,2021-02-03 17:48:55+00:00,simple sdram controller,3,splinedrive/my_sdram,335708012,Verilog,my_sdram,6091,15,2023-10-17 03:51:39+00:00,"['verilog', 'sdram', 'controller', 'blackicemx', 'simple', 'ice40']",https://api.github.com/licenses/isc
18,https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor.git,2021-02-13 04:33:29+00:00,I2C Bus monitor on Tang-Nano FPGA,0,kingyoPiyo/Tang-Nano_I2C_Monitor,338496811,Verilog,Tang-Nano_I2C_Monitor,2918,13,2024-04-03 18:16:15+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano.git,2021-02-10 04:24:43+00:00,Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano,7,sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano,337615671,Verilog,LatticeFPGA-CSI2---Jetson-Nano,28,11,2023-12-16 22:59:12+00:00,[],None
20,https://github.com/adithyasunil26/Y86-64-Processor.git,2021-02-07 09:29:09+00:00,A Y86-64 processor implemented using Verilog,5,adithyasunil26/Y86-64-Processor,336748915,Verilog,Y86-64-Processor,2776,11,2024-03-18 19:17:59+00:00,[],https://api.github.com/licenses/mit
21,https://github.com/jaybee-117/Verilog_Codes.git,2021-02-21 15:38:35+00:00,All of my Verilog_HDL codes,0,jaybee-117/Verilog_Codes,340936544,Verilog,Verilog_Codes,361,11,2022-06-16 04:32:47+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/seunghyukcho/pipelined-cpu-verilog.git,2021-02-08 10:50:07+00:00,Verilog implementation of pipelined cpu,1,seunghyukcho/pipelined-cpu-verilog,337043919,Verilog,pipelined-cpu-verilog,599,10,2024-03-11 14:35:53+00:00,"['postech', 'verilog', 'pipeline-cpu']",None
23,https://github.com/Spiritator/FPGA_LeNet5_ws_8x8.git,2021-01-26 06:10:24+00:00,FPGA implement of 8x8 weight stationary systolic array DNN accelerator,4,Spiritator/FPGA_LeNet5_ws_8x8,332989227,Verilog,FPGA_LeNet5_ws_8x8,4418,10,2024-02-28 07:28:34+00:00,[],None
24,https://github.com/bhuvansingla/cs220-computer-organization.git,2021-01-23 08:11:28+00:00,Assignment submissions of the semester 2020-21-II offering of CS220 at IIT Kanpur,1,bhuvansingla/cs220-computer-organization,332159763,Verilog,cs220-computer-organization,515,10,2024-02-19 03:18:45+00:00,"['computer-organization', 'verilog', 'mips', 'spim', 'iitk', 'iit-kanpur']",None
25,https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git,2021-02-10 05:02:31+00:00,,11,kunalg123/sky130RTLDesignAndSynthesisWorkshop,337622356,Verilog,sky130RTLDesignAndSynthesisWorkshop,11203,10,2023-08-08 18:05:46+00:00,[],None
26,https://github.com/kazkojima/lwtrng.git,2021-02-13 01:36:35+00:00,lightweight TRNG core for LiteX,1,kazkojima/lwtrng,338474290,Verilog,lwtrng,287,10,2023-11-28 00:37:30+00:00,[],
27,https://github.com/qmj0923/2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits.git,2021-01-19 09:06:26+00:00,2020Áßã-ÂçóÂ§ßÊï∞ÁîµÂÆûÈ™å,0,qmj0923/2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits,330922002,Verilog,2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits,199611,9,2024-04-12 08:43:24+00:00,[],None
28,https://github.com/sascha-kirch/Bit_Error_Tester.git,2021-01-27 13:12:34+00:00,This project implements a bit error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver compares the internally delayed transmitted signals with received signal and counts up an error counter if their logic levels differ.,0,sascha-kirch/Bit_Error_Tester,333424837,Verilog,Bit_Error_Tester,904,8,2023-09-25 08:40:47+00:00,"['fpga', 'prbs-generator', 'bit-error-rate', 'pll', 'clock-generator', 'verilog']",https://api.github.com/licenses/mit
29,https://github.com/FHDO-ICLAB/Canakari.git,2021-02-03 14:35:49+00:00,CAN 2.0B Controller in VHDL and Verilog ,2,FHDO-ICLAB/Canakari,335653183,Verilog,Canakari,5515,8,2024-04-09 16:13:36+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/ombhilare999/vga-interface-with-TANG-PRIMER-FPGA.git,2021-01-29 19:15:29+00:00,Interfacing Tang primer with VGA display.,0,ombhilare999/vga-interface-with-TANG-PRIMER-FPGA,334240265,Verilog,vga-interface-with-TANG-PRIMER-FPGA,3396,8,2023-10-06 23:15:33+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/kalhorghazal/ARM-Processor.git,2021-02-05 16:19:19+00:00,"ARM Processor, Computer Architecture laboratory, University of Tehran",2,kalhorghazal/ARM-Processor,336323885,Verilog,ARM-Processor,34,8,2023-11-05 11:25:06+00:00,"['arm-processor', 'pipeline', 'verilog-hdl', 'computer-architecture', 'forwarding', 'hazard-detection']",None
32,https://github.com/jg-fossh/Goldschmidt_Integer_Divider_Parallel.git,2021-01-23 18:43:08+00:00,A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined. ,2,jg-fossh/Goldschmidt_Integer_Divider_Parallel,332283315,Verilog,Goldschmidt_Integer_Divider_Parallel,86394,8,2023-07-03 12:59:14+00:00,"['goldschmidt-division', 'goldschmidt-integer-divider', 'verilog', 'verilog-hdl']",
33,https://github.com/ryaanluke/DNN-Hardware-Accelerator.git,2021-02-08 19:57:16+00:00,SystemVerilog files for lab project on a DNN hardware accelerator,3,ryaanluke/DNN-Hardware-Accelerator,337193409,Verilog,DNN-Hardware-Accelerator,14428,8,2024-02-14 02:46:47+00:00,[],None
34,https://github.com/leeds-embedded-systems/ELEC5566M-Resources.git,2021-02-02 14:53:58+00:00,University-provided resources for ELEC5566M: FPGA Design,11,leeds-embedded-systems/ELEC5566M-Resources,335324068,Verilog,ELEC5566M-Resources,1984,8,2024-02-13 14:36:02+00:00,[],None
35,https://github.com/mattvenn/frequency_counter.git,2021-01-24 16:47:16+00:00,Project 2.2 Frequency counter,8,mattvenn/frequency_counter,332501860,Verilog,frequency_counter,51,8,2023-08-22 16:49:49+00:00,"['asic', 'hdl', 'verilog']",https://api.github.com/licenses/apache-2.0
36,https://github.com/paranlee/picoJava-II.git,2021-02-11 02:03:18+00:00,Heritage of Sun Microsystems,0,paranlee/picoJava-II,337906808,Verilog,picoJava-II,11328,8,2024-03-23 17:43:30+00:00,"['java', 'verilog', 'fpga', 'accelerator']",https://api.github.com/licenses/gpl-2.0
37,https://github.com/newaetech/chipwhisperer-husky-fpga.git,2021-02-08 15:14:57+00:00,FPGA design and test files for ChipWhisperer-Husky.,2,newaetech/chipwhisperer-husky-fpga,337116286,Verilog,chipwhisperer-husky-fpga,397426,7,2024-03-23 12:57:25+00:00,[],None
38,https://github.com/amin-norollah/SAFAS.git,2021-02-04 19:30:39+00:00,Secure and Fast FPGA-based Hardware Scheduler for Accelerating Task Scheduling in Multi-core Systems,0,amin-norollah/SAFAS,336061229,Verilog,SAFAS,372,7,2023-09-18 11:45:52+00:00,[],https://api.github.com/licenses/gpl-3.0
39,https://github.com/wang-rq/Experiments-in-Computer-Organization.git,2021-02-03 11:21:11+00:00,ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™åÔºåÂÜÖÊúâmipsÁ®ãÂ∫èËÆæËÆ°„ÄÅÂçïÂë®Êúücpu‰ªøÁúüÂÆûÈ™å„ÄÅÂ§öÂë®Êúücpu‰ªøÁúüÂÆûÈ™å,0,wang-rq/Experiments-in-Computer-Organization,335600647,Verilog,Experiments-in-Computer-Organization,14675,7,2024-04-08 18:26:33+00:00,[],None
40,https://github.com/mfkiwl/E203_dma.git,2021-01-26 20:45:06+00:00,,0,mfkiwl/E203_dma,333212556,,E203_dma,9,7,2023-10-28 04:50:39+00:00,[],None
41,https://github.com/cyjjj/Greedy-Snake-Game.git,2021-02-09 16:44:15+00:00,2019-2020ÊµôÊ±üÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæëËÆæËÆ°Â∞èÁªÑÂ§ß‰Ωú‰∏ö-Âü∫‰∫éÊï∞Â≠óÁ≥ªÁªüÁöÑË¥™ÂêÉËõáÊ∏∏Êàè,1,cyjjj/Greedy-Snake-Game,337470658,Verilog,Greedy-Snake-Game,194,7,2024-01-07 04:51:35+00:00,[],None
42,https://github.com/surfer-rfid/FPGA.git,2021-01-21 08:08:31+00:00,FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA,1,surfer-rfid/FPGA,331558319,Verilog,FPGA,130,6,2023-12-04 13:25:43+00:00,[],
43,https://github.com/mattvenn/gate_level_simulation.git,2021-01-22 15:18:01+00:00,,2,mattvenn/gate_level_simulation,331982853,Verilog,gate_level_simulation,134,6,2022-06-14 07:25:11+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/jedbrooke/FPGA-face-detection.git,2021-02-22 20:28:40+00:00,implementation in verilog rtl for an FPGA to detect the presence of a face in an image,2,jedbrooke/FPGA-face-detection,341328362,Verilog,FPGA-face-detection,10175,6,2023-07-01 07:00:00+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/TaKeTube/FPGA-based-3D-renderer-Project.git,2021-01-19 16:19:30+00:00,üëæ Complete Quartus Project for FPGA-based-3D-renderer,1,TaKeTube/FPGA-based-3D-renderer-Project,331038970,Verilog,FPGA-based-3D-renderer-Project,60598,6,2024-03-28 09:45:55+00:00,"['fpga', '3d-renderer', 'rasterizer']",https://api.github.com/licenses/mit
46,https://github.com/aseddin/3300L_lab_guides.git,2021-02-02 04:01:09+00:00,,14,aseddin/3300L_lab_guides,335163228,Verilog,3300L_lab_guides,3353,6,2024-01-31 23:50:03+00:00,[],None
47,https://github.com/Featherweight-IP/fwperiph-dma.git,2021-01-22 17:51:03+00:00,Provides a simple peripheral-capable DMA engine,2,Featherweight-IP/fwperiph-dma,332021644,Verilog,fwperiph-dma,253,6,2024-02-04 07:06:57+00:00,[],https://api.github.com/licenses/apache-2.0
48,https://github.com/Mohamed-Elesaily/PCIe_specs.git,2021-02-05 15:58:17+00:00,,2,Mohamed-Elesaily/PCIe_specs,336318557,Verilog,PCIe_specs,10986,6,2024-03-25 06:21:32+00:00,[],None
49,https://github.com/mec391/dcdc_mpc.git,2021-02-17 17:27:57+00:00,Implementation of kalman filter-based Model Predictive Controller in FPGA for DC-DC converters used in smart grids,0,mec391/dcdc_mpc,339802316,Verilog,dcdc_mpc,282840,5,2023-05-15 14:52:47+00:00,[],None
50,https://github.com/oscarab/MusicGame.git,2021-01-29 13:51:09+00:00,Âü∫‰∫éfpgaÁöÑÈü≥‰πêÂ∞èÊ∏∏Êàè,2,oscarab/MusicGame,334159341,Verilog,MusicGame,606,5,2024-01-14 13:40:39+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/cyjjj/CPU.git,2021-02-13 17:26:36+00:00,2019-2020ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂÆûÈ™å-ÂçïÂë®Êúü&Â§öÂë®ÊúüCPU,2,cyjjj/CPU,338628695,Verilog,CPU,1719,5,2023-12-13 05:40:10+00:00,[],None
52,https://github.com/Manarabdelaty/Fault-SPM.git,2021-01-28 20:58:54+00:00,SPM with DFT structure automatically injected by Fault,1,Manarabdelaty/Fault-SPM,333942421,Verilog,Fault-SPM,31768,5,2023-06-29 06:45:28+00:00,"['dft', 'fault', 'jtag', 'stuck-at', 'scan-chain']",https://api.github.com/licenses/apache-2.0
53,https://github.com/nctu-ms07/Computer-Organization.git,2021-02-22 09:12:55+00:00,108‰∏ã Ë®àÁÆóÊ©üÁµÑÁπî Computer Organization ÊùéÊØÖÈÉé,0,nctu-ms07/Computer-Organization,341141413,Verilog,Computer-Organization,2109,5,2024-03-08 14:02:25+00:00,"['nctu', 'nycu']",None
54,https://github.com/abdelazeem201/IC-Compiler-Block-Level-Implementation.git,2021-01-25 08:36:28+00:00,IC Compiler Block-Level Implementation,3,abdelazeem201/IC-Compiler-Block-Level-Implementation,332680769,Verilog,IC-Compiler-Block-Level-Implementation,417534,5,2024-03-15 06:59:27+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/tomverbeure/uart2jtag_uart.git,2021-01-29 07:43:10+00:00,Small project to connect UART pins to JTAG UART,1,tomverbeure/uart2jtag_uart,334072588,Verilog,uart2jtag_uart,77,5,2022-06-18 04:00:18+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/dsdnu/FPGA_LSTM.git,2021-02-14 07:01:25+00:00,,1,dsdnu/FPGA_LSTM,338748262,Verilog,FPGA_LSTM,8,5,2023-07-03 18:00:00+00:00,[],None
57,https://github.com/sathvikswaminathan/Single-Cycle-RISC-V-Processor.git,2021-02-22 11:03:15+00:00,"Single Cycle Processor based on the RISC-V ISA. Supports R-type, lw, sw, and beq instructions.",0,sathvikswaminathan/Single-Cycle-RISC-V-Processor,341170931,Verilog,Single-Cycle-RISC-V-Processor,419,5,2024-01-25 06:33:00+00:00,[],None
58,https://github.com/drovak/verilogpdp.git,2021-02-22 02:13:08+00:00,Synthesizable Verilog implementations from original schematics of Digital Equipment Corporation PDP series of computers,1,drovak/verilogpdp,341054166,Verilog,verilogpdp,3055,5,2023-08-28 04:30:18+00:00,[],None
59,https://github.com/Andrew-Hany/FemtoRV32-Piplined-Processor.git,2021-02-09 14:11:24+00:00,The project description of this project was the major project in the Computer Architecture course. It's a RISC-V processor and tested on Nexys A7 kit.,1,Andrew-Hany/FemtoRV32-Piplined-Processor,337425690,Verilog,FemtoRV32-Piplined-Processor,20401,4,2024-01-17 06:38:37+00:00,"['risc-processor', 'riscv32', 'verilog', 'vivado', 'testbench', 'pipeline-cpu']",None
60,https://github.com/IAIK/rebecca.git,2021-02-22 06:59:52+00:00,"REBECCA is a tool for the formal verification of masked cryptographic hardware implementations that, given the netlist of a masked hardware circuit, determines if a correct separation between shares is preserved throughout the circuit.",2,IAIK/rebecca,341108089,Verilog,rebecca,102,4,2022-03-09 02:39:31+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/AmirMohamadBabaee/smart-home-verilog.git,2021-01-23 10:22:55+00:00,,0,AmirMohamadBabaee/smart-home-verilog,332182260,Verilog,smart-home-verilog,23,4,2021-04-11 08:31:56+00:00,[],None
62,https://github.com/howard789/verilog_mnist.git,2021-02-15 00:08:42+00:00,run mnist with verilog ,0,howard789/verilog_mnist,338929354,Verilog,verilog_mnist,227,4,2023-02-13 07:14:09+00:00,[],None
63,https://github.com/cw1997/graphical_card.git,2021-02-14 10:02:42+00:00,a graphical card for displaying text on VGA text mode by D-Sub port,0,cw1997/graphical_card,338775032,Verilog,graphical_card,2735,4,2023-03-25 16:19:35+00:00,"['verilog', 'verilog-project', 'systemverilog-simulation', 'graphical-programming', 'hardware', 'hardware-designs']",https://api.github.com/licenses/apache-2.0
64,https://github.com/djh82uk/8-Bit-Computer.git,2021-02-12 18:38:48+00:00,,0,djh82uk/8-Bit-Computer,338402383,Verilog,8-Bit-Computer,16385,4,2022-11-09 14:17:37+00:00,[],None
65,https://github.com/Fallqs/BUAA-CO-2020.git,2021-02-12 23:31:49+00:00,Explorations on MIPS CPU design,0,Fallqs/BUAA-CO-2020,338457969,Verilog,BUAA-CO-2020,179,4,2024-03-09 10:57:00+00:00,[],None
66,https://github.com/emmapaczkowski/ELEC374.git,2021-01-29 19:44:09+00:00,"The purpose of this project is to design, simulate, implement, and verify a simpleRISC Computer (Mini SRC) consisting of a simple RISC processor, memory, and I/O.",6,emmapaczkowski/ELEC374,334246630,Verilog,ELEC374,118,4,2024-03-12 18:43:26+00:00,"['risc-processor', 'cpu-design']",None
67,https://github.com/arjunrajasekharan/16bit-Sklansky-Adder.git,2021-01-28 06:12:36+00:00,16-bit Slansky Adder design using verilog HDL,1,arjunrajasekharan/16bit-Sklansky-Adder,333663886,Verilog,16bit-Sklansky-Adder,370,4,2023-05-02 14:06:59+00:00,"['sklansky-adder', 'vlsi', 'verilog', 'testbench', 'iverilog', 'gtkwave']",https://api.github.com/licenses/mit
68,https://github.com/lgc0208/electronic_organ.git,2021-01-30 11:54:16+00:00,[Verilog HDL]ÁÆÄÊòìÁîµÂ≠êÁê¥_Âåó‰∫¨ÈÇÆÁîµÂ§ßÂ≠¶2019Á∫ß‰ø°ÈÄöÈô¢Êï∞Â≠óÁîµË∑ØÂÆûÈ™å,0,lgc0208/electronic_organ,334401042,Verilog,electronic_organ,7,4,2023-11-17 06:45:16+00:00,[],None
69,https://github.com/yatharth0610/CS220.git,2021-01-23 09:15:56+00:00,,0,yatharth0610/CS220,332170538,Verilog,CS220,535,4,2024-02-19 03:18:30+00:00,[],None
70,https://github.com/gabrielganzer/VHDL-DesignSynthesis.git,2021-01-24 15:04:41+00:00,"Design & Synthesis of several digital circuits in VHDL and Verilog. Scripting in TCL, simulation with Intel¬Æ ModelSim¬Æ, and synthesis under Synopsys¬Æ DC Ultra‚Ñ¢.",1,gabrielganzer/VHDL-DesignSynthesis,332478607,Verilog,VHDL-DesignSynthesis,7763,4,2023-08-22 03:36:52+00:00,"['vhdl', 'verilog', 'synthesis', 'digital-design', 'rtl', 'scripts', 'tcl', 'polito', 'booth-multiplier', 'register-file', 'windowed-register-file', 'control-unit', 'adder-subtractor', 'physical-design', 'subtractor']",https://api.github.com/licenses/bsd-2-clause
71,https://github.com/RichardPar/SDRAM_Controller_Verilog.git,2021-02-07 11:29:12+00:00,This SDRAM controller is for MT48LC32M16 SDRAM. This module was designed under the assumption that the clock rate is 100MHz. ,1,RichardPar/SDRAM_Controller_Verilog,336769886,Verilog,SDRAM_Controller_Verilog,567,4,2023-06-12 01:30:28+00:00,"['verilog', 'mt48lc32m16', 'sdram']",None
72,https://github.com/ain1084/serial_audio_decoder.git,2021-01-26 16:24:12+00:00,Serial audio data (I2S or Left justified) decoder,2,ain1084/serial_audio_decoder,333144133,Verilog,serial_audio_decoder,11,4,2023-11-27 01:04:39+00:00,"['i2s-audio', 'decoder', 'verilog']",None
73,https://github.com/FarshidNooshi/CE202-Logic-Circuits-Lab.git,2021-01-27 18:00:14+00:00,Manual and Source codes of Logic Circuit Laboratory (Verilog),0,FarshidNooshi/CE202-Logic-Circuits-Lab,333515143,Verilog,CE202-Logic-Circuits-Lab,1243,4,2024-04-02 17:48:36+00:00,"['verilog', 'logic-circuit-laboratory', 'tehran-polytechnic', 'amirkabir-university']",https://api.github.com/licenses/gpl-3.0
74,https://github.com/KireinaHoro/vu9p-playground.git,2021-02-18 11:33:41+00:00,FPGA playground.,1,KireinaHoro/vu9p-playground,340030163,Verilog,vu9p-playground,103419,4,2021-05-07 09:56:13+00:00,[],None
75,https://github.com/AmirAbaskohi/Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog.git,2021-02-05 18:50:36+00:00,This is a hardware implementation of Neural Network for MNIST using verilog.,1,AmirAbaskohi/Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog,336360752,Verilog,Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog,12,3,2023-12-15 15:50:32+00:00,[],None
76,https://github.com/NYU-MLDA/robust-pnr-time.git,2021-02-18 22:36:50+00:00,"Implementation of ASPDAC 2021 paper: ""Read your circuit: Leveraging word embedding to guide logic optimization""",1,NYU-MLDA/robust-pnr-time,340195607,Verilog,robust-pnr-time,124486,3,2023-09-06 07:35:21+00:00,[],https://api.github.com/licenses/bsd-3-clause
77,https://github.com/scarv/hydra.git,2021-02-10 14:35:15+00:00,HYDRA: a multi-core RISC-V with cryptographically useful modes of operation,1,scarv/hydra,337751160,Verilog,hydra,1336,3,2023-10-17 06:22:09+00:00,[],https://api.github.com/licenses/mit
78,https://github.com/hungnguyen3/Ingredient-Decoder.git,2021-02-13 10:36:09+00:00,Provide a solution for shoppers wanting to know more about the ingredients inside the things they buy.,0,hungnguyen3/Ingredient-Decoder,338550460,Verilog,Ingredient-Decoder,150109,3,2023-03-07 07:57:28+00:00,[],https://api.github.com/licenses/mit
79,https://github.com/rakibhn/dnn-trojan.git,2021-02-10 23:38:53+00:00,"This project uses reverse  engineering-based ML  approach for Hardware-Trojan  detection. Here, supervised  Deep Neural Network (DNN) is implemented for  detecting  whether a chip is golden (Trojan-free) or not.",2,rakibhn/dnn-trojan,337883877,Verilog,dnn-trojan,65005,3,2021-07-29 02:05:17+00:00,[],None
80,https://github.com/Bankee-256/CQU_MIPS32.git,2021-01-19 10:49:39+00:00,Hardware design of CQU,0,Bankee-256/CQU_MIPS32,330948360,Verilog,CQU_MIPS32,25,3,2022-05-29 07:25:23+00:00,[],https://api.github.com/licenses/mit
81,https://github.com/thedatabusdotio/testbench-automation.git,2021-01-27 07:04:27+00:00,This repo contains code for the article on testbench automation using python posted at https://thedatabus.io/python-iverilog-verification,0,thedatabusdotio/testbench-automation,333333392,Verilog,testbench-automation,5,3,2022-07-26 17:30:11+00:00,[],None
82,https://github.com/lawrie/ulx3s_z80_trs80.git,2021-01-28 11:45:05+00:00,"The TRS-80 Model 1 for the Ulx3s FPGA Ecp5 board, created from the Z80 template",0,lawrie/ulx3s_z80_trs80,333741808,Verilog,ulx3s_z80_trs80,149,3,2023-10-11 10:07:25+00:00,[],None
83,https://github.com/abdelazeem201/Mini-Stereo-Digital-Audio-Processor-MSDAP.git,2021-01-21 14:09:56+00:00,"This is a project of ASIC. MSDAP is a low-cost, low-power and application specific mini stereo digital audio processor used in a hearing aid. The main function of this processor is a two-channel, 256 order, finite impulse response (FIR) digital filter. It receives 16 bits voice data(sampled at 50 kHz) and computes the FIR result at the speed of 25.MHz.",0,abdelazeem201/Mini-Stereo-Digital-Audio-Processor-MSDAP,331647849,Verilog,Mini-Stereo-Digital-Audio-Processor-MSDAP,16580,3,2022-08-04 14:37:37+00:00,[],None
84,https://github.com/crlarsen/fp_mul.git,2021-02-11 17:37:45+00:00,Parameterized Verilog code to build a multiply circuit for all four IEEE 754 binary floating point formats.,0,crlarsen/fp_mul,338102862,Verilog,fp_mul,1386,3,2023-11-02 16:04:33+00:00,[],None
85,https://github.com/Peter-Peng-Su/Communication-between-two-FPGAs-base-on-ARINC429-protocal.git,2021-01-21 07:49:34+00:00,"This code is running on Cyclone IV E development board. Users are allowed to input the number that are going to send. The number will display on Nixie tube. Users can set the ""wrong"" lower frequency in order to observer conveniently. ",0,Peter-Peng-Su/Communication-between-two-FPGAs-base-on-ARINC429-protocal,331553969,Verilog,Communication-between-two-FPGAs-base-on-ARINC429-protocal,12,3,2022-07-30 11:59:29+00:00,[],None
86,https://github.com/microuzi9797/ICDesign2020.git,2021-02-10 17:43:40+00:00,NTU EE 109-1 Integrated Circuit Design,1,microuzi9797/ICDesign2020,337803947,Verilog,ICDesign2020,18487,3,2021-11-23 23:43:18+00:00,[],None
87,https://github.com/TCLbasedVSDFLOW2021/TCLbasedVSDflow_Internship2021.git,2021-02-10 15:17:34+00:00,"The internship to develop IP/VLSI system design flow at $0 cost using opensource EDA tools are being organized by https://www.vlsisystemdesign.com/ip/ . This is very good opportunity to develop skillset by doing projects on your own and implement ideas. The project topic is ""TCL based 'vsdflow' for OpenLANE/Sky130"" wherein VLSI system design flow (RTL to GDSII) needs to be developed using TCL scripting on OpenLANE platform using Google's free process design kit (PDK) sky130A.",1,TCLbasedVSDFLOW2021/TCLbasedVSDflow_Internship2021,337763320,Verilog,TCLbasedVSDflow_Internship2021,3705,3,2022-02-10 05:57:29+00:00,[],None
88,https://github.com/ain1084/spdif_frame_encoder.git,2021-01-29 18:08:26+00:00,S/PDIF frame encoder.,1,ain1084/spdif_frame_encoder,334225170,Verilog,spdif_frame_encoder,18,3,2023-08-23 07:41:13+00:00,"['spdif', 'encoder', 'audio']",None
89,https://github.com/gyx3598/AMBA_AXI_AHB_APB.git,2021-01-27 03:48:49+00:00,,1,gyx3598/AMBA_AXI_AHB_APB,333295830,Verilog,AMBA_AXI_AHB_APB,19176,3,2023-05-22 11:18:00+00:00,[],None
90,https://github.com/chnjstyj/cache.git,2021-02-02 13:37:38+00:00,cpuÁöÑcacheÂíåcacheÊéßÂà∂Âô®,0,chnjstyj/cache,335300862,Verilog,cache,13,3,2023-06-17 02:44:29+00:00,[],None
91,https://github.com/cong258258/riscv-cpu-verilog-code.git,2021-02-10 15:30:07+00:00,Â§ß‰∫å‰∏äÂ≠¶Êúü MS108Â§ß‰Ωú‰∏öÔºåverilogÂÆûÁé∞‰∫îÁ∫ßÊµÅÊ∞¥cpu,2,cong258258/riscv-cpu-verilog-code,337766866,Verilog,riscv-cpu-verilog-code,175,3,2023-01-11 09:02:02+00:00,[],None
92,https://github.com/MiSTer-devel/VC4000_MiSTer.git,2021-02-18 22:46:50+00:00,Interton VC4000 game console,1,MiSTer-devel/VC4000_MiSTer,340197369,Verilog,VC4000_MiSTer,1581,3,2022-08-28 15:44:46+00:00,[],https://api.github.com/licenses/gpl-2.0
93,https://github.com/Mohamed-Ammar/Arithmetic_Circuits.git,2021-01-30 02:09:00+00:00,,0,Mohamed-Ammar/Arithmetic_Circuits,334308168,Verilog,Arithmetic_Circuits,574,3,2022-10-19 08:26:07+00:00,[],None
94,https://github.com/HateHanzo/ahb2sram.git,2021-02-05 03:37:55+00:00,,0,HateHanzo/ahb2sram,336154769,Verilog,ahb2sram,2956,3,2023-01-18 17:19:13+00:00,[],None
95,https://github.com/lawrie/ulx3s_z80_template.git,2021-01-19 09:19:15+00:00,Template for Z80 computer on the Ulx3s FPGA board,1,lawrie/ulx3s_z80_template,330925257,Verilog,ulx3s_z80_template,261,3,2022-07-18 18:26:55+00:00,[],None
96,https://github.com/gurbaaz27/cs220a-verilog-design-assignments.git,2021-01-22 20:24:59+00:00,"Verilog and MIPS codes of design assignments course CS220, Spring 2021 IITK. ",0,gurbaaz27/cs220a-verilog-design-assignments,332054611,Verilog,cs220a-verilog-design-assignments,1507,3,2023-03-04 09:17:53+00:00,[],None
97,https://github.com/go4retro/UltiMEM.git,2021-01-24 07:05:01+00:00,8 Megabyte FLASH ROM/1 Megabyte SRAM VIC-20 Memory Expansion,1,go4retro/UltiMEM,332387864,Verilog,UltiMEM,804,3,2021-02-25 20:28:14+00:00,[],None
98,https://github.com/YoussefAbaas/Pci-Target-Device.git,2021-02-11 18:24:58+00:00,,0,YoussefAbaas/Pci-Target-Device,338115118,Verilog,Pci-Target-Device,716,2,2023-05-17 05:28:52+00:00,[],None
99,https://github.com/GradyThompson/cpen391team11.git,2021-02-09 22:50:58+00:00,,2,GradyThompson/cpen391team11,337557917,Verilog,cpen391team11,96672,2,2022-09-30 06:13:24+00:00,[],None
100,https://github.com/gokberkakdeniz/verilog-mips-single-cycle.git,2021-02-05 14:10:27+00:00,A MIPS-like Single Cycle CPU implementation in Verilog,0,gokberkakdeniz/verilog-mips-single-cycle,336290154,Verilog,verilog-mips-single-cycle,332,2,2023-03-07 11:30:28+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/MiSTer-devel/ChannelF_MiSTer.git,2021-02-06 23:46:04+00:00,Fairchild Channel F core for MiSTer,2,MiSTer-devel/ChannelF_MiSTer,336660560,Verilog,ChannelF_MiSTer,1641,2,2021-11-02 10:02:30+00:00,[],https://api.github.com/licenses/gpl-2.0
102,https://github.com/galich1/Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network.git,2021-02-10 16:17:05+00:00,"Zavr≈°ni rad, FER 2019",1,galich1/Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network,337779902,Verilog,Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network,21292,2,2023-08-29 06:17:05+00:00,[],None
103,https://github.com/mahlashrifi/SmartHouseProject.git,2021-01-20 11:15:53+00:00,,1,mahlashrifi/SmartHouseProject,331282802,Verilog,SmartHouseProject,61,2,2021-02-13 09:10:43+00:00,[],None
104,https://github.com/qinchuanhui/SJTU-CS-project.git,2021-02-08 14:38:05+00:00,"The projects of some undergraduate courses of CSE, SJTU ",0,qinchuanhui/SJTU-CS-project,337105388,Verilog,SJTU-CS-project,5991,2,2024-02-14 17:42:36+00:00,['sjtu'],None
105,https://github.com/jerry-chandler/Jerry_ZJU_EE_junior1.git,2021-01-21 10:32:23+00:00,ÊµôÊ±üÂ§ßÂ≠¶‰ø°ÁîµÂ≠¶Èô¢EEÂ§ß‰∏â‰∏äÂ≠¶ÊúüÈÉ®ÂàÜËØæÁ®ãËá™Â∑±Êï¥ÁêÜÁöÑËµÑÊñôÔºàÊó†ËÄÉËØïÈ¢òÔºåÂè™ÊúâËµÑÊñôÔºâ,1,jerry-chandler/Jerry_ZJU_EE_junior1,331593490,Verilog,Jerry_ZJU_EE_junior1,163457,2,2022-12-25 06:18:36+00:00,[],None
106,https://github.com/Baldanos/ecpix5-blinky.git,2021-02-10 19:33:37+00:00,,0,Baldanos/ecpix5-blinky,337832409,Verilog,ecpix5-blinky,1,2,2021-03-05 16:05:33+00:00,[],None
107,https://github.com/PrincetonUniversity/ILA_AXI_Protocol.git,2021-02-22 02:29:52+00:00,,0,PrincetonUniversity/ILA_AXI_Protocol,341057266,Verilog,ILA_AXI_Protocol,233,2,2022-05-02 01:13:27+00:00,[],None
108,https://github.com/Ian2123/Verilog-Labs.git,2021-02-03 18:39:44+00:00,"This is a collection of some more complex verilog circuits including some pipelined adders, 3:8 decoder, and more ROM circuits.",0,Ian2123/Verilog-Labs,335720616,Verilog,Verilog-Labs,6,2,2022-05-23 04:18:05+00:00,[],None
109,https://github.com/PassantSamirkh/RISC-V-Implementation.git,2021-02-13 01:05:34+00:00,,0,PassantSamirkh/RISC-V-Implementation,338470564,Verilog,RISC-V-Implementation,52,2,2022-08-03 02:54:08+00:00,[],None
110,https://github.com/mayshin10/FPU.git,2021-02-19 20:23:56+00:00,"FPU(Floating Point Unit) design, following IEEE 754.",0,mayshin10/FPU,340481040,Verilog,FPU,3207,2,2022-10-30 18:16:25+00:00,[],None
111,https://github.com/MmahdiM79/Smart-Home.git,2021-02-10 05:44:46+00:00,some simple modules in Verilog for a simple smart house,0,MmahdiM79/Smart-Home,337629548,Verilog,Smart-Home,14,2,2021-04-23 14:36:28+00:00,[],None
112,https://github.com/viktor-prutyanov/fpga-ir.git,2021-02-14 01:43:45+00:00,IR receiver with UART interface,0,viktor-prutyanov/fpga-ir,338708304,Verilog,fpga-ir,10,2,2023-08-03 04:42:43+00:00,"['fpga', 'ir-receiver', 'remote-control', 'verilog']",https://api.github.com/licenses/mit
113,https://github.com/shalan/Caravel_EL2_SoC.git,2021-01-23 14:09:10+00:00,,3,shalan/Caravel_EL2_SoC,332225490,Verilog,Caravel_EL2_SoC,681758,2,2021-04-26 11:45:30+00:00,[],https://api.github.com/licenses/apache-2.0
114,https://github.com/Xiangze-Li/ThinPad_2020.git,2021-02-08 10:08:49+00:00,,1,Xiangze-Li/ThinPad_2020,337033324,Verilog,ThinPad_2020,13268,2,2023-10-08 03:17:51+00:00,[],None
115,https://github.com/Prajjw4l/Floating-Point-ALU-32-bit.git,2021-02-14 10:47:35+00:00,"Floating Point ALU perming Addition , subtraction , division, multiplication",1,Prajjw4l/Floating-Point-ALU-32-bit,338782683,Verilog,Floating-Point-ALU-32-bit,171,2,2023-07-26 20:33:00+00:00,[],None
116,https://github.com/mfkiwl/ArmleoCPU.git,2021-02-07 21:51:00+00:00,RISC-V RV32IM compatible CPU created from scratch. Includes MMU and D/I-Caches,0,mfkiwl/ArmleoCPU,336897723,,ArmleoCPU,1356,2,2023-10-19 13:17:39+00:00,[],None
117,https://github.com/RISCuinho/LibFPGA.git,2021-02-08 17:26:43+00:00,"Minha biblioteca de m√≥dulos √∫til a qualquer projeto com FPGA, de PLL, Gerador de n√∫meros pseudo aleat√≥rios, controladores externos, entre outros.",1,RISCuinho/LibFPGA,337154259,Verilog,LibFPGA,497,2,2024-03-26 18:44:29+00:00,"['rtos', 'risc-v', 'fpga', 'library']",https://api.github.com/licenses/lgpl-2.1
118,https://github.com/neptuno-fpga/Arcade-DOUBLE_DRAGON_HARDWARE.git,2021-02-11 19:31:40+00:00,,0,neptuno-fpga/Arcade-DOUBLE_DRAGON_HARDWARE,338131347,Verilog,Arcade-DOUBLE_DRAGON_HARDWARE,6941,2,2021-10-22 22:21:38+00:00,[],https://api.github.com/licenses/agpl-3.0
119,https://github.com/jamieiles/a5-1-wb-macro.git,2021-02-19 08:20:08+00:00,A5/1 Wishbone macro for Caravel ZeroToAsic group submission,2,jamieiles/a5-1-wb-macro,340302627,Verilog,a5-1-wb-macro,17874,2,2023-07-20 03:50:30+00:00,[],https://api.github.com/licenses/apache-2.0
120,https://github.com/fiberhood/caravel_MorphleLogic.git,2021-01-28 22:34:27+00:00,Morphle Logic Large V1.0,1,fiberhood/caravel_MorphleLogic,333974016,Verilog,caravel_MorphleLogic,1963942,2,2021-05-04 23:25:59+00:00,[],https://api.github.com/licenses/apache-2.0
121,https://github.com/Ian2123/Verilog-Assignments.git,2021-02-03 18:19:20+00:00,"This repository contains a collection of various verilog assignments I have worked on in previous classes and labs. Included are D-flipflop, MUX, FSM, ROM modules, and more.",0,Ian2123/Verilog-Assignments,335715576,Verilog,Verilog-Assignments,6,2,2022-05-23 04:17:58+00:00,[],None
122,https://github.com/akifkartal03/CSE331-Computer-Organization.git,2021-02-05 08:00:06+00:00,,0,akifkartal03/CSE331-Computer-Organization,336203390,Verilog,CSE331-Computer-Organization,5282,2,2022-03-19 23:17:33+00:00,[],https://api.github.com/licenses/mit
123,https://github.com/abhishek2002228/RISCV-Processors.git,2021-02-18 22:32:06+00:00,,0,abhishek2002228/RISCV-Processors,340194764,Verilog,RISCV-Processors,668,2,2021-07-12 11:33:37+00:00,[],None
124,https://github.com/Featherweight-IP/fwuart-16550.git,2021-01-28 17:36:04+00:00,UART 16550 packaged for featherweight IP,0,Featherweight-IP/fwuart-16550,333835478,Verilog,fwuart-16550,181,2,2022-09-12 09:19:11+00:00,[],https://api.github.com/licenses/apache-2.0
125,https://github.com/meiyizheng/sound-specturm-analyzer.git,2021-02-15 22:00:21+00:00,FFT algorithm coded in Verilog. ,0,meiyizheng/sound-specturm-analyzer,339218630,Verilog,sound-specturm-analyzer,5,2,2023-12-09 13:50:07+00:00,[],None
126,https://github.com/t4rcisio/Arquivos_Verilog.git,2021-02-15 01:42:27+00:00,"Processador nano-Risc, controlaor de display, e muito mais...",0,t4rcisio/Arquivos_Verilog,338942340,Verilog,Arquivos_Verilog,5399,2,2022-04-16 21:36:59+00:00,"['fpga', 'verilog', 'vhdl', 'intel', 'altera-fpga', 'quartus']",None
127,https://github.com/jpinedaa/Single-Cycle-CPU.git,2021-01-23 23:16:17+00:00,,0,jpinedaa/Single-Cycle-CPU,332327634,Verilog,Single-Cycle-CPU,229,2,2022-09-26 06:57:20+00:00,[],None
128,https://github.com/MrPenguins/SUSTech-CS202-ComputerOrganization-2021spring.git,2021-01-19 04:20:40+00:00,The lab practice and homework in CS202: ComputerOrganization 2021spring.,0,MrPenguins/SUSTech-CS202-ComputerOrganization-2021spring,330862149,Verilog,SUSTech-CS202-ComputerOrganization-2021spring,12602,2,2023-05-18 06:33:56+00:00,[],None
129,https://github.com/brad-newby/Image_Recognition_Neural_Net_Node.git,2021-01-21 16:28:21+00:00,This is a project for a university course in which I made a node of a neural net that can recognize a hand written character. The project utilizes Verliog and Vivado. The node is made up of a Multiplier Accumulator and a sigmoid block. The node uses the files digits_hex and weights_hex as inputs.,0,brad-newby/Image_Recognition_Neural_Net_Node,331686379,Verilog,Image_Recognition_Neural_Net_Node,7050,2,2022-02-24 07:42:32+00:00,[],None
130,https://github.com/jh0011/CE2003-Labs.git,2021-02-01 11:30:07+00:00,,0,jh0011/CE2003-Labs,334927970,Verilog,CE2003-Labs,537,2,2023-04-17 10:43:00+00:00,[],None
131,https://github.com/Ryan-Lukas/VerilogDesign-fpga-implemnted-chess-game.git,2021-01-24 21:10:18+00:00, Designed and modeled CPU architecture within a FPGA using Verilog to implement a modern digital chess game,0,Ryan-Lukas/VerilogDesign-fpga-implemnted-chess-game,332556750,Verilog,VerilogDesign-fpga-implemnted-chess-game,527,2,2022-08-12 19:57:37+00:00,[],None
132,https://github.com/Kirill-Anufriev/Ethernet-1G.git,2021-01-26 16:49:37+00:00,"Example of verilog-2001 code for realization Ethernet 1G receive/transmit UDP, ICMP, IP data on Virtex6 MAC IP.",4,Kirill-Anufriev/Ethernet-1G,333151489,Verilog,Ethernet-1G,91,2,2023-08-09 15:49:36+00:00,[],None
133,https://github.com/PassantSamirkh/RISC-V-Implementation-Piplined.git,2021-02-21 10:36:46+00:00,,0,PassantSamirkh/RISC-V-Implementation-Piplined,340875173,Verilog,RISC-V-Implementation-Piplined,17,2,2022-08-03 02:54:14+00:00,[],None
134,https://github.com/danjapapajani/djverilog.git,2021-01-20 02:04:34+00:00,"Final project for ECE241, Fall 2017",0,danjapapajani/djverilog,331164848,Verilog,djverilog,343,1,2021-11-10 19:27:15+00:00,[],None
135,https://github.com/ME-IRL/VGArty.git,2021-02-15 21:41:53+00:00,VGA on the Arty A7 via serial,0,ME-IRL/VGArty,339214846,Verilog,VGArty,88,1,2021-03-05 16:02:16+00:00,[],https://api.github.com/licenses/gpl-3.0
136,https://github.com/alainlou/pong.git,2021-02-15 16:10:38+00:00,"no software, no cap",0,alainlou/pong,339132271,Verilog,pong,83558,1,2022-06-07 12:21:34+00:00,[],None
137,https://github.com/Joshua1227/kmeans-verilog.git,2021-02-04 11:41:52+00:00,,0,Joshua1227/kmeans-verilog,335936319,Verilog,kmeans-verilog,18,1,2022-09-26 20:56:28+00:00,[],https://api.github.com/licenses/apache-2.0
138,https://github.com/i-arihant/AES.git,2021-01-29 17:28:15+00:00,AES Encryption,0,i-arihant/AES,334215751,Verilog,AES,5,1,2021-01-29 17:30:06+00:00,[],None
139,https://github.com/bind-TIAN/computer_organization_P6_Final-Version.git,2021-01-30 08:16:00+00:00,,0,bind-TIAN/computer_organization_P6_Final-Version,334362832,Verilog,computer_organization_P6_Final-Version,25,1,2023-09-03 03:08:36+00:00,[],None
140,https://github.com/hanji91/stratus_20210201.git,2021-02-01 10:54:19+00:00,,1,hanji91/stratus_20210201,334918787,Verilog,stratus_20210201,20595,1,2021-04-30 05:49:04+00:00,[],None
141,https://github.com/lorehndz/LorenaHernandez.git,2021-01-26 02:09:46+00:00,sistemas digitales ,0,lorehndz/LorenaHernandez,332943478,Verilog,LorenaHernandez,22,1,2021-04-16 04:18:38+00:00,[],None
142,https://github.com/abisubramanya27/PatternMatching_Peripheral.git,2021-02-09 17:26:43+00:00,Computer Organisation Project for EE2003,0,abisubramanya27/PatternMatching_Peripheral,337482060,Verilog,PatternMatching_Peripheral,1017,1,2022-03-11 05:43:20+00:00,"['computer-architecture', 'hardware-acceleration', 'verilog', 'riscv32', 'qemu']",None
143,https://github.com/Diwanga/Single-Cycle-Processor-with-Memory-Hierarchy.git,2021-02-08 22:05:48+00:00,"This is 8-bit single-cycle processor which includes an ALU, a register file and control logic with  a memory sub-system which includes Data Cache and Memory ,Instruction Cache and Memory  using Verilog HDL.",0,Diwanga/Single-Cycle-Processor-with-Memory-Hierarchy,337222448,Verilog,Single-Cycle-Processor-with-Memory-Hierarchy,2481,1,2021-09-16 19:46:14+00:00,[],None
144,https://github.com/UART-Rockers/UART-Design-and-Verification.git,2021-02-06 14:05:46+00:00,This repository consists of all the files related to the design and verification of UART protocol. ,0,UART-Rockers/UART-Design-and-Verification,336551505,Verilog,UART-Design-and-Verification,305,1,2021-08-13 15:47:20+00:00,[],None
145,https://github.com/pmassolino/hw-friet.git,2021-01-21 15:40:23+00:00,FRIET authenticated encryption hardware implementation compatible with NIST LWC,1,pmassolino/hw-friet,331673281,Verilog,hw-friet,242,1,2021-07-26 20:09:20+00:00,[],
146,https://github.com/ghanimmustafa/Modular-Multiplication-.git,2021-02-08 21:33:12+00:00,Implementation & verification of Modular Multiplication algorithm which is widely used in cryptography. ,0,ghanimmustafa/Modular-Multiplication-,337215536,Verilog,Modular-Multiplication-,2,1,2022-10-10 08:32:55+00:00,[],None
147,https://github.com/arashsm79/mips-hdl.git,2021-02-06 07:31:02+00:00,Single-cycle and multi-cycle implementation of a subset of MIPS instruction set,0,arashsm79/mips-hdl,336481487,Verilog,mips-hdl,516,1,2022-01-04 05:15:43+00:00,"['mips', 'single-cycle', 'multi-cycle', 'assembly', 'mips-architecture', 'mips-cpu', 'cpu-design', 'verilog', 'hdl']",https://api.github.com/licenses/gpl-3.0
148,https://github.com/RazerKev/Computer_Arc_Section3_Group7.git,2021-02-11 15:16:32+00:00,Lab #2,0,RazerKev/Computer_Arc_Section3_Group7,338065319,Verilog,Computer_Arc_Section3_Group7,12781,1,2022-10-11 19:50:42+00:00,[],None
149,https://github.com/XabierFernandez/MyVerilogProjects.git,2021-01-29 20:03:29+00:00,My projects for verilog language,0,XabierFernandez/MyVerilogProjects,334250717,Verilog,MyVerilogProjects,305,1,2022-11-07 19:45:56+00:00,[],None
150,https://github.com/Bayer04Leverkusen/Verilog-MIPS-single-cycle-CPU.git,2021-01-27 08:07:35+00:00,,0,Bayer04Leverkusen/Verilog-MIPS-single-cycle-CPU,333347864,Verilog,Verilog-MIPS-single-cycle-CPU,339,1,2021-11-16 12:33:28+00:00,[],None
151,https://github.com/Dimonij/B1_SCFIFO.git,2021-01-27 19:30:48+00:00,,0,Dimonij/B1_SCFIFO,333537372,Verilog,B1_SCFIFO,432,1,2022-06-05 17:12:33+00:00,[],None
152,https://github.com/VasiliyTurchenko/d3_28.git,2021-01-23 17:52:22+00:00,,0,VasiliyTurchenko/d3_28,332273042,Verilog,d3_28,477,1,2021-04-08 23:27:52+00:00,[],None
153,https://github.com/Serene-shixinyi/RISCV-CPU.git,2021-01-23 08:19:52+00:00,RISC-V CPU with 5-stage pipeline,0,Serene-shixinyi/RISCV-CPU,332161194,Verilog,RISCV-CPU,1393,1,2022-02-15 02:58:24+00:00,[],None
154,https://github.com/suoglu/MCP4725.git,2021-01-24 23:25:17+00:00,Interface module for MCP4725 DAC,0,suoglu/MCP4725,332579267,Verilog,MCP4725,30,1,2023-05-23 20:51:25+00:00,"['fpga', 'verilog', 'mcp4725', 'dac']",
155,https://github.com/Ekate-Sa/verilog-study.git,2021-01-27 15:27:47+00:00,"The repository contains some finished excercises from ""Verilog HDL: A Guide to Digital Design and Synthesis"" by Samir Palnitkar and ""Digital Design and Computer Architecture"" by David Harris and Sarah Harris.",0,Ekate-Sa/verilog-study,333467676,Verilog,verilog-study,92,1,2023-08-23 07:01:30+00:00,[],None
156,https://github.com/mtootoonchi/ECE_3300L_LAB1.git,2021-02-16 07:21:56+00:00,,0,mtootoonchi/ECE_3300L_LAB1,339316127,Verilog,ECE_3300L_LAB1,1104,1,2021-02-22 06:37:49+00:00,[],None
157,https://github.com/ursonor99/PESURV.git,2021-02-20 15:50:01+00:00,capstone project ,2,ursonor99/PESURV,340691517,Verilog,PESURV,542,1,2021-09-24 23:03:53+00:00,[],None
158,https://github.com/efabless/caravel_fasoc.git,2021-02-17 19:48:51+00:00,,3,efabless/caravel_fasoc,339838402,Verilog,caravel_fasoc,265070,1,2021-10-13 20:52:22+00:00,[],https://api.github.com/licenses/apache-2.0
159,https://github.com/johnzja/PolarDecoder.git,2021-02-22 00:40:38+00:00,"PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.",0,johnzja/PolarDecoder,341037817,Verilog,PolarDecoder,51,1,2024-01-16 08:42:35+00:00,"['verilog', 'fpga', 'polar-codes']",None
160,https://github.com/Manarabdelaty/Caravel_Fault_SPM.git,2021-02-01 10:38:36+00:00,,2,Manarabdelaty/Caravel_Fault_SPM,334914886,Verilog,Caravel_Fault_SPM,318573,1,2021-04-29 20:56:45+00:00,[],https://api.github.com/licenses/apache-2.0
161,https://github.com/annngineer/hw_tester.git,2021-02-02 16:18:20+00:00,Hardware tester based on GRLIB library and GDB debug concept,1,annngineer/hw_tester,335349352,Verilog,hw_tester,26,1,2021-11-23 15:02:51+00:00,[],https://api.github.com/licenses/gpl-3.0
162,https://github.com/imchristina/pipelined-mandelbrot.git,2021-02-01 00:16:25+00:00,,0,imchristina/pipelined-mandelbrot,334786045,Verilog,pipelined-mandelbrot,74,1,2021-06-10 18:17:02+00:00,"['mandelbrot', 'verilog', 'fpga']",None
163,https://github.com/piotr-binkowski/atx040-soc.git,2021-02-01 21:06:05+00:00,FPGA SoC for ATX040 board,1,piotr-binkowski/atx040-soc,335084064,Verilog,atx040-soc,125,1,2023-10-07 15:04:51+00:00,[],None
164,https://github.com/jadenliu12/Multifunctional-Clock.git,2021-02-05 13:53:36+00:00,"A clock that can tell what day is it today by making whichever slot lights up, it also have other basic features such as alarm, stopwatch and timer.",0,jadenliu12/Multifunctional-Clock,336285831,Verilog,Multifunctional-Clock,21891,1,2023-02-25 11:22:26+00:00,[],None
165,https://github.com/CPEN-391-TEAM-7/DE1_Computer.git,2021-02-04 21:06:39+00:00,,0,CPEN-391-TEAM-7/DE1_Computer,336082581,Verilog,DE1_Computer,21640,1,2022-09-09 03:25:16+00:00,[],None
166,https://github.com/ToshikiRen/Decryption-Modules.git,2021-02-18 07:13:52+00:00,"Caesar, Scytale and Zigzag decryption in Verilog",0,ToshikiRen/Decryption-Modules,339966445,Verilog,Decryption-Modules,264,1,2021-03-05 20:43:04+00:00,[],https://api.github.com/licenses/mit
167,https://github.com/narsan/HealthcareSystem.git,2021-02-11 09:50:52+00:00,Logic Circuits Lab project implemented in Verilog,0,narsan/HealthcareSystem,337987531,Verilog,HealthcareSystem,11,1,2021-02-11 09:52:13+00:00,[],None
168,https://github.com/elecbrick/a2fomu.git,2021-02-11 21:14:11+00:00,,0,elecbrick/a2fomu,338154588,Verilog,a2fomu,531,1,2021-08-17 04:13:27+00:00,[],https://api.github.com/licenses/bsd-2-clause
169,https://github.com/HazemAbdo/SPI-Interface.git,2021-02-15 22:52:12+00:00,Design and implement the following components of the SPI using verilog,0,HazemAbdo/SPI-Interface,339228953,Verilog,SPI-Interface,724,1,2021-02-17 15:29:57+00:00,[],None
170,https://github.com/bind-TIAN/computer_organization_P5_Final-Version.git,2021-01-30 08:02:27+00:00,,0,bind-TIAN/computer_organization_P5_Final-Version,334360514,Verilog,computer_organization_P5_Final-Version,65,1,2023-09-05 10:06:27+00:00,[],None
171,https://github.com/BelmY/SDRMS-fpga-tb-eval.git,2021-01-30 10:08:41+00:00,,0,BelmY/SDRMS-fpga-tb-eval,334382210,Verilog,SDRMS-fpga-tb-eval,882,1,2022-03-25 00:45:13+00:00,[],None
172,https://github.com/zding1016/NJU-DDPP-Experiments.git,2021-01-28 13:35:19+00:00,,0,zding1016/NJU-DDPP-Experiments,333769050,Verilog,NJU-DDPP-Experiments,162721,1,2021-04-28 10:48:17+00:00,[],https://api.github.com/licenses/mit
173,https://github.com/kaidegit/EETreeWinter.git,2021-02-19 12:01:53+00:00,a  multiply fpga project for Step FPGA,0,kaidegit/EETreeWinter,340356329,Verilog,EETreeWinter,1629,1,2022-06-17 08:27:40+00:00,[],https://api.github.com/licenses/apache-2.0
174,https://github.com/ultimatedilip/4-bit-wallace.git,2021-02-18 10:21:02+00:00,A 4x4 wallace tree multiplier,0,ultimatedilip/4-bit-wallace,340011889,Verilog,4-bit-wallace,3,1,2023-05-22 12:35:10+00:00,[],None
175,https://github.com/Godsavelain/HITWH_NSCSCC2021.git,2021-02-07 07:36:57+00:00,,0,Godsavelain/HITWH_NSCSCC2021,336729701,Verilog,HITWH_NSCSCC2021,374,1,2021-08-02 17:13:30+00:00,[],None
176,https://github.com/DiscreteVic/Simple-8bit-CPU-Verilog.git,2021-01-24 20:23:43+00:00,Verilog implementation of a Simple 8-bit CPU ONLY FOR LEARNING,0,DiscreteVic/Simple-8bit-CPU-Verilog,332547763,Verilog,Simple-8bit-CPU-Verilog,57792,1,2021-07-11 22:13:44+00:00,[],None
177,https://github.com/Pruth11/Dobby_RISCV.git,2021-01-22 08:55:30+00:00,A RISC-V processor design from specifications to gds generation.,0,Pruth11/Dobby_RISCV,331889965,Verilog,Dobby_RISCV,2494,1,2022-07-01 07:38:32+00:00,[],None
178,https://github.com/Abdelrhman-CaT/Verilog-PCI-target-device.git,2021-01-21 18:48:47+00:00,A simulation for PCI target device interaction with master PCI device using verilog,0,Abdelrhman-CaT/Verilog-PCI-target-device,331722772,Verilog,Verilog-PCI-target-device,5,1,2023-05-17 05:13:24+00:00,[],None
179,https://github.com/harshreddyP/vsdstdcelldesign.git,2021-01-25 09:28:46+00:00,,0,harshreddyP/vsdstdcelldesign,332694281,Verilog,vsdstdcelldesign,24655,1,2023-10-01 17:55:47+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/ashwin2802/CS220.git,2021-01-25 16:18:16+00:00,Verilog Design Assignments.,0,ashwin2802/CS220,332806997,Verilog,CS220,177,1,2023-02-16 18:00:27+00:00,[],None
181,https://github.com/Brayton-Han/Digital-Logic-Design.git,2021-02-01 13:24:21+00:00,Course labs,0,Brayton-Han/Digital-Logic-Design,334957615,Verilog,Digital-Logic-Design,5377,1,2022-01-23 08:17:36+00:00,[],None
182,https://github.com/sky-orion/Level-6-Pipeline-MIPS-Processor.git,2021-02-01 02:45:06+00:00,"Êï∞Â≠óÈÄªËæë‰∏éÂæÆÂûãÂ§ÑÁêÜÂô®ËÆæËÆ°ËØæÁ®ãËÆæËÆ°Ôºå6Á∫ßÊµÅÊ∞¥Á∫ømipsÂ§ÑÁêÜÂô®,ÂèØ‰ª•ËøõË°å Ë°åÂàó‰∫§ÁªáÔºåÂç∑ÁßØËøêÁÆó",1,sky-orion/Level-6-Pipeline-MIPS-Processor,334811094,Verilog,Level-6-Pipeline-MIPS-Processor,1450,1,2023-03-29 09:15:59+00:00,[],None
183,https://github.com/mfkiwl/multi_layer_perceptron_verilog.git,2021-01-27 16:44:37+00:00,,0,mfkiwl/multi_layer_perceptron_verilog,333494765,,multi_layer_perceptron_verilog,45,1,2023-04-17 22:50:50+00:00,[],None
184,https://github.com/jborza/tang_metronome.git,2021-01-31 20:09:10+00:00,,0,jborza/tang_metronome,334746522,Verilog,tang_metronome,6,1,2021-04-29 21:57:31+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/soahnk/Vending-Machine.git,2021-02-21 00:48:50+00:00,Code to create a vending machine using State Machine in Verilog,0,soahnk/Vending-Machine,340786655,Verilog,Vending-Machine,45,1,2021-07-28 06:59:58+00:00,[],None
186,https://github.com/HybridJoy/ToyProject-MipsCpu.git,2021-01-23 13:05:10+00:00,The Hardware Integrated Design course project code about five stage pipeline CPU,0,HybridJoy/ToyProject-MipsCpu,332212078,Verilog,ToyProject-MipsCpu,47,1,2021-03-22 09:16:43+00:00,[],None
187,https://github.com/yashprakash28/Divide-by-3-FSM.git,2021-01-23 12:51:57+00:00,I tried Verilog. It is easy!,0,yashprakash28/Divide-by-3-FSM,332209518,Verilog,Divide-by-3-FSM,772,1,2022-10-15 17:19:42+00:00,[],https://api.github.com/licenses/mit
188,https://github.com/rolfesl/FPGA_UAV.git,2021-01-22 05:01:58+00:00,FPGA Team 2,1,rolfesl/FPGA_UAV,331841603,Verilog,FPGA_UAV,19,1,2023-05-17 01:12:37+00:00,[],None
189,https://github.com/SarthakRout/CS220_Assignments.git,2021-01-23 07:37:48+00:00,This repository shall contain assignments of 4th semester courses.,0,SarthakRout/CS220_Assignments,332154483,Verilog,CS220_Assignments,117,1,2021-05-09 14:51:29+00:00,[],None
190,https://github.com/LordRafa/BusBlasterV3_Template.git,2021-01-21 14:43:16+00:00,BusBlasterV3 ISE Template,0,LordRafa/BusBlasterV3_Template,331657182,Verilog,BusBlasterV3_Template,19,1,2021-05-29 21:40:23+00:00,[],https://api.github.com/licenses/gpl-3.0
191,https://github.com/strong-Ting/ICDC_2009_grad.git,2021-02-10 05:02:55+00:00,,2,strong-Ting/ICDC_2009_grad,337622430,Verilog,ICDC_2009_grad,167509,1,2022-08-02 07:24:42+00:00,[],None
192,https://github.com/NickSica/ECEC472.git,2021-02-09 15:21:40+00:00,,0,NickSica/ECEC472,337447019,Verilog,ECEC472,2654,1,2022-07-20 19:36:41+00:00,[],None
193,https://github.com/greggdaug/Hermes-Lite2.git,2021-02-06 10:53:39+00:00,,1,greggdaug/Hermes-Lite2,336515606,Verilog,Hermes-Lite2,329997,1,2022-10-07 12:05:31+00:00,[],None
194,https://github.com/Sargastico/Neko-V.git,2021-02-08 20:58:48+00:00,RISC-V 32-bit FPGA [Verilog] Processor,1,Sargastico/Neko-V,337207827,Verilog,Neko-V,35,1,2023-03-05 22:28:38+00:00,[],None
195,https://github.com/TingchenFu/Pipeline-CPU.git,2021-02-19 00:55:56+00:00,a multi-cycle pipeline CPU supporting for 50 commands,0,TingchenFu/Pipeline-CPU,340219450,Verilog,Pipeline-CPU,1427,1,2024-02-01 18:40:40+00:00,[],None
196,https://github.com/haha12138138/UART-controller.git,2021-01-30 04:32:00+00:00,,0,haha12138138/UART-controller,334327771,Verilog,UART-controller,14,1,2021-02-07 03:39:01+00:00,[],None
197,https://github.com/Wolf-Tungsten/Project-Zipline-Alveo-U280.git,2021-01-22 00:46:38+00:00,Project Zipline on Alveo U280 Board,1,Wolf-Tungsten/Project-Zipline-Alveo-U280,331795561,Verilog,Project-Zipline-Alveo-U280,199899,1,2022-04-30 20:07:23+00:00,[],
198,https://github.com/cynthi8/test-power.git,2021-02-18 23:42:32+00:00,A collection of VLSI design files.,0,cynthi8/test-power,340207209,Verilog,test-power,46090,1,2021-09-25 15:08:49+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/kangjian888/DMT-for-VLC-FPGA.git,2021-01-22 10:24:05+00:00,This is the project of VLC transmitter employing DMT with bit and energy allocation,1,kangjian888/DMT-for-VLC-FPGA,331911384,Verilog,DMT-for-VLC-FPGA,26,1,2024-03-21 07:42:21+00:00,[],None
200,https://github.com/apdn/AutoSoC.git,2021-01-21 17:10:33+00:00,,2,apdn/AutoSoC,331697513,Verilog,AutoSoC,716,1,2024-03-31 21:26:38+00:00,[],None
201,https://github.com/rampa069/sp0256-trainer.git,2021-01-25 16:16:39+00:00,atempt to speak tests using sp0256,0,rampa069/sp0256-trainer,332806481,Verilog,sp0256-trainer,82,1,2022-03-25 03:40:59+00:00,[],https://api.github.com/licenses/gpl-2.0
202,https://github.com/abphilip-vit/CollegeP1.git,2021-01-20 15:52:14+00:00,College - Digital Lock,0,abphilip-vit/CollegeP1,331355252,Verilog,CollegeP1,4747,1,2021-12-17 17:49:58+00:00,"['verilog-hdl', 'altera-fpga']",https://api.github.com/licenses/apache-2.0
203,https://github.com/ain1084/dual_clock_buffer.git,2021-01-19 12:26:43+00:00,Dual clock buffer for modules connected by valid-ready protocol,0,ain1084/dual_clock_buffer,330972036,Verilog,dual_clock_buffer,7,1,2021-11-13 17:41:52+00:00,"['verilog', 'protocol-buffers']",https://api.github.com/licenses/unlicense
204,https://github.com/palnikola1996/MIPS-32-bit-pipelined-processor.git,2021-02-14 21:10:40+00:00,The following processor is hazard free processor designed in Verilog-HDL and implemented on Xilinx Artix-7 FPGA,0,palnikola1996/MIPS-32-bit-pipelined-processor,338902733,Verilog,MIPS-32-bit-pipelined-processor,5945,1,2023-05-07 13:07:40+00:00,[],None
205,https://github.com/Kuo-chia-yuan/Mask_machine.git,2021-01-21 10:13:57+00:00,,0,Kuo-chia-yuan/Mask_machine,331589111,Verilog,Mask_machine,367,1,2022-11-20 09:06:02+00:00,[],None
206,https://github.com/MiSTer-devel/Arcade-DonkeyKong3_MiSTer.git,2021-01-28 22:07:22+00:00,,5,MiSTer-devel/Arcade-DonkeyKong3_MiSTer,333968859,Verilog,Arcade-DonkeyKong3_MiSTer,3861,1,2023-04-11 15:34:44+00:00,[],None
207,https://github.com/lemonflynn/sun-riscv.git,2021-02-04 00:58:38+00:00,This is riscv cpu written by verilog,1,lemonflynn/sun-riscv,335798692,Verilog,sun-riscv,145,1,2021-10-12 00:13:14+00:00,[],None
208,https://github.com/haha12138138/Connect4.git,2021-02-14 04:37:19+00:00,,0,haha12138138/Connect4,338729725,Verilog,Connect4,40,1,2021-02-15 13:32:26+00:00,[],None
209,https://github.com/MohamedAhmed412000/PCI-Target-Device.git,2021-01-24 10:15:12+00:00,This project is made by verilog to implement PCI device.,0,MohamedAhmed412000/PCI-Target-Device,332417991,Verilog,PCI-Target-Device,8556,1,2023-05-17 06:20:43+00:00,[],None
210,https://github.com/ERICXUCHI/DigitalDesign.git,2021-01-22 16:35:20+00:00,"These are assignments and codes of digital design course @ SUSTech, take with caution if you need. The project is a vending mechine with minisys by FPGA.",0,ERICXUCHI/DigitalDesign,332003101,Verilog,DigitalDesign,150823,1,2022-02-15 07:30:27+00:00,[],None
211,https://github.com/staydh/adder.git,2021-01-22 20:39:19+00:00,Somador em VHDL para teste do fluxo digital com front-end (ghdl + GTKwave) e back-end (openlane).,5,staydh/adder,332057433,Verilog,adder,3491,1,2021-09-23 02:11:16+00:00,[],None
212,https://github.com/aysencakir/BLM-102-FBU-CPU-RTL.git,2021-02-22 22:39:28+00:00,,0,aysencakir/BLM-102-FBU-CPU-RTL,341357942,Verilog,BLM-102-FBU-CPU-RTL,10663,1,2021-02-22 22:50:06+00:00,[],None
213,https://github.com/shilinti/Asynchronous-Interface.git,2021-01-31 07:59:23+00:00,The asynchronous interface is spercifically designed for  scalable parallel datapaths. ,0,shilinti/Asynchronous-Interface,334603302,Verilog,Asynchronous-Interface,42,1,2021-09-13 05:06:03+00:00,"['asic', 'asynchronous-programming', 'verilog-code']",https://api.github.com/licenses/mit
214,https://github.com/franknguen/my-Audio-DSP-FPGA.git,2021-02-22 06:38:48+00:00,,0,franknguen/my-Audio-DSP-FPGA,341103717,Verilog,my-Audio-DSP-FPGA,15906,1,2021-09-17 02:02:19+00:00,[],None
215,https://github.com/HebaAliNassif/Viterbi_Decoder_in_Verilog.git,2021-01-31 12:35:27+00:00,This is a verilog implementation of the Viterbi Decoder.,0,HebaAliNassif/Viterbi_Decoder_in_Verilog,334651123,Verilog,Viterbi_Decoder_in_Verilog,7,1,2023-11-15 13:45:25+00:00,[],None
216,https://github.com/IObundle/iob-yolo.git,2021-02-01 15:29:50+00:00,,1,IObundle/iob-yolo,334994825,Verilog,iob-yolo,183165,1,2023-11-08 10:47:16+00:00,[],None
217,https://github.com/Dennis-Johnson/dsd_lab.git,2021-01-21 18:03:06+00:00,Digital System Design Lab - CSE Semester 3,0,Dennis-Johnson/dsd_lab,331711200,Verilog,dsd_lab,274,1,2023-03-04 11:20:34+00:00,[],None
218,https://github.com/soheil647/ARM-implementation-Verilog.git,2021-02-11 08:26:59+00:00,An implementation of ARM with custom instructions and 5 pipeline stages,0,soheil647/ARM-implementation-Verilog,337969635,Verilog,ARM-implementation-Verilog,6386,1,2021-03-03 07:54:35+00:00,[],None
219,https://github.com/nehalyasser/PCI-Target.git,2021-01-24 16:47:23+00:00,An output device connected on PCI bus,0,nehalyasser/PCI-Target,332501879,Verilog,PCI-Target,1755,1,2023-05-17 05:07:41+00:00,[],None
220,https://github.com/ninja3011/verilog-examples.git,2021-01-24 14:00:26+00:00,test code for anyone learning the language verilog,0,ninja3011/verilog-examples,332463773,Verilog,verilog-examples,3,1,2021-01-24 14:41:28+00:00,[],None
221,https://github.com/brichi15/3TB4-Labs.git,2021-02-04 02:08:58+00:00,Mechtron 3TB4 labs,0,brichi15/3TB4-Labs,335811549,Verilog,3TB4-Labs,66787,1,2021-04-01 14:33:55+00:00,[],None
222,https://github.com/cam-n/handwritten-digits-recognition-hls.git,2021-01-31 09:02:05+00:00,Handwritten Digits Recognition Application on Python and FPGA.,0,cam-n/handwritten-digits-recognition-hls,334613473,Verilog,handwritten-digits-recognition-hls,3849,1,2022-07-25 12:22:37+00:00,[],None
223,https://github.com/AntwanEmil/PCI-SLAVE.git,2021-01-19 19:45:27+00:00,PCI-Slave Verilog code,0,AntwanEmil/PCI-SLAVE,331091035,Verilog,PCI-SLAVE,5,1,2023-05-17 04:57:08+00:00,[],None
224,https://github.com/amirhossein-alizad/MIPS-MultiCycle-Implementation.git,2021-02-08 18:32:23+00:00,"Multi Cycle Implementation of MIPS processor, a project for Computer Architecture course in University of Tehran",0,amirhossein-alizad/MIPS-MultiCycle-Implementation,337171772,Verilog,MIPS-MultiCycle-Implementation,22,1,2022-01-03 00:36:23+00:00,[],https://api.github.com/licenses/gpl-3.0
225,https://github.com/donlon/hbird-e200-zynq.git,2021-02-18 02:59:59+00:00,,0,donlon/hbird-e200-zynq,339919628,Verilog,hbird-e200-zynq,94482,1,2021-11-12 01:35:05+00:00,[],https://api.github.com/licenses/apache-2.0
226,https://github.com/aneeketMangal/FPGA.git,2021-02-22 12:11:57+00:00,"This repository contains my projext of digital logic design course. It is a FPGA composed of logic tiles and switch boxes. It can be used as a MUX, adder and shift register.",0,aneeketMangal/FPGA,341188699,Verilog,FPGA,100,1,2021-04-22 09:36:43+00:00,[],None
227,https://github.com/splinedrive/my_uart.git,2021-02-11 18:16:30+00:00,UART implementation with a top module implements a loopback. I was able to have 3MBaud error-free!,1,splinedrive/my_uart,338113006,Verilog,my_uart,48,1,2022-04-30 21:48:17+00:00,"['uart', 'fpga', 'verilog', '3000000', 'baud', 'loopback', 'blackicemx']",https://api.github.com/licenses/isc
228,https://github.com/aaron-zhao-ut/ECE241-FPGA-Verilog.git,2021-02-09 18:35:31+00:00,,0,aaron-zhao-ut/ECE241-FPGA-Verilog,337500443,Verilog,ECE241-FPGA-Verilog,551,1,2021-11-14 03:49:31+00:00,[],None
229,https://github.com/chongrufan123/VGA_tan.git,2021-02-08 10:15:22+00:00,,0,chongrufan123/VGA_tan,337035070,Verilog,VGA_tan,23619,1,2022-03-10 10:27:54+00:00,[],None
230,https://github.com/drazner/ECE-552-Single-Cycle-Processor.git,2021-02-12 02:23:27+00:00,,0,drazner/ECE-552-Single-Cycle-Processor,338205866,Verilog,ECE-552-Single-Cycle-Processor,33,1,2021-02-12 02:30:56+00:00,[],None
231,https://github.com/sebajor/aliexpress_kintex325.git,2021-02-15 22:46:20+00:00,,0,sebajor/aliexpress_kintex325,339227852,Verilog,aliexpress_kintex325,37361,1,2022-07-10 21:02:57+00:00,[],https://api.github.com/licenses/gpl-3.0
232,https://github.com/bind-TIAN/computer_organization_P5_Alpha-Version.git,2021-01-30 07:44:36+00:00,,0,bind-TIAN/computer_organization_P5_Alpha-Version,334357598,Verilog,computer_organization_P5_Alpha-Version,20,1,2023-09-05 00:53:32+00:00,[],None
233,https://github.com/ThierryJones21/374_Labs.git,2021-01-26 21:13:09+00:00,lab code,2,ThierryJones21/374_Labs,333218800,Verilog,374_Labs,13348,1,2021-04-13 01:12:58+00:00,[],None
234,https://github.com/KINGDOMWARE/K-SYNTH.git,2021-02-02 10:51:07+00:00,FPGA SYNTH,0,KINGDOMWARE/K-SYNTH,335256568,Verilog,K-SYNTH,2045,1,2021-02-02 11:00:28+00:00,[],https://api.github.com/licenses/cc0-1.0
235,https://github.com/lolusy/IC_Project1_VT1.git,2021-02-09 01:53:50+00:00,"HDL implemention of martrix multiplication between A and x, both of them are 7-bits unsigned data. ",1,lolusy/IC_Project1_VT1,337263211,Verilog,IC_Project1_VT1,12,1,2021-02-24 03:47:26+00:00,[],None
236,https://github.com/donayam1/RISC-V.git,2021-01-26 14:51:43+00:00,RISC-V processor implementation on Artix-7 35T Arty FPGA Evaluation Kit,0,donayam1/RISC-V,333117174,Verilog,RISC-V,326,1,2022-05-29 19:50:54+00:00,[],None
237,https://github.com/Qingchuan-Ma/HDLBits.git,2021-01-28 08:37:05+00:00,HDLBits solutions and A spyder,0,Qingchuan-Ma/HDLBits,333696165,Verilog,HDLBits,35,1,2021-10-30 11:41:02+00:00,[],None
238,https://github.com/lancelotxk/FMA.git,2021-01-19 06:45:54+00:00,,0,lancelotxk/FMA,330888932,Verilog,FMA,7470,1,2022-02-16 04:44:47+00:00,[],None
239,https://github.com/J-Johnson-Git/Digital_Systems.git,2021-02-05 22:06:39+00:00,Digital Systems projects using Xilinx Zynq SoC,0,J-Johnson-Git/Digital_Systems,336400090,Verilog,Digital_Systems,101,1,2023-04-12 10:12:03+00:00,[],None
240,https://github.com/liyown/verilog-electronic-clock-course.git,2021-01-31 03:19:01+00:00,,0,liyown/verilog-electronic-clock-course,334562779,Verilog,verilog-electronic-clock-course,19,1,2024-03-27 12:10:28+00:00,[],None
241,https://github.com/hamidrezarashidian/Polynomial-Multiplication-Used-in-NTRU-Prime.git,2021-01-20 14:23:17+00:00,,0,hamidrezarashidian/Polynomial-Multiplication-Used-in-NTRU-Prime,331329737,Verilog,Polynomial-Multiplication-Used-in-NTRU-Prime,113,1,2022-12-02 08:46:33+00:00,[],None
242,https://github.com/HenryWInfinityX/MIPS-Pipeline-CPU.git,2021-01-26 09:54:10+00:00,54 MIPS instructions static / dynamic pipeline CPU,1,HenryWInfinityX/MIPS-Pipeline-CPU,333040521,Verilog,MIPS-Pipeline-CPU,50,1,2022-11-30 14:29:37+00:00,[],https://api.github.com/licenses/mit
243,https://github.com/alakh125/DP-FPGA-Project.git,2021-01-28 18:43:36+00:00,"Personal project with the intention to implement Dynamic Programming concepts in digital hardware. Used the n-th Fibonacci number calculation problem. Includes Pseudocode for reduced memory CS implementation of DP algorithm in Java, and developed code for low memory and high speed implementation in Verilog ",0,alakh125/DP-FPGA-Project,333854692,Verilog,DP-FPGA-Project,69,1,2022-08-30 17:57:13+00:00,[],https://api.github.com/licenses/mit
244,https://github.com/Adithya-S-Bhat/Barrel-Shifter-16-bit-Using-Verilog.git,2021-02-09 06:16:48+00:00,16-bit Barrel Shifter written in Verilog,0,Adithya-S-Bhat/Barrel-Shifter-16-bit-Using-Verilog,337311072,Verilog,Barrel-Shifter-16-bit-Using-Verilog,508,1,2021-11-20 05:49:00+00:00,[],https://api.github.com/licenses/gpl-3.0
245,https://github.com/qiufengtiger/FPGA-chip-design.git,2021-02-12 04:14:03+00:00,CMU Spring 2021 18725 Cozy-Fabric FPGA Project,0,qiufengtiger/FPGA-chip-design,338221539,Verilog,FPGA-chip-design,160,1,2022-05-24 08:44:19+00:00,[],None
246,https://github.com/tommythorn/0toasic.git,2021-02-16 08:51:13+00:00,Stuff I did for Matt Venn's Zero-to-ASIC course,0,tommythorn/0toasic,339336674,Verilog,0toasic,14,1,2022-03-17 19:20:18+00:00,[],None
247,https://github.com/mattvenn/wrapped_frequency_counter.git,2021-02-19 16:53:02+00:00,,0,mattvenn/wrapped_frequency_counter,340432902,Verilog,wrapped_frequency_counter,8060,1,2022-03-17 00:17:05+00:00,[],https://api.github.com/licenses/apache-2.0
248,https://github.com/Heba-Atef99/PCI_Target_Device.git,2021-01-21 21:35:40+00:00,A verilog software project to create a synthesizable PCI Target Device which was able to read or write data from memory according to the given signal from the master. With different scenarios and constraints using test bench that acts as a Master Device to test these scenarios.,0,Heba-Atef99/PCI_Target_Device,331761189,Verilog,PCI_Target_Device,3159,1,2023-05-17 06:09:59+00:00,[],None
249,https://github.com/nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display.git,2021-02-22 01:54:44+00:00,Controlling a pair of 74hc595 to control a 8x8 dot matrix display,0,nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display,341050694,Verilog,tiny-fpga-bx-74hc595-8x8-dot-matrix-display,13,1,2023-11-17 02:17:20+00:00,[],None
250,https://github.com/Maginal336/verilog-AES-encryption-decryption-128bit.git,2021-02-04 07:01:54+00:00,,1,Maginal336/verilog-AES-encryption-decryption-128bit,335868176,Verilog,verilog-AES-encryption-decryption-128bit,56,1,2021-03-03 06:00:52+00:00,[],None
251,https://github.com/hamzaashraf781/StopWatchVerilog.git,2021-02-09 18:01:54+00:00,This project is about to design digital stop watch using Verilog.,0,hamzaashraf781/StopWatchVerilog,337491627,Verilog,StopWatchVerilog,485,1,2022-10-07 22:11:48+00:00,[],None
252,https://github.com/theapi/beneater_fpga.git,2021-01-31 18:00:32+00:00,,0,theapi/beneater_fpga,334721264,Verilog,beneater_fpga,1070,1,2022-01-18 12:51:07+00:00,[],None
253,https://github.com/Featherweight-IP/fwspi-memio.git,2021-01-30 23:22:46+00:00,Read-only memory interface to spi flash devices,0,Featherweight-IP/fwspi-memio,334532687,Verilog,fwspi-memio,12,1,2022-07-19 12:32:21+00:00,[],https://api.github.com/licenses/apache-2.0
254,https://github.com/Bowenzbw/Reaction-Timer.git,2021-01-28 05:56:38+00:00,,0,Bowenzbw/Reaction-Timer,333660693,Verilog,Reaction-Timer,11,1,2023-08-02 12:31:29+00:00,[],None
255,https://github.com/yusufaakgul/Mips32Processor.git,2021-02-12 11:19:25+00:00,"Processor Design mips32, with extra instructions",0,yusufaakgul/Mips32Processor,338297597,Verilog,Mips32Processor,734,1,2023-10-13 18:51:24+00:00,[],None
256,https://github.com/Ryan-Lukas/VerilogDesign-fsm.git,2021-01-24 06:01:46+00:00,FSM in behavioral Verilog,0,Ryan-Lukas/VerilogDesign-fsm,332378800,Verilog,VerilogDesign-fsm,6,1,2022-07-15 10:20:09+00:00,[],None
257,https://github.com/Daniel-GGB/DigitalClock.git,2021-01-19 02:29:37+00:00,ËØæÁ®ãËÆæËÆ°_Êï∞Â≠óÈíüÈ°πÁõÆ,0,Daniel-GGB/DigitalClock,330841797,Verilog,DigitalClock,616,1,2022-05-17 07:00:40+00:00,[],None
258,https://github.com/santhosh-kumar-creator/cdvdsvzv.git,2021-01-25 08:08:03+00:00,,0,santhosh-kumar-creator/cdvdsvzv,332673874,Verilog,cdvdsvzv,3466,0,2021-01-25 08:08:44+00:00,[],None
259,https://github.com/chrispin2510/verilog-hdl.git,2021-02-04 10:16:45+00:00,,0,chrispin2510/verilog-hdl,335915619,Verilog,verilog-hdl,1,0,2021-02-05 09:59:44+00:00,[],None
260,https://github.com/manoj9896/CS220.git,2021-01-26 15:24:01+00:00,,1,manoj9896/CS220,333126487,Verilog,CS220,118,0,2021-05-01 04:20:58+00:00,[],None
261,https://github.com/ain1084/audio_level_meter.git,2021-01-29 18:57:44+00:00,This is an audio level meter implemented using Verilog HDL. ,1,ain1084/audio_level_meter,334236449,Verilog,audio_level_meter,76,0,2021-03-31 16:39:01+00:00,"['audio', 'verilog', 'visualization', 'machxo2']",None
262,https://github.com/DenRen/FPGA.git,2021-02-17 20:14:17+00:00,,0,DenRen/FPGA,339844238,Verilog,FPGA,1,0,2021-10-08 10:41:43+00:00,[],None
263,https://github.com/utkarshg99/CS220.git,2021-01-23 23:40:23+00:00,"My solutions to the Assignments of CS220: Computer Organisation [Spring Semester, 2021]",0,utkarshg99/CS220,332330733,Verilog,CS220,128,0,2021-11-16 19:49:40+00:00,[],None
264,https://github.com/Linn39403/Verilog-Tutorial.git,2021-01-24 04:56:01+00:00,my verilog tutorials,0,Linn39403/Verilog-Tutorial,332370291,Verilog,Verilog-Tutorial,1067,0,2021-02-14 06:55:11+00:00,[],None
265,https://github.com/spencernao/HDLBits_Solutions.git,2021-02-17 22:24:23+00:00,,0,spencernao/HDLBits_Solutions,339871734,Verilog,HDLBits_Solutions,29,0,2021-04-12 01:28:23+00:00,[],None
266,https://github.com/VinothiniMuthu5/v1.git,2021-02-19 10:39:28+00:00,,0,VinothiniMuthu5/v1,340337311,Verilog,v1,1,0,2021-02-19 10:42:16+00:00,[],None
267,https://github.com/WProduction/ProjectOsziFPGA.git,2021-02-11 07:08:50+00:00,VHD of the FPGA Oszi,1,WProduction/ProjectOsziFPGA,337954746,Verilog,ProjectOsziFPGA,14182,0,2021-02-11 08:16:32+00:00,[],None
268,https://github.com/llamcpp/ECE3300L.git,2021-02-16 19:23:09+00:00,,1,llamcpp/ECE3300L,339506127,Verilog,ECE3300L,509,0,2021-02-16 19:33:27+00:00,[],None
269,https://github.com/ufv-ciencia-da-computacao/tp01-oc2.git,2021-02-15 22:10:03+00:00,,0,ufv-ciencia-da-computacao/tp01-oc2,339220696,Verilog,tp01-oc2,677,0,2023-03-20 19:38:10+00:00,[],None
270,https://github.com/yuhao-kuo/rgb_fpga_driver.git,2021-02-14 16:00:38+00:00,,0,yuhao-kuo/rgb_fpga_driver,338842590,Verilog,rgb_fpga_driver,4,0,2021-02-14 16:02:37+00:00,[],None
271,https://github.com/changxu-ml19cx/ELEC5566M-Resources.git,2021-02-12 11:35:56+00:00,University-provided resources for ELEC5566M: FPGA Design,4,changxu-ml19cx/ELEC5566M-Resources,338301080,,ELEC5566M-Resources,15,0,2022-01-09 16:41:05+00:00,[],None
272,https://github.com/Oscarluiis/SistemasLogicos.git,2021-02-12 21:43:42+00:00,,0,Oscarluiis/SistemasLogicos,338440111,Verilog,SistemasLogicos,356,0,2021-02-12 22:04:49+00:00,[],None
273,https://github.com/nicholas3d2/Digital-Systems-Labs.git,2021-02-07 21:11:10+00:00,"Verilog code from Digital Systems course, Fall 2020",0,nicholas3d2/Digital-Systems-Labs,336890603,Verilog,Digital-Systems-Labs,18,0,2021-02-07 21:27:09+00:00,[],None
274,https://github.com/nninarao09/ECEN350.git,2021-01-31 22:51:16+00:00,,0,nninarao09/ECEN350,334773945,Verilog,ECEN350,2970,0,2021-01-31 23:03:40+00:00,[],None
275,https://github.com/cloudn1ne/fpga_glitcher.git,2021-01-31 11:39:43+00:00,,0,cloudn1ne/fpga_glitcher,334640881,Verilog,fpga_glitcher,38,0,2021-01-31 11:46:39+00:00,[],None
276,https://github.com/UJ-SIAO/SPI-MASTER-IP.git,2021-01-31 12:32:02+00:00,SPI MASTER IP,0,UJ-SIAO/SPI-MASTER-IP,334650516,Verilog,SPI-MASTER-IP,4372,0,2021-01-31 13:02:35+00:00,[],None
277,https://github.com/petermayes/PRM_CoilDriverCode_Mk8.git,2021-02-08 10:44:11+00:00,,0,petermayes/PRM_CoilDriverCode_Mk8,337042441,Verilog,PRM_CoilDriverCode_Mk8,6835,0,2021-02-08 10:49:45+00:00,[],None
278,https://github.com/eugenemonnier/myFirstPGA.git,2021-02-05 01:56:30+00:00,First PGA Project,0,eugenemonnier/myFirstPGA,336135176,Verilog,myFirstPGA,7360,0,2021-02-05 02:30:15+00:00,[],None
279,https://github.com/gurcuoglu/TK-Gate-sartl-sayac.git,2021-01-22 11:23:23+00:00,,0,gurcuoglu/TK-Gate-sartl-sayac,331924725,Verilog,TK-Gate-sartl-sayac,2,0,2021-01-22 11:31:39+00:00,[],None
280,https://github.com/NickWroble/ECEN-3002-FPGA-VLSI-Design.git,2021-02-03 22:58:17+00:00,,0,NickWroble/ECEN-3002-FPGA-VLSI-Design,335778086,Verilog,ECEN-3002-FPGA-VLSI-Design,131815,0,2021-05-11 16:25:15+00:00,[],None
281,https://github.com/ESEO-Tech/Verilog-Squash.git,2021-02-08 10:30:13+00:00,"Fichiers de base pour le TP de Verilog, ESEO S8 EOC",0,ESEO-Tech/Verilog-Squash,337038794,Verilog,Verilog-Squash,3,0,2022-06-28 12:04:01+00:00,[],None
282,https://github.com/khushilms-cs19/iverilog_LD.git,2021-02-22 11:19:49+00:00,HDL implementation,0,khushilms-cs19/iverilog_LD,341175089,Verilog,iverilog_LD,2503,0,2021-02-22 11:22:57+00:00,[],None
283,https://github.com/wellytung/bitcoin_core.git,2021-02-22 10:16:02+00:00,,0,wellytung/bitcoin_core,341158692,Verilog,bitcoin_core,3,0,2021-05-13 13:05:54+00:00,[],None
284,https://github.com/ryonaya/logic_design_Taiko.git,2021-02-21 12:21:53+00:00,:P,0,ryonaya/logic_design_Taiko,340894888,Verilog,logic_design_Taiko,7980,0,2021-02-21 12:23:10+00:00,[],None
285,https://github.com/Jim-CTChen/RISC-V-processor.git,2021-01-28 16:02:08+00:00,,0,Jim-CTChen/RISC-V-processor,333809738,Verilog,RISC-V-processor,284,0,2021-01-28 16:03:36+00:00,[],None
286,https://github.com/Brihany/Brithany.git,2021-01-26 18:22:26+00:00,C√≥digos hechos en clase ,0,Brihany/Brithany,333176615,Verilog,Brithany,23,0,2021-04-13 02:27:37+00:00,[],None
287,https://github.com/anirudh-ashrit/Vending-Machine.git,2021-01-28 04:51:46+00:00,Accepts three currencies as input and gives 5 products as output.,0,anirudh-ashrit/Vending-Machine,333649131,Verilog,Vending-Machine,1089,0,2021-01-28 04:54:31+00:00,[],None
288,https://github.com/kahveciderin/verilog_viz.git,2021-01-30 12:19:21+00:00,viz in verilog,0,kahveciderin/verilog_viz,334405686,Verilog,verilog_viz,10,0,2021-01-30 12:19:51+00:00,[],https://api.github.com/licenses/gpl-2.0
289,https://github.com/manav1403/DD_course-project.git,2021-01-31 15:43:55+00:00,,0,manav1403/DD_course-project,334691570,Verilog,DD_course-project,3,0,2021-01-31 15:51:52+00:00,[],None
290,https://github.com/UJ-SIAO/Image-Display-Controller.git,2021-01-31 13:16:28+00:00,Image Display Controller,0,UJ-SIAO/Image-Display-Controller,334659206,Verilog,Image-Display-Controller,570,0,2021-01-31 13:16:39+00:00,[],None
291,https://github.com/UJ-SIAO/IR-Infrared--decoder-IP.git,2021-01-31 12:38:24+00:00,IR(Infrared) decoder IP,0,UJ-SIAO/IR-Infrared--decoder-IP,334651706,Verilog,IR-Infrared--decoder-IP,5371,0,2021-01-31 13:05:55+00:00,[],None
292,https://github.com/ValeryAndreevichPushkarev/Cache-MemoryBlock.git,2021-02-18 08:53:45+00:00,Contains script to generate memory block/cache based on positional encoding,0,ValeryAndreevichPushkarev/Cache-MemoryBlock,339989608,Verilog,Cache-MemoryBlock,1027,0,2022-03-12 14:54:10+00:00,[],None
293,https://github.com/samarth1612/Kogge-Stone-Adder-16-bit.git,2021-02-04 13:33:49+00:00,,0,samarth1612/Kogge-Stone-Adder-16-bit,335963791,Verilog,Kogge-Stone-Adder-16-bit,1456,0,2022-03-28 07:51:19+00:00,[],None
294,https://github.com/SARAMAG/UART.git,2021-02-17 12:48:24+00:00,,0,SARAMAG/UART,339721923,Verilog,UART,6,0,2021-02-17 12:51:43+00:00,[],None
295,https://github.com/thfreber/ECC43.git,2021-02-09 19:05:58+00:00,,1,thfreber/ECC43,337507918,,ECC43,14,0,2021-02-10 00:49:14+00:00,[],None
296,https://github.com/tarahijaharis/FPGA_Bridge.git,2021-02-20 11:20:12+00:00,,0,tarahijaharis/FPGA_Bridge,340636337,Verilog,FPGA_Bridge,58302,0,2021-02-20 11:23:24+00:00,[],None
297,https://github.com/devcat36/CHIP8-Verilog.git,2021-01-21 03:44:17+00:00,Pure hardware implementation of CHIP8 virtual maching using verilog.,0,devcat36/CHIP8-Verilog,331506205,Verilog,CHIP8-Verilog,4,0,2021-02-03 07:07:20+00:00,[],None
298,https://github.com/jasonsie88/digital_circuit_lab.git,2021-01-21 11:44:30+00:00,,0,jasonsie88/digital_circuit_lab,331610429,Verilog,digital_circuit_lab,266,0,2021-09-14 12:10:56+00:00,[],https://api.github.com/licenses/mit
299,https://github.com/Featherweight-IP/fwpic.git,2021-01-19 18:38:33+00:00,Featherweight programmable interrupt controller (PIC),0,Featherweight-IP/fwpic,331074765,Verilog,fwpic,20,0,2022-01-17 18:03:35+00:00,[],https://api.github.com/licenses/apache-2.0
300,https://github.com/huanglaotou/elec491.git,2021-01-19 04:11:39+00:00,,0,huanglaotou/elec491,330860700,Verilog,elec491,95,0,2021-02-06 22:47:41+00:00,[],None
301,https://github.com/pybfms/pybfms-gpio.git,2021-01-19 19:25:59+00:00,Simple GPIO BFM for interacting with non-protocol interfaces,0,pybfms/pybfms-gpio,331086304,Verilog,pybfms-gpio,12,0,2022-01-17 17:18:49+00:00,[],https://api.github.com/licenses/apache-2.0
302,https://github.com/Ryan-Lukas/VerilogDesign-universal-shifts.git,2021-01-24 05:40:47+00:00,Written in both behavioral and hierarchical structural Verilog,0,Ryan-Lukas/VerilogDesign-universal-shifts,332375938,Verilog,VerilogDesign-universal-shifts,13,0,2021-01-24 06:09:48+00:00,[],None
303,https://github.com/alexfang757/ece411-mp2.git,2021-02-09 12:40:39+00:00,,0,alexfang757/ece411-mp2,337400475,Verilog,ece411-mp2,2865,0,2021-02-09 12:46:20+00:00,[],None
304,https://github.com/Sibakumarpanda/Design-of-Arbiter-Verilog-Siba-Kumar-Panda.git,2021-02-07 10:25:08+00:00,Includes arbiter and Priority encoder ,0,Sibakumarpanda/Design-of-Arbiter-Verilog-Siba-Kumar-Panda,336758472,Verilog,Design-of-Arbiter-Verilog-Siba-Kumar-Panda,3,0,2021-02-07 10:42:16+00:00,[],None
305,https://github.com/Orzica/Turbo-Encoder.git,2021-02-15 09:45:01+00:00,,0,Orzica/Turbo-Encoder,339029800,Verilog,Turbo-Encoder,159,0,2021-02-15 09:46:10+00:00,[],None
306,https://github.com/Metal2/ISALab3.git,2021-02-15 16:55:06+00:00,RISC-V RV32I,0,Metal2/ISALab3,339145115,Verilog,ISALab3,918,0,2021-02-17 16:52:46+00:00,[],None
307,https://github.com/highpreef/PS-2-Mouse-Interface.git,2021-02-09 12:53:58+00:00,"Fully functioning PS/2 Mouse Interface written in Verilog, built as part of a Digital Systems Laboratory course. ",0,highpreef/PS-2-Mouse-Interface,337403808,Verilog,PS-2-Mouse-Interface,47,0,2022-08-17 17:21:35+00:00,[],None
308,https://github.com/ShihPingLin/NTHU_10720EE_223000_Logic_Design_Laboratory.git,2021-02-10 01:37:11+00:00,,0,ShihPingLin/NTHU_10720EE_223000_Logic_Design_Laboratory,337586301,Verilog,NTHU_10720EE_223000_Logic_Design_Laboratory,14536,0,2021-02-10 02:09:02+00:00,[],None
309,https://github.com/SaeeSaadat/ComputerArchitectureProject-CPU.git,2021-02-06 19:43:57+00:00,"A CPU made with Verilog code and schematic files using Quartus II, with RISC architecture and Pipe line data path ",1,SaeeSaadat/ComputerArchitectureProject-CPU,336621841,Verilog,ComputerArchitectureProject-CPU,97891,0,2021-02-09 21:09:29+00:00,[],https://api.github.com/licenses/mit
310,https://github.com/aryanghbd/MIPS-CPU.git,2021-02-04 20:25:15+00:00,"A CPU based on the MIPS architecture, implemented in Verilog as part of the Instruction Set Architectures and Compilers module, 2nd year Imperial College London EIE.",0,aryanghbd/MIPS-CPU,336073593,Verilog,MIPS-CPU,728,0,2021-04-03 14:50:36+00:00,[],None
311,https://github.com/RichardEGeorge/ULX3S-Passthru.git,2021-02-13 14:07:45+00:00,,0,RichardEGeorge/ULX3S-Passthru,338588407,Verilog,ULX3S-Passthru,58,0,2021-02-13 14:08:47+00:00,[],None
312,https://github.com/JohnnyBerb/ECE3300L_Lab1.git,2021-02-15 20:34:19+00:00,Lab 1 code as well as testbench screencaps and video demo for Lab 1 (simple calculator),0,JohnnyBerb/ECE3300L_Lab1,339199574,Verilog,ECE3300L_Lab1,1175,0,2021-02-15 20:52:50+00:00,[],None
313,https://github.com/bojanaperovic/NARdomaci4.git,2021-02-15 16:33:23+00:00,Bojana Perovic i Aleksandra Selakovic,0,bojanaperovic/NARdomaci4,339138947,Verilog,NARdomaci4,1,0,2021-02-15 16:33:48+00:00,[],None
314,https://github.com/shresta-m/Computer-Architecture.git,2021-02-06 09:42:40+00:00,,0,shresta-m/Computer-Architecture,336503312,Verilog,Computer-Architecture,1319,0,2021-03-08 10:07:10+00:00,[],None
315,https://github.com/JPC1994/374RISC_Proc_G21.git,2021-02-05 20:16:46+00:00,,0,JPC1994/374RISC_Proc_G21,336379076,Verilog,374RISC_Proc_G21,22,0,2021-06-11 20:26:39+00:00,[],None
316,https://github.com/calphool/M2ToVGA.git,2021-02-07 05:02:59+00:00,Repo for M2ToVGA variant of TRS-80 firmware,0,calphool/M2ToVGA,336704868,Verilog,M2ToVGA,27218,0,2021-04-11 03:57:13+00:00,[],None
317,https://github.com/Tommyr7/RISCV.git,2021-02-08 09:52:59+00:00,,2,Tommyr7/RISCV,337029176,Verilog,RISCV,56,0,2021-02-10 13:33:40+00:00,[],None
318,https://github.com/wolfram1293/3S_Hardware.git,2021-02-21 11:36:53+00:00,,0,wolfram1293/3S_Hardware,340886180,Verilog,3S_Hardware,337,0,2021-03-13 13:55:44+00:00,[],None
319,https://github.com/Andrew-LTC/Lab2.git,2021-02-22 01:00:56+00:00,,0,Andrew-LTC/Lab2,341041062,Verilog,Lab2,2181,0,2023-01-26 21:02:44+00:00,[],None
320,https://github.com/faggiorick/LAB3_ISA_Group27.git,2021-02-21 17:21:48+00:00,,0,faggiorick/LAB3_ISA_Group27,340959287,Verilog,LAB3_ISA_Group27,1182,0,2021-02-21 18:55:49+00:00,[],None
321,https://github.com/jsl28/Hw2.git,2021-02-04 14:23:52+00:00,,0,jsl28/Hw2,335977743,Verilog,Hw2,2,0,2021-02-04 14:25:02+00:00,[],None
322,https://github.com/HateHanzo/asyn_fifo.git,2021-02-05 03:04:05+00:00,,0,HateHanzo/asyn_fifo,336148182,Verilog,asyn_fifo,3645,0,2021-06-07 11:27:52+00:00,[],None
323,https://github.com/Ryan-Lukas/VerilogDesign-4bit-processor.git,2021-01-24 06:13:22+00:00,,0,Ryan-Lukas/VerilogDesign-4bit-processor,332380387,Verilog,VerilogDesign-4bit-processor,15,0,2021-01-24 21:40:05+00:00,[],None
324,https://github.com/hcgcarry/computer_architecture_nctu.git,2021-01-25 02:43:22+00:00,,0,hcgcarry/computer_architecture_nctu,332611233,Verilog,computer_architecture_nctu,23958,0,2021-09-22 11:40:09+00:00,[],None
325,https://github.com/Featherweight-IP/fwpit.git,2021-01-28 19:50:01+00:00,Programmable Interval Timer,0,Featherweight-IP/fwpit,333896575,Verilog,fwpit,18,0,2022-01-17 18:03:23+00:00,[],https://api.github.com/licenses/apache-2.0
326,https://github.com/lixuf/E203_RC32IMAC.git,2021-01-29 06:39:03+00:00,,0,lixuf/E203_RC32IMAC,334059961,Verilog,E203_RC32IMAC,93,0,2023-02-13 08:40:06+00:00,[],None
327,https://github.com/Tatev2919/Synch_Fast_to_Slow.git,2021-01-29 10:46:13+00:00,,0,Tatev2919/Synch_Fast_to_Slow,334115491,Verilog,Synch_Fast_to_Slow,1,0,2021-01-29 10:47:27+00:00,[],None
328,https://github.com/Tatev2919/ROM.git,2021-01-29 14:07:50+00:00,,0,Tatev2919/ROM,334163607,Verilog,ROM,5,0,2021-02-01 10:54:21+00:00,[],None
329,https://github.com/pedrompt97/iob-div.git,2021-01-25 20:27:17+00:00,Verilog Divider Cores,0,pedrompt97/iob-div,332874190,Verilog,iob-div,91,0,2023-06-29 13:25:15+00:00,[],None
330,https://github.com/vadimpy/mipt_fpga.git,2021-02-16 23:19:34+00:00,MIPT FPGA course solutions,0,vadimpy/mipt_fpga,339557683,Verilog,mipt_fpga,3105,0,2021-04-06 16:49:41+00:00,[],None
331,https://github.com/SARAMAG/32BIT_SINGLE-STAGE_RISC-V_PROCESSOR.git,2021-02-17 11:43:28+00:00,,0,SARAMAG/32BIT_SINGLE-STAGE_RISC-V_PROCESSOR,339705558,Verilog,32BIT_SINGLE-STAGE_RISC-V_PROCESSOR,251,0,2021-02-17 12:06:59+00:00,[],None
332,https://github.com/henrytsai88/Claw-Machine.git,2021-01-23 08:15:30+00:00,(2018 Fall) Hardware Design and Lab. Final Project,0,henrytsai88/Claw-Machine,332160497,Verilog,Claw-Machine,1106,0,2024-04-02 16:09:21+00:00,[],None
333,https://github.com/dariosol/LiteDTU.git,2021-01-19 08:59:08+00:00,LiteDTU starting from version 1.2,1,dariosol/LiteDTU,330920163,Verilog,LiteDTU,14866,0,2021-07-16 09:54:26+00:00,[],None
334,https://github.com/varun-kr/verilog.git,2021-01-24 07:13:25+00:00, Verilog ,0,varun-kr/verilog,332389067,Verilog,verilog,38,0,2021-04-18 08:28:08+00:00,[],None
335,https://github.com/ychoudhury/UTSA.git,2021-01-25 20:09:03+00:00,,0,ychoudhury/UTSA,332869609,Verilog,UTSA,2088,0,2022-09-13 23:25:00+00:00,[],None
336,https://github.com/raha96/jerilog.git,2021-01-19 07:18:31+00:00,JSON to Verilog,0,raha96/jerilog,330895924,Verilog,jerilog,37,0,2021-01-19 07:19:46+00:00,[],None
337,https://github.com/Kal-Abali/DigitalLogic.git,2021-01-20 21:18:13+00:00,ELC 2337/2137,0,Kal-Abali/DigitalLogic,331434819,Verilog,DigitalLogic,9322,0,2021-03-09 22:37:28+00:00,[],None
338,https://github.com/sandy30538/MSOC_Final_Pairhmm.git,2021-01-21 09:50:18+00:00,,0,sandy30538/MSOC_Final_Pairhmm,331583257,Verilog,MSOC_Final_Pairhmm,10804,0,2021-01-21 13:55:16+00:00,[],None
339,https://github.com/Austin4705/VerilogTests.git,2021-01-24 20:01:47+00:00,My Inital Testing With Verilog,0,Austin4705/VerilogTests,332543523,Verilog,VerilogTests,37,0,2021-01-24 20:01:56+00:00,[],https://api.github.com/licenses/mit
340,https://github.com/jjg/fpga-experiments.git,2021-01-24 20:06:33+00:00,,0,jjg/fpga-experiments,332544459,Verilog,fpga-experiments,16,0,2021-01-26 20:18:19+00:00,[],https://api.github.com/licenses/gpl-3.0
341,https://github.com/tejeshvaish/CS220.git,2021-01-22 21:11:39+00:00,,0,tejeshvaish/CS220,332063526,Verilog,CS220,38,0,2021-05-07 16:24:47+00:00,[],None
342,https://github.com/jtschuster/dlxcapstone.git,2021-01-24 19:38:27+00:00,,0,jtschuster/dlxcapstone,332538911,Verilog,dlxcapstone,17261,0,2021-03-30 13:22:05+00:00,[],None
343,https://github.com/mbrea-c/mips32-single-cycle.git,2021-01-26 12:01:14+00:00,Verilog implementation of a single-cycle mips32 cpu,0,mbrea-c/mips32-single-cycle,333071266,Verilog,mips32-single-cycle,5,0,2021-01-26 12:28:33+00:00,[],None
344,https://github.com/kanumadai/Vhdl.git,2021-01-26 11:49:52+00:00,,0,kanumadai/Vhdl,333068571,Verilog,Vhdl,44885,0,2021-01-26 11:57:58+00:00,[],None
345,https://github.com/AsicVault/asicvault-ip-cores.git,2021-01-29 10:14:04+00:00,AsicVault IP cores - logic blocks for FPGA and custom silicon,2,AsicVault/asicvault-ip-cores,334107727,Verilog,asicvault-ip-cores,122,0,2021-01-29 15:34:38+00:00,[],
346,https://github.com/sreyhani/FloatingMatrixMultiplier.git,2021-01-31 16:34:46+00:00,,0,sreyhani/FloatingMatrixMultiplier,334702851,Verilog,FloatingMatrixMultiplier,222,0,2021-02-06 15:22:56+00:00,[],None
347,https://github.com/dattran96/Pulse-Oxymetry-and-FIR-Filter.git,2021-02-02 09:38:07+00:00,,0,dattran96/Pulse-Oxymetry-and-FIR-Filter,335237391,Verilog,Pulse-Oxymetry-and-FIR-Filter,5840,0,2021-02-02 10:16:48+00:00,[],None
348,https://github.com/2bu14shashwata/VLSI_course_topics-.git,2021-02-02 09:43:53+00:00,,0,2bu14shashwata/VLSI_course_topics-,335238924,Verilog,VLSI_course_topics-,0,0,2021-02-02 11:26:49+00:00,[],None
349,https://github.com/SamanthaZhang-stu/Digital_Design_Modules.git,2021-02-02 04:33:18+00:00,Commonly used modules in digital design in verilog.,0,SamanthaZhang-stu/Digital_Design_Modules,335169039,Verilog,Digital_Design_Modules,10,0,2021-02-03 09:08:57+00:00,[],None
350,https://github.com/mfkiwl/Generic_BRAM.git,2021-02-14 07:30:28+00:00,Inferred BRAM. Most modern synthesis tools can infer this code as an array of BRAM and map it to specific technologies.,0,mfkiwl/Generic_BRAM,338752249,,Generic_BRAM,5,0,2022-09-24 23:03:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
351,https://github.com/BrianEE07/DCLAB_Final.git,2021-02-16 15:15:26+00:00,Digital Circuit Lab Final Project -- MonaLisa,0,BrianEE07/DCLAB_Final,339438720,Verilog,DCLAB_Final,12490,0,2022-02-08 17:01:20+00:00,[],None
352,https://github.com/thisstillwill/ELE206-Fall-2020.git,2021-01-29 01:23:44+00:00,Assignment files for ELE 206,0,thisstillwill/ELE206-Fall-2020,334002647,Verilog,ELE206-Fall-2020,7901,0,2023-01-27 23:31:25+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/cdh0527/Framework.git,2021-01-29 14:31:16+00:00,,0,cdh0527/Framework,334169734,Verilog,Framework,37,0,2021-04-22 16:32:26+00:00,[],None
354,https://github.com/Sibakumarpanda/4bit-Counter.git,2021-02-07 17:00:59+00:00,upcounter_4bit_using_clock_divider_on fpga,0,Sibakumarpanda/4bit-Counter,336840437,Verilog,4bit-Counter,0,0,2021-02-07 17:07:56+00:00,[],None
355,https://github.com/hodjabedir/AES-Algoritmasi.git,2021-02-07 13:59:06+00:00,Yaygƒ±n olarak veri ≈üifrelemek i√ßinAES (Advanced Encryption Standard; Geli≈ümi≈ü ≈ûifreleme Standarttƒ±) kullanƒ±lmaktadƒ±r. Bu projede AES i√ß √ßalƒ±≈üma mantƒ±ƒüƒ±na uygun veri ≈üifrelemesi Verilog kodlama d√ºzeyinde yapƒ±lmƒ±≈ütƒ±r.,0,hodjabedir/AES-Algoritmasi,336800086,Verilog,AES-Algoritmasi,8,0,2021-02-07 14:42:14+00:00,[],None
356,https://github.com/chongrufan123/key_reg_led.git,2021-02-07 10:36:23+00:00,,0,chongrufan123/key_reg_led,336760417,Verilog,key_reg_led,3188,0,2021-03-09 07:45:31+00:00,[],None
357,https://github.com/nhcl1/ASIC-Design.git,2021-02-02 23:14:21+00:00,,0,nhcl1/ASIC-Design,335448973,Verilog,ASIC-Design,3034,0,2021-03-04 16:44:26+00:00,[],None
358,https://github.com/UJ-SIAO/UART-TX-IP.git,2021-01-31 12:29:09+00:00,UART TX IP,0,UJ-SIAO/UART-TX-IP,334649986,Verilog,UART-TX-IP,3640,0,2021-01-31 13:01:01+00:00,[],None
359,https://github.com/UJ-SIAO/Serial-Interface-transmitterreceiver.git,2021-01-31 13:15:47+00:00,Serial Interface transmitterreceiver,0,UJ-SIAO/Serial-Interface-transmitterreceiver,334659064,Verilog,Serial-Interface-transmitterreceiver,904,0,2021-08-13 06:38:35+00:00,[],None
360,https://github.com/andrewb1999/symbiflow-arch-defs-formal.git,2021-02-04 04:19:03+00:00,,0,andrewb1999/symbiflow-arch-defs-formal,335836106,Verilog,symbiflow-arch-defs-formal,2583,0,2021-05-07 00:13:58+00:00,[],https://api.github.com/licenses/mit
361,https://github.com/Vinitha14/VLSI.git,2021-02-12 19:15:12+00:00,,0,Vinitha14/VLSI,338410424,Verilog,VLSI,798,0,2021-02-12 19:17:20+00:00,[],None
362,https://github.com/bellis14/8-bit_Four_Function_Calculator.git,2021-02-12 01:31:38+00:00,"An 8-bit calculator FPGA application that performs arithmetic for values that produce a result between 0 and 9999. The application describes the functionality of an ALU, SRAM, binary to BCD converter, and a 7 segment display. ",0,bellis14/8-bit_Four_Function_Calculator,338198362,Verilog,8-bit_Four_Function_Calculator,14,0,2021-08-27 00:24:17+00:00,[],None
363,https://github.com/VasilisMpletsos/Clock_Divider_VLSI_AUTH.git,2021-02-15 21:42:01+00:00,,0,VasilisMpletsos/Clock_Divider_VLSI_AUTH,339214874,Verilog,Clock_Divider_VLSI_AUTH,208,0,2021-02-22 13:47:42+00:00,[],None
364,https://github.com/raja-aadhithan/RTL-design-for-MATLAB-model.git,2021-02-20 04:45:06+00:00,Final semester project,0,raja-aadhithan/RTL-design-for-MATLAB-model,340563727,Verilog,RTL-design-for-MATLAB-model,3795,0,2023-10-24 07:35:10+00:00,[],None
365,https://github.com/Leavrth/mips-5-stage-pipeline.git,2021-02-19 15:23:16+00:00,5-stage pipeline based on mips. implemented using verilog,0,Leavrth/mips-5-stage-pipeline,340409127,Verilog,mips-5-stage-pipeline,1264,0,2021-02-19 15:37:37+00:00,[],None
366,https://github.com/VasiliyMatr/FPGA.git,2021-02-22 11:00:08+00:00,For FPGA course code & stuff,0,VasiliyMatr/FPGA,341169917,Verilog,FPGA,19773,0,2022-10-04 13:25:36+00:00,[],None
367,https://github.com/lskating/work_verilog.git,2021-01-31 06:49:50+00:00,,0,lskating/work_verilog,334592455,Verilog,work_verilog,121,0,2021-01-31 06:51:43+00:00,[],None
368,https://github.com/lone-lobo/verilog_codes.git,2021-02-04 17:47:18+00:00,interesting  and easy to implement codes from ground up !,0,lone-lobo/verilog_codes,336035897,Verilog,verilog_codes,318,0,2022-03-06 16:51:00+00:00,[],None
369,https://github.com/alexiaperezv/ECEN350.git,2021-02-05 18:42:53+00:00,Lab Assignments Completed in ECEN 350 with Professor Paul Gratz at Texas A&M University during the Fall of 2020.,0,alexiaperezv/ECEN350,336359032,Verilog,ECEN350,1348,0,2021-02-05 18:47:00+00:00,[],None
370,https://github.com/horsada/MIPS_CPU.git,2021-02-05 14:36:37+00:00,Year 2 Autumn CPU Project,0,horsada/MIPS_CPU,336297087,Verilog,MIPS_CPU,1061,0,2021-02-05 14:38:37+00:00,[],None
371,https://github.com/AkarshNKolekar/RISC-V-Processor.git,2021-02-19 20:46:12+00:00,,0,AkarshNKolekar/RISC-V-Processor,340485602,Verilog,RISC-V-Processor,7,0,2021-02-20 17:07:36+00:00,[],None
372,https://github.com/giulio-naggi/isa33Lab3.git,2021-02-19 19:19:59+00:00,,0,giulio-naggi/isa33Lab3,340467467,Verilog,isa33Lab3,30367,0,2021-04-08 16:41:39+00:00,[],None
373,https://github.com/quangmnh/String-Recognition-HCMUT-2019-Digital-System.git,2021-02-20 04:19:04+00:00,"Simple string (4 bit) recognition using state machines (or is it automata???) . This is part of a Digital System assignment  from term 192, Ho Chi Minh university of Technology.",0,quangmnh/String-Recognition-HCMUT-2019-Digital-System,340559916,Verilog,String-Recognition-HCMUT-2019-Digital-System,8403,0,2021-02-20 04:33:34+00:00,[],None
374,https://github.com/kksweet8845/RISC-V-5-stage-pipeline-cpu.git,2021-02-02 15:46:38+00:00,,0,kksweet8845/RISC-V-5-stage-pipeline-cpu,335340096,Verilog,RISC-V-5-stage-pipeline-cpu,199,0,2021-02-02 15:48:20+00:00,[],None
375,https://github.com/alexandreremondini/RSA-GDHL.git,2021-01-22 18:12:49+00:00,,0,alexandreremondini/RSA-GDHL,332026660,Verilog,RSA-GDHL,22274,0,2021-01-22 21:37:44+00:00,[],None
376,https://github.com/swapnilphalke97/4bit-ALU-design-Using-Verilog.git,2021-02-18 18:56:39+00:00,,0,swapnilphalke97/4bit-ALU-design-Using-Verilog,340148177,Verilog,4bit-ALU-design-Using-Verilog,852,0,2021-02-18 19:28:10+00:00,[],None
377,https://github.com/hyunatic/cz3003lab.git,2021-02-18 02:57:21+00:00,,0,hyunatic/cz3003lab,339919154,Verilog,cz3003lab,1770,0,2021-02-18 03:03:01+00:00,[],None
378,https://github.com/jalexnoel/verilog-code-.git,2021-01-30 09:34:41+00:00,,0,jalexnoel/verilog-code-,334376295,Verilog,verilog-code-,5,0,2021-01-30 09:55:17+00:00,[],None
379,https://github.com/Computer-Engineering-Department-Archive/CE201-LC.git,2021-02-16 10:51:38+00:00,Logic Circuits (LC),0,Computer-Engineering-Department-Archive/CE201-LC,339367211,Verilog,CE201-LC,153544,0,2023-09-09 21:10:41+00:00,[],None
380,https://github.com/Shayshu-NR/ECE243.git,2021-02-13 21:35:15+00:00,,0,Shayshu-NR/ECE243,338674343,Verilog,ECE243,1716,0,2021-02-13 21:38:19+00:00,[],None
381,https://github.com/Q-b1t/ALU-DI.git,2021-02-17 17:48:27+00:00,aLU,0,Q-b1t/ALU-DI,339807856,Verilog,ALU-DI,99,0,2021-02-18 21:29:08+00:00,[],None
382,https://github.com/ramb182k/Single-Cycle-CPU.git,2021-02-17 12:10:56+00:00,Verilog Code for Single Cycle CPU,0,ramb182k/Single-Cycle-CPU,339712283,Verilog,Single-Cycle-CPU,24,0,2021-02-17 12:14:53+00:00,[],None
383,https://github.com/ramb182k/Synthesis-of-Processor-verilog-code.git,2021-02-17 12:16:15+00:00,Synthesis of  Verilog code for Processor using yosys,0,ramb182k/Synthesis-of-Processor-verilog-code,339713665,Verilog,Synthesis-of-Processor-verilog-code,10,0,2021-02-17 12:17:10+00:00,[],None
384,https://github.com/ipekcaglayan/2-Factor-Authentication-Key-Fob.git,2021-02-16 23:16:41+00:00,,0,ipekcaglayan/2-Factor-Authentication-Key-Fob,339557250,Verilog,2-Factor-Authentication-Key-Fob,153,0,2021-02-16 23:22:24+00:00,[],None
385,https://github.com/bogdanmm97/Implementation-on-FPGA-of-a-system-for-detecting-a-signal-source-based-on-the-CORDIC-method.git,2021-01-20 06:16:21+00:00,,0,bogdanmm97/Implementation-on-FPGA-of-a-system-for-detecting-a-signal-source-based-on-the-CORDIC-method,331211603,Verilog,Implementation-on-FPGA-of-a-system-for-detecting-a-signal-source-based-on-the-CORDIC-method,21,0,2021-01-20 07:18:04+00:00,[],None
386,https://github.com/silent-github/UART.git,2021-01-21 03:17:51+00:00,UART verilog coding-simulation,0,silent-github/UART,331501199,Verilog,UART,59,0,2021-01-21 03:37:42+00:00,[],None
387,https://github.com/banne2266/Dlab-FinalProject-PickachuVolleyball.git,2021-01-19 06:55:26+00:00,,0,banne2266/Dlab-FinalProject-PickachuVolleyball,330890973,Verilog,Dlab-FinalProject-PickachuVolleyball,7699,0,2021-01-19 06:57:26+00:00,[],https://api.github.com/licenses/mit
388,https://github.com/banne2266/Dlab-NCTU-2019.git,2021-01-19 05:56:12+00:00,,0,banne2266/Dlab-NCTU-2019,330879039,Verilog,Dlab-NCTU-2019,391,0,2021-01-19 07:04:42+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/armenuhiarakelyan1978/fifo.git,2021-01-19 20:22:02+00:00,,0,armenuhiarakelyan1978/fifo,331099707,Verilog,fifo,20,0,2021-01-23 14:26:10+00:00,[],None
390,https://github.com/RYANLMJ/onesensor.git,2021-01-25 07:22:35+00:00,,0,RYANLMJ/onesensor,332663258,Verilog,onesensor,10502,0,2021-01-29 08:18:59+00:00,[],None
391,https://github.com/sriramb2000/CSM152A-F20.git,2021-01-19 07:31:39+00:00,,0,sriramb2000/CSM152A-F20,330898848,Verilog,CSM152A-F20,21579,0,2021-03-17 09:51:33+00:00,[],None
392,https://github.com/ronhadri12/Digital_Design.git,2021-01-28 18:43:38+00:00,,1,ronhadri12/Digital_Design,333854698,Verilog,Digital_Design,193,0,2021-02-22 04:43:30+00:00,[],None
393,https://github.com/Muzammil-ux/XADC-Demo.git,2021-02-21 14:05:01+00:00,Designing and implementation of Voltage control using XADC of Nexys4 DDR board in Verilog,0,Muzammil-ux/XADC-Demo,340915895,Verilog,XADC-Demo,870,0,2021-02-22 09:32:12+00:00,[],None
394,https://github.com/UJ-SIAO/Stopwatch.git,2021-01-31 12:36:50+00:00,Stopwatch,0,UJ-SIAO/Stopwatch,334651394,Verilog,Stopwatch,4023,0,2021-01-31 12:40:25+00:00,[],None
395,https://github.com/yuanerandlee2/CPU-RTL.git,2021-02-11 00:58:18+00:00,Verilog HDL-CPU,0,yuanerandlee2/CPU-RTL,337896615,,CPU-RTL,67,0,2021-06-13 06:04:04+00:00,[],None
396,https://github.com/kokhayas/fpga.git,2021-02-04 10:53:00+00:00,,0,kokhayas/fpga,335924760,Verilog,fpga,20141,0,2022-10-13 08:20:27+00:00,[],None
397,https://github.com/PE-611/OSG-based-FPGA-Cyclone-4.git,2021-02-03 13:35:28+00:00,Generator optical synchronizing pulses (16 channel),0,PE-611/OSG-based-FPGA-Cyclone-4,335635503,Verilog,OSG-based-FPGA-Cyclone-4,66812,0,2021-03-31 07:22:01+00:00,[],None
398,https://github.com/MeliRoseJ/Car_Dash.git,2021-02-12 17:11:07+00:00,,0,MeliRoseJ/Car_Dash,338382439,Verilog,Car_Dash,5392,0,2021-09-09 21:08:25+00:00,[],None
399,https://github.com/masoompanda/32bit_MAC_architecture.git,2021-02-11 07:45:16+00:00,,0,masoompanda/32bit_MAC_architecture,337961478,Verilog,32bit_MAC_architecture,10,0,2021-02-14 06:53:14+00:00,[],None
400,https://github.com/BlunderBoy/RISC-V.git,2021-02-22 18:44:29+00:00,Somewhat functional RISC-V processor implementation in verilog.,0,BlunderBoy/RISC-V,341301763,Verilog,RISC-V,22,0,2021-02-22 18:54:36+00:00,[],None
401,https://github.com/petru420/spi_master.git,2021-02-08 17:53:55+00:00,,0,petru420/spi_master,337161642,Verilog,spi_master,226,0,2021-02-15 18:23:40+00:00,[],None
402,https://github.com/adithyasunil26/Verilog-modules.git,2021-02-09 08:33:25+00:00,Miscellaneous verilog modules,0,adithyasunil26/Verilog-modules,337339883,Verilog,Verilog-modules,729,0,2021-04-07 14:18:17+00:00,[],https://api.github.com/licenses/mit
403,https://github.com/armenuhiarakelyan1978/transport_delay.git,2021-02-08 00:30:04+00:00,,0,armenuhiarakelyan1978/transport_delay,336921015,Verilog,transport_delay,1,0,2021-02-08 00:30:41+00:00,[],None
404,https://github.com/himanshupahwa/HDL.git,2021-01-28 18:08:38+00:00,Basic HDL Coding,0,himanshupahwa/HDL,333844053,Verilog,HDL,12,0,2021-02-16 19:48:33+00:00,[],None
405,https://github.com/HateHanzo/sync_pulse.git,2021-02-06 06:09:55+00:00,,0,HateHanzo/sync_pulse,336469094,Verilog,sync_pulse,3,0,2021-02-06 06:10:53+00:00,[],None
406,https://github.com/Ericsun01/Computer-Architecture.git,2021-02-05 23:12:24+00:00,"ALU, Regfile and Processor",1,Ericsun01/Computer-Architecture,336411018,Verilog,Computer-Architecture,37,0,2021-02-05 23:16:24+00:00,[],None
407,https://github.com/adiswami14/arithmetic-logic-unit.git,2021-02-11 05:57:34+00:00,"Building a simple Arithmetic Logic Unit in Verilog, tested on a Linux x86_64 system (for CS233 at UIUC).",0,adiswami14/arithmetic-logic-unit,337943081,Verilog,arithmetic-logic-unit,5,0,2021-05-16 00:14:19+00:00,[],None
408,https://github.com/kksweet8845/RISC-V-single-cycle-cpu.git,2021-02-02 15:40:22+00:00,,0,kksweet8845/RISC-V-single-cycle-cpu,335338162,Verilog,RISC-V-single-cycle-cpu,446,0,2021-02-02 15:45:50+00:00,[],None
409,https://github.com/xehovah/ip-2.git,2021-02-17 08:32:47+00:00,Another IPLM IP example.,0,xehovah/ip-2,339657645,Verilog,ip-2,1069,0,2022-12-21 10:14:08+00:00,[],None
410,https://github.com/CMcCrorey/Basys3Board.git,2021-02-10 20:26:08+00:00,,0,CMcCrorey/Basys3Board,337844629,Verilog,Basys3Board,12,0,2021-02-10 20:26:55+00:00,[],None
411,https://github.com/CMcCrorey/Micro_Processor.git,2021-02-10 20:28:02+00:00,,0,CMcCrorey/Micro_Processor,337845057,Verilog,Micro_Processor,20,0,2021-02-10 20:28:49+00:00,[],None
412,https://github.com/karanmohite1994/CDAC_ACTS_project.git,2021-02-21 20:30:06+00:00,,0,karanmohite1994/CDAC_ACTS_project,340997248,Verilog,CDAC_ACTS_project,6348,0,2021-02-21 20:52:55+00:00,[],None
413,https://github.com/15895885352/uart.git,2021-02-18 12:16:16+00:00,dd,0,15895885352/uart,340040181,Verilog,uart,18,0,2021-02-18 12:17:51+00:00,[],None
414,https://github.com/jsl28/Hw3.git,2021-02-12 06:26:26+00:00,,0,jsl28/Hw3,338240856,Verilog,Hw3,1,0,2021-02-12 06:27:20+00:00,[],None
415,https://github.com/Kugy/Programmable-Logic-Components.git,2021-02-21 14:50:29+00:00,,0,Kugy/Programmable-Logic-Components,340925800,Verilog,Programmable-Logic-Components,1848,0,2021-02-21 15:42:46+00:00,[],None
416,https://github.com/wxwvaldz/learngit.git,2021-02-01 01:22:33+00:00,Á¨¨‰∏Ä‰∏™‰ªìÂ∫ì,0,wxwvaldz/learngit,334796573,Verilog,learngit,159,0,2021-09-05 13:53:50+00:00,[],None
417,https://github.com/Do1e/FPGA_DDS.git,2021-02-01 08:44:34+00:00,FPGAÂÆûÁé∞ÁöÑDDS‰ø°Âè∑Ê∫ê,0,Do1e/FPGA_DDS,334884622,Verilog,FPGA_DDS,22,0,2022-03-16 16:04:50+00:00,"['fpga', 'dds']",https://api.github.com/licenses/gpl-3.0
418,https://github.com/WeEatBox/HDLBits-Verilog-practice-solution.git,2021-02-03 04:47:16+00:00,personal solution for Verilog exercises from website HDLBits,0,WeEatBox/HDLBits-Verilog-practice-solution,335510110,Verilog,HDLBits-Verilog-practice-solution,50,0,2022-08-15 22:31:44+00:00,[],None
419,https://github.com/Hasan-PH/Verilog_IEEE_to_Bin.git,2021-02-08 21:49:20+00:00,,0,Hasan-PH/Verilog_IEEE_to_Bin,337218927,Verilog,Verilog_IEEE_to_Bin,2,0,2021-02-08 21:54:15+00:00,[],None
420,https://github.com/cpen391-21/firmware.git,2021-02-10 00:14:21+00:00,,0,cpen391-21/firmware,337572354,Verilog,firmware,6118,0,2021-04-13 23:40:30+00:00,[],None
421,https://github.com/cedard234/MIPS32CPU.git,2021-01-30 13:51:30+00:00,,0,cedard234/MIPS32CPU,334423930,Verilog,MIPS32CPU,89,0,2021-01-30 13:54:42+00:00,[],None
422,https://github.com/Fang-2000/cpu-design.git,2021-02-05 02:00:51+00:00,cpuËÆæËÆ°ÂÆûÈ™å ÂèÇËÄÉ„ÄäËá™Â∑±Âä®ÊâãÂÜôcpu„Äã,0,Fang-2000/cpu-design,336135963,Verilog,cpu-design,21,0,2022-05-03 17:18:32+00:00,[],None
423,https://github.com/Winters123/bv_lookup.git,2021-02-05 15:17:37+00:00,a lookup module based on BV,0,Winters123/bv_lookup,336308045,Verilog,bv_lookup,6,0,2021-02-05 15:19:47+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/UJ-SIAO/Full-color-LED-combine-with-DW8051-Processor.git,2021-01-31 12:39:09+00:00,Full color LED combine with DW8051 Processor,1,UJ-SIAO/Full-color-LED-combine-with-DW8051-Processor,334651843,Verilog,Full-color-LED-combine-with-DW8051-Processor,25444,0,2021-01-31 13:06:26+00:00,[],None
425,https://github.com/bdealmeida/SingleCycleProcessor.git,2021-01-31 13:51:58+00:00,Full Verilog implementation of a single cycle processor with pipelining,0,bdealmeida/SingleCycleProcessor,334666821,Verilog,SingleCycleProcessor,46,0,2021-01-31 13:58:18+00:00,[],None
426,https://github.com/csardana/Saw-Tooth-Counter.git,2021-02-16 21:51:24+00:00,,0,csardana/Saw-Tooth-Counter,339540811,Verilog,Saw-Tooth-Counter,6593,0,2021-02-16 21:55:47+00:00,[],None
427,https://github.com/quangtran2796/Pulse-Oxymetry-IC.git,2021-02-18 11:11:52+00:00,,0,quangtran2796/Pulse-Oxymetry-IC,340024753,Verilog,Pulse-Oxymetry-IC,5453,0,2022-04-18 14:18:47+00:00,[],None
428,https://github.com/RYANLMJ/uart_2.git,2021-01-19 08:27:29+00:00,,0,RYANLMJ/uart_2,330912224,Verilog,uart_2,3,0,2021-01-20 08:43:06+00:00,[],None
429,https://github.com/connorlowe90/pacman-FPGA.git,2021-01-19 05:00:25+00:00,"This is a version of PACMAN implemented on an FGPA. Specifically, designed for the DE1_SoC board, open the .qpf file to run the code. Requires a PS2 keyboard, VGA monitor, speakers with auxiliary cord, and the DE1_SoC board.",0,connorlowe90/pacman-FPGA,330868928,Verilog,pacman-FPGA,6228,0,2021-10-20 05:50:29+00:00,[],None
430,https://github.com/0xvon/logical-gate.git,2021-01-20 02:37:56+00:00,,0,0xvon/logical-gate,331171423,Verilog,logical-gate,16,0,2021-01-20 02:40:34+00:00,"['verilog-hdl', 'hdl', 'logic-gates']",None
431,https://github.com/yenmeng/Single-Cycle-RISCV-Processor.git,2021-01-19 16:53:36+00:00,,0,yenmeng/Single-Cycle-RISCV-Processor,331048261,Verilog,Single-Cycle-RISCV-Processor,175021,0,2021-01-19 17:07:09+00:00,[],None
432,https://github.com/FJAM1309/Sistemas-Digitales.git,2021-01-27 01:18:46+00:00,repositorio sistemas digitales - 4595140 - Fernando Juli√°n Arag√≥n Mayer,0,FJAM1309/Sistemas-Digitales,333265405,Verilog,Sistemas-Digitales,2,0,2021-04-12 14:46:13+00:00,[],None
433,https://github.com/shikata-nidek/verilog.git,2021-01-20 01:23:17+00:00,verilog workspace test,0,shikata-nidek/verilog,331156834,Verilog,verilog,1,0,2021-01-20 01:30:02+00:00,[],None
434,https://github.com/fatemedbghi/4-4-multiplier-gate-level.git,2021-01-22 12:49:57+00:00,,0,fatemedbghi/4-4-multiplier-gate-level,331944790,Verilog,4-4-multiplier-gate-level,84,0,2021-01-22 12:50:35+00:00,[],None
435,https://github.com/Smile834/5-stage-pipeline.git,2021-01-24 03:22:39+00:00,,0,Smile834/5-stage-pipeline,332358270,Verilog,5-stage-pipeline,5,0,2021-01-24 03:38:51+00:00,[],None
436,https://github.com/shikata-nidek/test_bench_practice.git,2021-01-21 00:03:37+00:00,test bench practice,0,shikata-nidek/test_bench_practice,331465621,Verilog,test_bench_practice,4086,0,2021-03-12 06:11:55+00:00,[],None
437,https://github.com/Muhammad-Junaid-Ahmad/8-bit-Prime-Number-Detector.git,2021-01-21 15:36:46+00:00,,0,Muhammad-Junaid-Ahmad/8-bit-Prime-Number-Detector,331672304,Verilog,8-bit-Prime-Number-Detector,37,0,2021-01-21 15:41:28+00:00,[],https://api.github.com/licenses/gpl-3.0
438,https://github.com/YunlinXie/ComputerArchitecture_ALUBehavioralModeling.git,2021-01-28 00:05:53+00:00,,0,YunlinXie/ComputerArchitecture_ALUBehavioralModeling,333595039,Verilog,ComputerArchitecture_ALUBehavioralModeling,497,0,2021-01-28 00:18:28+00:00,[],None
439,https://github.com/SARAMAG/ALU.git,2021-02-17 12:54:23+00:00,,0,SARAMAG/ALU,339723526,Verilog,ALU,3,0,2021-02-17 12:56:24+00:00,[],None
440,https://github.com/alikro2000/FPGA-Final-Project.git,2021-02-13 21:40:04+00:00,,0,alikro2000/FPGA-Final-Project,338675061,Verilog,FPGA-Final-Project,15,0,2021-05-05 17:03:19+00:00,[],None
441,https://github.com/alcor146/Verilog-project.git,2021-02-17 20:03:01+00:00,"An implementation of a decoder using 3 algorithms, registers that hold the input signals, a demus and a mux for selecting and enableing the output of a coded message",0,alcor146/Verilog-project,339841695,Verilog,Verilog-project,11,0,2021-02-17 20:18:52+00:00,[],None
442,https://github.com/IshMehta/MIPS_CPU.git,2021-01-27 04:54:05+00:00,Designed a simplified version of a 5 stage pipelined CPU based on the 32 bit MIPS RISC instruction-set architecture (ISA),0,IshMehta/MIPS_CPU,333307662,Verilog,MIPS_CPU,55,0,2021-10-12 16:12:37+00:00,[],https://api.github.com/licenses/mit
443,https://github.com/armenuhiarakelyan1978/syn.git,2021-01-27 14:49:21+00:00,sync,0,armenuhiarakelyan1978/syn,333453452,Verilog,syn,6,0,2021-01-29 17:15:58+00:00,[],None
444,https://github.com/mohammad-babaei/RSA-encryptor-decryptor.git,2021-02-02 21:13:14+00:00,,0,mohammad-babaei/RSA-encryptor-decryptor,335424762,Verilog,RSA-encryptor-decryptor,140,0,2021-02-04 18:49:49+00:00,[],None
445,https://github.com/OmamaElrefaei/Computer-Architecture.git,2021-02-05 05:58:49+00:00,"These were the assignments of CSE 620: Advanced Computer Architecture, supervised by Prof. Mohamed Watheq El-Kharashi",0,OmamaElrefaei/Computer-Architecture,336179025,Verilog,Computer-Architecture,15,0,2023-02-27 10:59:55+00:00,[],None
446,https://github.com/yashcern/mip.git,2021-02-08 10:58:40+00:00,,0,yashcern/mip,337046075,Verilog,mip,3,0,2021-02-08 11:55:42+00:00,[],None
447,https://github.com/StreetsJ/Finite-State-Machine-Intersection.git,2021-02-07 22:52:30+00:00,Verilog implementation of a fsm to control intersection stop-lights,0,StreetsJ/Finite-State-Machine-Intersection,336907612,Verilog,Finite-State-Machine-Intersection,3,0,2021-02-07 22:53:08+00:00,[],None
448,https://github.com/salmasoliman23/Computer-Architecture-Labs.git,2021-02-05 09:12:26+00:00,,0,salmasoliman23/Computer-Architecture-Labs,336220351,Verilog,Computer-Architecture-Labs,120566,0,2021-02-05 10:20:33+00:00,[],None
449,https://github.com/MaxTheWhale/picorv32-compose.git,2021-02-05 15:19:25+00:00,,1,MaxTheWhale/picorv32-compose,336308531,Verilog,picorv32-compose,122,0,2021-02-10 22:28:22+00:00,[],None
450,https://github.com/b07902040/RISC-V-CPU-Core.git,2021-02-06 12:01:26+00:00,Simple RISC-V CPU Core in Verilog,0,b07902040/RISC-V-CPU-Core,336527540,Verilog,RISC-V-CPU-Core,917,0,2021-02-28 15:28:44+00:00,[],None
451,https://github.com/JonathanF98/Digital_Systems_Design.git,2021-02-09 01:30:59+00:00,,0,JonathanF98/Digital_Systems_Design,337259172,Verilog,Digital_Systems_Design,3,0,2021-02-09 01:31:57+00:00,[],None
452,https://github.com/amirhossein-alizad/Direct-Mapped-Memory-Cache.git,2021-02-08 19:05:09+00:00,"Direct Mapped Memory Cache, a project for Computer Architecture course in University of Tehran",0,amirhossein-alizad/Direct-Mapped-Memory-Cache,337180286,Verilog,Direct-Mapped-Memory-Cache,38,0,2021-02-13 10:56:46+00:00,[],https://api.github.com/licenses/gpl-3.0
453,https://github.com/HieuNguyenHuu/fpga_caralarm.git,2021-02-11 18:22:56+00:00,FPGA car alarm,0,HieuNguyenHuu/fpga_caralarm,338114615,Verilog,fpga_caralarm,10336,0,2021-02-12 18:37:02+00:00,[],None
454,https://github.com/DrCaH4ec/signal_generator_on_FPGA.git,2021-01-19 14:18:41+00:00,,0,DrCaH4ec/signal_generator_on_FPGA,331003933,Verilog,signal_generator_on_FPGA,31,0,2021-01-19 14:24:10+00:00,[],None
455,https://github.com/abdullahyazgy/logical_lab.git,2021-01-23 15:19:43+00:00,,0,abdullahyazgy/logical_lab,332240633,Verilog,logical_lab,44,0,2021-01-26 18:49:45+00:00,[],None
456,https://github.com/zll969722243/MiniSoC.git,2021-01-19 00:40:16+00:00,,0,zll969722243/MiniSoC,330821977,Verilog,MiniSoC,210,0,2021-01-19 14:02:03+00:00,[],None
457,https://github.com/cccisi/OpenSource.git,2021-01-27 02:45:49+00:00,My open source code archieve,0,cccisi/OpenSource,333283005,Verilog,OpenSource,13904,0,2021-01-27 03:04:40+00:00,[],https://api.github.com/licenses/apache-2.0
458,https://github.com/Limmeee/PWM_1.git,2021-01-25 21:08:27+00:00,,0,Limmeee/PWM_1,332884025,Verilog,PWM_1,3,0,2021-01-25 21:21:07+00:00,[],None
459,https://github.com/JoshuaBowerman/CPUP.git,2021-01-19 20:18:00+00:00,Simple verilog CPU designed to run on a DE0-NANO with a Cyclone IV,0,JoshuaBowerman/CPUP,331098788,Verilog,CPUP,353,0,2021-04-28 14:35:00+00:00,[],None
460,https://github.com/Mohammed-Salama/SPI.git,2021-01-23 15:31:52+00:00,,0,Mohammed-Salama/SPI,332243299,Verilog,SPI,7,0,2021-01-23 16:02:03+00:00,[],None
461,https://github.com/Ryan-Lukas/VerilogDesign-2bit-vector-control-instr.git,2021-01-24 02:18:26+00:00,,0,Ryan-Lukas/VerilogDesign-2bit-vector-control-instr,332349895,Verilog,VerilogDesign-2bit-vector-control-instr,4644,0,2021-01-24 03:32:44+00:00,[],None
462,https://github.com/UJ-SIAO/DW8051---I2C-Master.git,2021-01-31 12:34:49+00:00,DW8051 ‚Äì I2C Master,1,UJ-SIAO/DW8051---I2C-Master,334651015,Verilog,DW8051---I2C-Master,7172,0,2021-01-31 13:03:41+00:00,[],None
463,https://github.com/narendiran1996/ProjectZ.git,2021-02-01 00:25:32+00:00,My pet Project - MIPS Processor implementation in verilog,0,narendiran1996/ProjectZ,334787530,Verilog,ProjectZ,2192,0,2021-07-28 00:05:54+00:00,[],None
464,https://github.com/uangjw/Simple-MIPS-Multicycle-CPU.git,2021-02-03 13:33:54+00:00,simple school work,0,uangjw/Simple-MIPS-Multicycle-CPU,335635002,Verilog,Simple-MIPS-Multicycle-CPU,15,0,2021-03-12 15:39:05+00:00,[],None
465,https://github.com/MRNafisiA/Computer-Arch-Lab.git,2021-02-03 13:48:34+00:00,,0,MRNafisiA/Computer-Arch-Lab,335639164,Verilog,Computer-Arch-Lab,2467,0,2021-02-05 15:40:38+00:00,[],None
466,https://github.com/BlineraHysenaj/ArchitectureOfComputers.git,2021-02-04 13:07:47+00:00,,0,BlineraHysenaj/ArchitectureOfComputers,335957028,Verilog,ArchitectureOfComputers,12,0,2021-02-04 13:12:10+00:00,[],None
467,https://github.com/sumair-aziz/4-bit-simple-multiplier-in-verilog.git,2021-02-04 14:34:40+00:00,,0,sumair-aziz/4-bit-simple-multiplier-in-verilog,335981010,Verilog,4-bit-simple-multiplier-in-verilog,2,0,2021-02-04 14:41:21+00:00,[],None
468,https://github.com/aidan-therien/processor.git,2021-02-12 21:17:57+00:00,Processor created in VHDL,0,aidan-therien/processor,338435426,Verilog,processor,3753,0,2021-02-12 21:23:45+00:00,[],None
469,https://github.com/PorcoRosso1998/Current_Thesis.git,2021-02-15 21:36:03+00:00,,0,PorcoRosso1998/Current_Thesis,339213582,Verilog,Current_Thesis,18670,0,2021-05-15 23:32:41+00:00,[],None
470,https://github.com/juanjesusov/apagadorDeEscalera.git,2021-02-11 21:13:17+00:00,Ejercicio de un apagador de escalera en vivado,0,juanjesusov/apagadorDeEscalera,338154365,Verilog,apagadorDeEscalera,83,0,2021-04-13 16:10:47+00:00,[],None
471,https://github.com/IObundle/iob-fpu.git,2021-02-12 12:10:48+00:00,,1,IObundle/iob-fpu,338308842,Verilog,iob-fpu,81,0,2023-06-15 08:44:57+00:00,[],None
472,https://github.com/ioComk/snake_game.git,2021-01-26 03:40:21+00:00,,0,ioComk/snake_game,332962111,Verilog,snake_game,10,0,2021-01-26 03:41:16+00:00,[],https://api.github.com/licenses/mit
473,https://github.com/hubertsumarno/MIPS-I.git,2021-02-01 05:59:40+00:00,32 bit MIPS-1 ISA processor designed in SystemVerilog,0,hubertsumarno/MIPS-I,334846591,Verilog,MIPS-I,894,0,2021-02-01 06:10:31+00:00,[],None
474,https://github.com/liangchen01xz/EDA_course_design.git,2021-02-01 07:07:00+00:00,EDAËØæÁ®ãÂÆûË∑µÈ°πÁõÆ,0,liangchen01xz/EDA_course_design,334860923,Verilog,EDA_course_design,39060,0,2021-02-01 07:16:23+00:00,[],None
475,https://github.com/ji-sang-geun/KW_Class_Study.git,2021-02-02 08:37:11+00:00,,0,ji-sang-geun/KW_Class_Study,335221245,Verilog,KW_Class_Study,168,0,2021-02-22 05:57:52+00:00,[],None
476,https://github.com/fatihkaan22/mips32-modified.git,2021-02-02 11:52:45+00:00,,0,fatihkaan22/mips32-modified,335272139,Verilog,mips32-modified,40,0,2021-07-03 13:14:08+00:00,"['mips32', 'verilog', 'processor-design']",None
477,https://github.com/sz-sudo/TaxiMeter.git,2021-02-11 17:56:24+00:00,,0,sz-sudo/TaxiMeter,338107677,Verilog,TaxiMeter,651,0,2021-02-17 20:19:44+00:00,[],None
478,https://github.com/buhman/cpu.git,2021-02-12 07:49:13+00:00,FPGA-synthesizable RISC-V implementation,0,buhman/cpu,338254342,Verilog,cpu,198,0,2021-03-25 23:29:11+00:00,[],None
479,https://github.com/banne2266/ComputerOrganization-NCTU-2020.git,2021-01-20 03:53:05+00:00,,0,banne2266/ComputerOrganization-NCTU-2020,331186454,Verilog,ComputerOrganization-NCTU-2020,1235,0,2021-04-10 07:05:57+00:00,[],https://api.github.com/licenses/mit
480,https://github.com/saisankp/Digital-Logic-Design.git,2021-01-19 21:31:25+00:00,My code in Verilog to study Digital Logic Design.,0,saisankp/Digital-Logic-Design,331114852,Verilog,Digital-Logic-Design,25,0,2021-02-16 16:02:06+00:00,[],None
481,https://github.com/Tatev2919/Synch_Slow_To_Fast.git,2021-01-29 10:47:53+00:00,,0,Tatev2919/Synch_Slow_To_Fast,334115909,Verilog,Synch_Slow_To_Fast,1,0,2021-01-29 10:48:30+00:00,[],None
482,https://github.com/Ciao-CA/CS-Computer-System.git,2021-01-26 04:28:17+00:00,Ë•ø‰∫§ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ,0,Ciao-CA/CS-Computer-System,332971313,Verilog,CS-Computer-System,9123,0,2021-01-26 04:33:40+00:00,[],None
483,https://github.com/strong-Ting/ICDC_2010_grad.git,2021-01-27 02:04:40+00:00,,2,strong-Ting/ICDC_2010_grad,333274497,Verilog,ICDC_2010_grad,3611,0,2021-06-27 09:40:02+00:00,[],None
484,https://github.com/ShaofengWu123/Digital-Circuit-Experiment.git,2021-01-27 12:28:38+00:00,Codes for USTC course: Digital Circuit Experiment. Exp10 is excluded as a independent repo.,0,ShaofengWu123/Digital-Circuit-Experiment,333413153,Verilog,Digital-Circuit-Experiment,108,0,2022-08-25 09:06:34+00:00,[],None
485,https://github.com/neekssss/simpleRISC.git,2021-01-30 19:40:37+00:00,A simple RISC programmed in Verilog,0,neekssss/simpleRISC,334496699,Verilog,simpleRISC,10190,0,2021-01-30 20:33:57+00:00,[],None
486,https://github.com/icerdavid/CDC.git,2021-02-01 10:18:25+00:00,Clock Domain Crossing Design,0,icerdavid/CDC,334909683,Verilog,CDC,1,0,2021-02-02 03:25:40+00:00,[],https://api.github.com/licenses/mit
487,https://github.com/zacharyhickman/HC21-STE.git,2021-02-01 03:50:49+00:00,"A collection of schematics, software, and design files for the HC21-STE computer.",0,zacharyhickman/HC21-STE,334823267,Verilog,HC21-STE,74,0,2021-02-03 07:23:09+00:00,[],https://api.github.com/licenses/gpl-3.0
488,https://github.com/armenuhiarakelyan1978/Hamming_code.git,2021-01-19 11:41:24+00:00,,0,armenuhiarakelyan1978/Hamming_code,330960825,Verilog,Hamming_code,4,0,2021-01-19 11:44:00+00:00,[],None
489,https://github.com/fatemedbghi/mips_multi-cycle.git,2021-01-22 12:42:04+00:00,,0,fatemedbghi/mips_multi-cycle,331942956,Verilog,mips_multi-cycle,4,0,2021-01-22 12:42:33+00:00,[],None
490,https://github.com/ajayay04/Verilog_CODING.git,2021-01-24 17:57:30+00:00,,0,ajayay04/Verilog_CODING,332517469,Verilog,Verilog_CODING,15,0,2021-07-14 12:56:11+00:00,[],None
491,https://github.com/zhenwei-li-123/hello-world.git,2021-01-23 10:14:20+00:00,modeganqing,0,zhenwei-li-123/hello-world,332180664,Verilog,hello-world,2,0,2023-11-04 07:32:09+00:00,[],None
492,https://github.com/armenuhiarakelyan1978/generate_block.git,2021-02-08 00:22:43+00:00,generate,0,armenuhiarakelyan1978/generate_block,336920009,Verilog,generate_block,1,0,2021-02-08 00:24:20+00:00,[],None
493,https://github.com/ZamanAliWassan/DSD_Course_project.git,2021-02-08 11:17:09+00:00,"In this project  I had to design and implement a hardware to ADC interface on NEXYS 4 DDR. the system receive analog values and display the corresponding change in amplitude using pulse width modulation (PWM) on 16 bit user LEDs Bar, Seven segment displays and RGB LEDs. ",0,ZamanAliWassan/DSD_Course_project,337050836,Verilog,DSD_Course_project,8577,0,2021-02-10 08:26:45+00:00,[],None
494,https://github.com/zraibra/elektronikprak.git,2021-02-06 21:59:30+00:00,,0,zraibra/elektronikprak,336645373,Verilog,elektronikprak,4,0,2021-02-06 22:12:39+00:00,[],None
495,https://github.com/nabadawy/traffic-controller.git,2021-02-10 18:06:54+00:00,,0,nabadawy/traffic-controller,337810220,Verilog,traffic-controller,187,0,2021-02-10 18:16:41+00:00,[],None
496,https://github.com/Preetham-k/Smart-Home-Project.git,2021-02-10 18:53:32+00:00,,0,Preetham-k/Smart-Home-Project,337822368,Verilog,Smart-Home-Project,59,0,2021-02-10 20:12:01+00:00,[],None
497,https://github.com/nabadawy/RV32IC-implementation.git,2021-02-10 18:29:44+00:00,,0,nabadawy/RV32IC-implementation,337816284,Verilog,RV32IC-implementation,515,0,2021-02-10 18:33:26+00:00,[],None
498,https://github.com/ajdaniel17/cautious-umbrella.git,2021-02-22 20:31:25+00:00,Better Version of Project 1 Lab code ,0,ajdaniel17/cautious-umbrella,341329078,Verilog,cautious-umbrella,257,0,2021-04-25 16:30:25+00:00,[],None
499,https://github.com/teekamkhandelwal/traffic_light_controller.git,2021-02-18 17:06:08+00:00,,0,teekamkhandelwal/traffic_light_controller,340120166,Verilog,traffic_light_controller,10,0,2021-02-21 14:26:51+00:00,[],https://api.github.com/licenses/apache-2.0
500,https://github.com/Mohamed-Ammar/AES.git,2021-02-16 02:44:23+00:00,,1,Mohamed-Ammar/AES,339267167,Verilog,AES,161,0,2021-02-17 17:43:32+00:00,[],None
501,https://github.com/scottdrichards/417-FPGA-Projects.git,2021-02-19 14:46:23+00:00,,0,scottdrichards/417-FPGA-Projects,340398781,Verilog,417-FPGA-Projects,5338,0,2021-04-13 00:32:54+00:00,[],None
502,https://github.com/ebrukardas/CSE331_Computer_Organization.git,2021-02-22 20:37:08+00:00,,0,ebrukardas/CSE331_Computer_Organization,341330455,Verilog,CSE331_Computer_Organization,324,0,2021-02-22 20:37:55+00:00,[],None
503,https://github.com/Computer-Engineering-Department-Archive/CE201-LC-Project.git,2021-01-23 16:22:34+00:00,Logical Circuit Final Project Fall 99,0,Computer-Engineering-Department-Archive/CE201-LC-Project,332254294,Verilog,CE201-LC-Project,16078,0,2023-09-05 15:57:25+00:00,[],None
504,https://github.com/mec391/FPGA_course.git,2021-02-01 23:40:05+00:00,EE 417,0,mec391/FPGA_course,335114740,Verilog,FPGA_course,30,0,2021-04-02 22:35:43+00:00,[],None
505,https://github.com/SBucur/riscv.git,2021-01-27 06:40:43+00:00,"Pipelined RISC-V core made as a learning exercise in Verilog, SystemVerilog and UVM.",0,SBucur/riscv,333328266,Verilog,riscv,131,0,2021-03-16 05:22:08+00:00,[],https://api.github.com/licenses/gpl-3.0
506,https://github.com/lubinairam/stop_watch.git,2021-01-28 09:34:51+00:00,,0,lubinairam/stop_watch,333710505,Verilog,stop_watch,3964,0,2021-03-01 21:36:24+00:00,[],None
507,https://github.com/NinjaInFog/MIPS_labs.git,2021-02-02 10:53:13+00:00,MIPS architecture on Verilog HDL,0,NinjaInFog/MIPS_labs,335257161,Verilog,MIPS_labs,537,0,2021-04-08 10:01:17+00:00,"['verilog-hdl', 'mips', 'mips-architecture']",None
508,https://github.com/jalexnoel/4x4-to-8x8-upsample-code.git,2021-01-30 07:47:07+00:00,Supplementary File-A Systolic nxn to 2nx2n Deconvolution Architecture for Upsampling,0,jalexnoel/4x4-to-8x8-upsample-code,334357991,Verilog,4x4-to-8x8-upsample-code,107,0,2023-05-11 07:58:07+00:00,[],None
509,https://github.com/ritikraj7/Generalised-CORDIC.git,2021-01-30 15:59:00+00:00,,0,ritikraj7/Generalised-CORDIC,334452061,Verilog,Generalised-CORDIC,2,0,2021-01-30 16:27:49+00:00,[],None
510,https://github.com/Liquid-Aristocracy/My-RISC-V-CPU.git,2021-01-30 10:53:48+00:00,,0,Liquid-Aristocracy/My-RISC-V-CPU,334390165,Verilog,My-RISC-V-CPU,3,0,2021-01-30 10:55:53+00:00,[],None
511,https://github.com/Pinacolada8/AOC2.git,2021-01-22 02:16:26+00:00,,1,Pinacolada8/AOC2,331811861,Verilog,AOC2,21503,0,2021-02-28 02:11:01+00:00,[],None
512,https://github.com/LordRafa/BusBlasterV3_Passthrough.git,2021-01-21 15:26:30+00:00,BusBlasterV3 Passthrough Buffer,0,LordRafa/BusBlasterV3_Passthrough,331669402,Verilog,BusBlasterV3_Passthrough,21,0,2021-01-21 15:54:38+00:00,[],https://api.github.com/licenses/gpl-3.0
513,https://github.com/Ryan-Lukas/VerilogDesing-16bits-rca-csa.git,2021-01-24 05:27:40+00:00,,0,Ryan-Lukas/VerilogDesing-16bits-rca-csa,332374270,Verilog,VerilogDesing-16bits-rca-csa,9,0,2021-01-24 05:33:53+00:00,[],None
514,https://github.com/HardiTrivedi/Verilog.git,2021-02-13 15:52:46+00:00,,0,HardiTrivedi/Verilog,338609717,Verilog,Verilog,2,0,2021-02-13 15:53:41+00:00,[],None
515,https://github.com/shayan-mk/Processor_Simulation.git,2021-02-08 10:48:06+00:00,,0,shayan-mk/Processor_Simulation,337043386,Verilog,Processor_Simulation,16545,0,2021-02-09 19:12:36+00:00,[],None
516,https://github.com/archshift/polarfire-crypto.git,2021-02-12 00:04:22+00:00,Soft crypto acceleration for Polarfire SoC,0,archshift/polarfire-crypto,338185383,Verilog,polarfire-crypto,198,0,2021-04-23 00:16:41+00:00,[],None
517,https://github.com/suvm1998/NoC.git,2021-02-10 16:54:09+00:00,NoC micro-architecture ,0,suvm1998/NoC,337790445,Verilog,NoC,3,0,2021-02-10 16:57:32+00:00,[],None
518,https://github.com/chnjstyj/cpu_with_cache.git,2021-02-07 08:23:39+00:00,,0,chnjstyj/cpu_with_cache,336737512,Verilog,cpu_with_cache,1178,0,2021-02-17 11:33:15+00:00,[],None
519,https://github.com/its-just-pritam/Computer-Organization-Lab-IITKGP.git,2021-01-19 14:26:04+00:00,,0,its-just-pritam/Computer-Organization-Lab-IITKGP,331006199,Verilog,Computer-Organization-Lab-IITKGP,277,0,2021-01-19 14:37:19+00:00,[],None
520,https://github.com/yoooolim/School_3_1_CS_Multi_Cycle.git,2021-01-21 05:34:09+00:00,,0,yoooolim/School_3_1_CS_Multi_Cycle,331525471,Verilog,School_3_1_CS_Multi_Cycle,4013,0,2021-01-21 05:36:32+00:00,[],None
521,https://github.com/umar-afzaal/ReCkt.git,2021-02-18 07:33:41+00:00,A library of reliable adders and multipliers,0,umar-afzaal/ReCkt,339970607,Verilog,ReCkt,4228,0,2021-10-17 01:11:10+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/virkrupinder/Seven-Segment-Display.git,2021-02-22 19:48:59+00:00,,0,virkrupinder/Seven-Segment-Display,341318516,Verilog,Seven-Segment-Display,9,0,2021-02-22 21:11:54+00:00,[],None
523,https://github.com/alexdowad/ad1xx.git,2021-02-12 18:32:01+00:00,Series of simple RISC-V computers (for fun and learning),1,alexdowad/ad1xx,338400997,Verilog,ad1xx,37,0,2021-02-22 06:41:28+00:00,[],None
524,https://github.com/JJ6/CRO.git,2021-01-21 19:43:41+00:00,Controlled Ring Oscillator,0,JJ6/CRO,331736022,Verilog,CRO,5,0,2021-02-01 14:43:15+00:00,[],None
525,https://github.com/qianxi5/50.002_Whack_A_Mole.git,2021-01-25 03:33:35+00:00,"Whack-A-Mole is a rendition of the classic whack-a-mole game at the arcade. This game consists of 3 buttons which will light up, prompting the player to press them at the same time. The 7-segment display updates the score upon each successful button press.",0,qianxi5/50.002_Whack_A_Mole,332620790,Verilog,50.002_Whack_A_Mole,7085,0,2022-03-03 15:42:09+00:00,[],None
526,https://github.com/UJ-SIAO/Right-angled-triangle-Rendering-Engine.git,2021-01-31 13:15:09+00:00,Right-angled triangle Rendering Engine,0,UJ-SIAO/Right-angled-triangle-Rendering-Engine,334658946,Verilog,Right-angled-triangle-Rendering-Engine,327,0,2021-01-31 13:15:19+00:00,[],None
527,https://github.com/UJ-SIAO/NAND-Flash-Memory-Control.git,2021-01-31 13:17:12+00:00,NAND Flash Memory Control,0,UJ-SIAO/NAND-Flash-Memory-Control,334659339,Verilog,NAND-Flash-Memory-Control,2627,0,2021-01-31 13:17:25+00:00,[],None
528,https://github.com/Tatev2919/Generate_block.git,2021-02-05 11:35:56+00:00,,0,Tatev2919/Generate_block,336253967,Verilog,Generate_block,1,0,2021-02-05 11:36:41+00:00,[],None
529,https://github.com/ilkergul99/Simple-Phone-Conversation-Project.git,2021-02-07 18:07:57+00:00,CS303 term project by using sequential circuit with a Finite State machine,0,ilkergul99/Simple-Phone-Conversation-Project,336855082,Verilog,Simple-Phone-Conversation-Project,540,0,2021-02-07 18:12:12+00:00,[],None
530,https://github.com/13061262721/MIPSCPU.git,2021-02-09 01:21:55+00:00,A simple pipline misp cpu,0,13061262721/MIPSCPU,337257617,Verilog,MIPSCPU,17,0,2021-02-09 01:25:01+00:00,[],None
531,https://github.com/vgegok/miniSpartan6_plus_MusicBox.git,2021-02-20 08:38:46+00:00,,1,vgegok/miniSpartan6_plus_MusicBox,340604587,Verilog,miniSpartan6_plus_MusicBox,517,0,2021-02-20 09:27:18+00:00,[],None
532,https://github.com/Arvind-003/file_handling.git,2021-02-20 05:49:36+00:00,,0,Arvind-003/file_handling,340573377,Verilog,file_handling,6,0,2021-02-20 05:54:29+00:00,[],None
533,https://github.com/highpreef/Snake-Game.git,2021-02-21 00:50:54+00:00,A fully functional copy of the popular 'Snake Game' in Verilog. ,0,highpreef/Snake-Game,340786906,Verilog,Snake-Game,20,0,2022-08-17 17:21:11+00:00,[],None
534,https://github.com/ehsundar/CAD.git,2021-02-04 15:33:21+00:00,,0,ehsundar/CAD,335998177,Verilog,CAD,2418,0,2023-01-28 06:23:41+00:00,[],None
535,https://github.com/JRB-90/MemoryMappedVGA.git,2021-02-05 09:12:27+00:00,HDL Memory mapped VGA controller designed in Verilog.,0,JRB-90/MemoryMappedVGA,336220356,Verilog,MemoryMappedVGA,320,0,2021-02-13 14:56:40+00:00,[],None
536,https://github.com/mustafatokgoz/Computer_Organization.git,2021-02-05 20:23:19+00:00,"Computer Organization Lesson Projects and in these projects  , Mips, Logisim and Quartus were used.",0,mustafatokgoz/Computer_Organization,336380532,Verilog,Computer_Organization,3321,0,2021-02-05 21:13:44+00:00,[],None
537,https://github.com/nicolas-le-petit/digitalLab.git,2021-02-17 16:18:27+00:00,SPI implementation on FPGA with FSM,0,nicolas-le-petit/digitalLab,339782461,,digitalLab,5,0,2023-05-25 04:27:49+00:00,[],None
538,https://github.com/davendramaharaj1/ece342.git,2021-02-17 03:19:11+00:00,,0,davendramaharaj1/ece342,339599203,Verilog,ece342,8843,0,2021-05-14 20:52:34+00:00,[],None
539,https://github.com/Ryan-Lukas/VerilogDesign-fsm-thunderbird-turn-signals.git,2021-01-24 07:19:49+00:00,,0,Ryan-Lukas/VerilogDesign-fsm-thunderbird-turn-signals,332390003,Verilog,VerilogDesign-fsm-thunderbird-turn-signals,4,0,2021-01-24 07:33:32+00:00,[],None
540,https://github.com/lyuyangly/snps_upf_demo.git,2021-01-24 14:22:27+00:00,,0,lyuyangly/snps_upf_demo,332468794,Verilog,snps_upf_demo,14,0,2021-01-24 14:25:25+00:00,[],None
541,https://github.com/Jr1P/LoongsonCup2021.git,2021-01-28 14:32:52+00:00,LoongsonCup 2021 source code,0,Jr1P/LoongsonCup2021,333784676,Verilog,LoongsonCup2021,63,0,2021-03-12 08:56:35+00:00,[],None
542,https://github.com/fatteme/MatrixMultiplier.git,2021-02-04 08:00:37+00:00,DSD Project Fall 2020,0,fatteme/MatrixMultiplier,335881124,Verilog,MatrixMultiplier,5735,0,2021-07-06 11:57:01+00:00,[],None
543,https://github.com/unamed-uuu/soc-cpu6.git,2021-02-01 03:15:42+00:00,,0,unamed-uuu/soc-cpu6,334816776,Verilog,soc-cpu6,9617,0,2021-03-02 01:15:42+00:00,[],None
544,https://github.com/adanpartidajr/ASCII27Seg.git,2021-01-30 20:55:01+00:00,Verilog project that takes in ASCII hex or decimal values and outputs the result to a group of 7 segment displays on an Intel DE10-Lite FPGA. Holding a button on the board can change the message displayed.,0,adanpartidajr/ASCII27Seg,334509348,Verilog,ASCII27Seg,3,0,2021-01-31 04:51:40+00:00,"['verilog', 'hdl', 'fpga']",None
545,https://github.com/samarth1612/Dadda-Multiplier-16-bit.git,2021-02-04 14:00:18+00:00,,0,samarth1612/Dadda-Multiplier-16-bit,335971058,Verilog,Dadda-Multiplier-16-bit,977,0,2022-03-28 07:51:10+00:00,[],None
546,https://github.com/AhmetDemirdass/Single-Cycle-CPU.git,2021-02-04 22:52:20+00:00,,0,AhmetDemirdass/Single-Cycle-CPU,336103927,Verilog,Single-Cycle-CPU,3277,0,2021-02-04 23:05:12+00:00,[],None
547,https://github.com/fatemedbghi/mips_single-cycle.git,2021-01-22 12:40:09+00:00,,0,fatemedbghi/mips_single-cycle,331942508,Verilog,mips_single-cycle,4,0,2021-01-22 12:40:50+00:00,[],None
548,https://github.com/pyrchm/randomCircuits.git,2021-01-22 16:18:14+00:00,randomness,0,pyrchm/randomCircuits,331998856,Verilog,randomCircuits,3,0,2021-01-22 16:23:43+00:00,[],None
549,https://github.com/HsuShihHsueh/Verilog_Mario.git,2021-01-22 11:46:15+00:00,,0,HsuShihHsueh/Verilog_Mario,331930098,Verilog,Verilog_Mario,7699,0,2022-03-20 07:51:53+00:00,[],None
550,https://github.com/rakesh208/VERILOG_CODE.git,2021-02-11 15:55:31+00:00,,0,rakesh208/VERILOG_CODE,338076018,Verilog,VERILOG_CODE,1,0,2021-02-28 16:58:55+00:00,[],None
551,https://github.com/deepraj88/dma.git,2021-02-13 04:25:24+00:00,,1,deepraj88/dma,338495804,Verilog,dma,4,0,2021-02-13 04:27:23+00:00,[],None
552,https://github.com/YousefAtefB/SPI_Using_verilog.git,2021-02-14 12:41:14+00:00,implementation of the spi protocol using verilog,0,YousefAtefB/SPI_Using_verilog,338802784,Verilog,SPI_Using_verilog,1933,0,2021-02-14 12:47:34+00:00,[],None
553,https://github.com/coherent17/Verilog_FPGA.git,2021-02-14 16:46:17+00:00,"using FPGA ""Max 10"" to simulate by Verilog",0,coherent17/Verilog_FPGA,338852028,Verilog,Verilog_FPGA,50,0,2021-07-13 14:46:02+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/tehbingsiewdai/Audio_Viz_Project_Template.git,2021-01-28 18:42:32+00:00,Project for NUS EE2026,0,tehbingsiewdai/Audio_Viz_Project_Template,333854217,Verilog,Audio_Viz_Project_Template,11667,0,2021-08-24 18:10:56+00:00,[],None
555,https://github.com/EllieCh/ECE241.git,2021-02-19 05:46:32+00:00,Compilation of verilog projects done for second year digital systems course. Includes labs and a final project.,0,EllieCh/ECE241,340270871,,ECE241,1777,0,2021-11-30 04:39:52+00:00,[],None
556,https://github.com/SrivenkatAnr/EE2003-Computer-Organisation.git,2021-02-10 10:17:50+00:00,"Assignments of Computer Organisation Course, July-Nov 2020",0,SrivenkatAnr/EE2003-Computer-Organisation,337686577,Verilog,EE2003-Computer-Organisation,87854,0,2021-02-10 10:39:59+00:00,[],https://api.github.com/licenses/gpl-3.0
557,https://github.com/CMcCrorey/Verilog_MISC.git,2021-02-10 20:37:29+00:00,,0,CMcCrorey/Verilog_MISC,337847304,Verilog,Verilog_MISC,7,0,2021-02-10 20:45:01+00:00,[],None
558,https://github.com/ryaanluke/Simple-RISC-Machine.git,2021-02-08 20:09:51+00:00,Full Simple RISC Machine from CPEN 211 Lab,0,ryaanluke/Simple-RISC-Machine,337196395,Verilog,Simple-RISC-Machine,14,0,2021-02-08 20:12:36+00:00,[],None
559,https://github.com/mahaobo21/hello-world.git,2021-02-07 15:25:00+00:00,My first project,0,mahaobo21/hello-world,336819462,Verilog,hello-world,3,0,2021-02-07 15:53:36+00:00,[],None
560,https://github.com/RajRamani18/security_alarm.git,2021-02-17 21:29:59+00:00,Mealy Machine example,0,RajRamani18/security_alarm,339860936,Verilog,security_alarm,120,0,2021-03-08 21:37:57+00:00,[],None
561,https://github.com/xehovah/ip-1.git,2021-02-17 07:37:31+00:00,An IP example.,0,xehovah/ip-1,339645162,Verilog,ip-1,1079,0,2022-06-29 08:19:42+00:00,[],None
562,https://github.com/armenuhiarakelyan1978/sync.git,2021-01-26 02:34:12+00:00,sync,0,armenuhiarakelyan1978/sync,332948521,Verilog,sync,20,0,2021-01-26 02:37:50+00:00,[],None
563,https://github.com/Yasminmohamed96/MIPS-PROJECT-.git,2021-01-20 17:00:03+00:00,,0,Yasminmohamed96/MIPS-PROJECT-,331373065,Verilog,MIPS-PROJECT-,8,0,2021-01-20 17:01:45+00:00,[],None
564,https://github.com/Tatev2919/Fifo-.git,2021-01-20 13:37:42+00:00,,0,Tatev2919/Fifo-,331317458,Verilog,Fifo-,5,0,2021-02-24 12:56:40+00:00,[],None
565,https://github.com/suoglu/Simple-I2S.git,2021-01-23 21:25:37+00:00,  Simple I¬≤S Master,0,suoglu/Simple-I2S,332310994,Verilog,Simple-I2S,11,0,2023-08-03 18:47:39+00:00,[],
566,https://github.com/edwin-oetelaar/DPCore.git,2021-02-03 15:08:34+00:00,FPGA based peripherals,0,edwin-oetelaar/DPCore,335663028,Verilog,DPCore,234,0,2022-10-31 22:50:28+00:00,[],
567,https://github.com/Sung-DaTsai/Computer-Aided-VLSI-System-Design.git,2021-02-01 14:08:28+00:00,CVSD course project,0,Sung-DaTsai/Computer-Aided-VLSI-System-Design,334970062,Verilog,Computer-Aided-VLSI-System-Design,4,0,2021-02-01 14:22:22+00:00,[],None
568,https://github.com/divyaK15/ECE243-Lab1.git,2021-01-28 17:01:26+00:00,,0,divyaK15/ECE243-Lab1,333826158,Verilog,ECE243-Lab1,3,0,2021-01-28 17:12:18+00:00,[],None
569,https://github.com/aklsh/EE2003.git,2021-01-27 16:20:46+00:00,"Computer Organisation, Jul-Nov 2020",2,aklsh/EE2003,333488165,Verilog,EE2003,100,0,2021-02-15 01:06:17+00:00,[],https://api.github.com/licenses/mit
570,https://github.com/playdo714/sha1_hash_upgrade.git,2021-01-28 03:56:35+00:00,"I originally wrote this RTL implementation for the SHA1 hashing algorithm back in 2016 for my UCSD ECE 111 digital design project. After spending some years in my career designing FPGAs and looking back at this project, I now see that it is complete garbage. I'm going to try to improve it...",0,playdo714/sha1_hash_upgrade,333639615,Verilog,sha1_hash_upgrade,183,0,2021-11-03 19:07:55+00:00,[],None
571,https://github.com/UJ-SIAO/Frequency-counter-with-LCD-display.git,2021-01-31 12:37:39+00:00,Frequency counter with LCD display,1,UJ-SIAO/Frequency-counter-with-LCD-display,334651571,Verilog,Frequency-counter-with-LCD-display,26759,0,2021-01-31 13:05:05+00:00,[],None
572,https://github.com/tomato-and-sweet-potato/-FPGA.git,2021-02-07 02:49:02+00:00,Âü∫‰∫éÂ∞èËÑö‰∏´FPGAÁöÑÈÉ®ÂàÜ‰ª£Á†ÅÔºåËäØÁâá‰∏∫LCMX02-4000HC-4MG132C,0,tomato-and-sweet-potato/-FPGA,336686144,Verilog,-FPGA,8860,0,2021-02-25 14:32:11+00:00,[],None
573,https://github.com/epoli0319/EECE2160_Final_project.git,2021-01-29 03:13:26+00:00,FPGA Piano Simulator using 4x4 Keypad,0,epoli0319/EECE2160_Final_project,334023771,Verilog,EECE2160_Final_project,7,0,2021-01-29 03:26:44+00:00,[],None
574,https://github.com/Akhil-Kapadia/Lab1-Example-Code.git,2021-01-30 19:12:03+00:00,This repo is meant to be used in tandem with the Git and Verilog tutorial series I created to help Lab 1 students get started with their projects.,0,Akhil-Kapadia/Lab1-Example-Code,334491503,Verilog,Lab1-Example-Code,28,0,2021-06-21 17:31:16+00:00,[],None
575,https://github.com/ashwathkris/16-bit-Sequential-Multiplier.git,2021-02-04 12:16:53+00:00,Extension of the 8-bit sequential multiplier done as part of the project component for the course 'Microprocessor and Computer Architecture'(UE19CS251).,0,ashwathkris/16-bit-Sequential-Multiplier,335944532,Verilog,16-bit-Sequential-Multiplier,43,0,2022-06-12 04:46:52+00:00,[],None
576,https://github.com/ghanimmustafa/Area-Optimized-Shift-and-Add-Multiplier.git,2021-02-08 17:15:17+00:00,"Module and testbench codes are given in Verilog for a low-cost synchronous, generic multiplier that uses only one adder with bit width as same as its inputs' bit width. ",1,ghanimmustafa/Area-Optimized-Shift-and-Add-Multiplier,337151067,Verilog,Area-Optimized-Shift-and-Add-Multiplier,8,0,2021-02-08 17:53:25+00:00,[],None
577,https://github.com/shirishbahirat/pipelined.git,2021-01-24 03:31:38+00:00,riscv pipelined cpu,0,shirishbahirat/pipelined,332359429,Verilog,pipelined,27,0,2023-06-13 03:52:16+00:00,[],https://api.github.com/licenses/gpl-3.0
578,https://github.com/bellwood420/DDR3Burst_MiSTer.git,2021-01-23 15:11:46+00:00,DDR3 Burst writing test,0,bellwood420/DDR3Burst_MiSTer,332238879,Verilog,DDR3Burst_MiSTer,3154,0,2021-01-25 04:30:46+00:00,[],https://api.github.com/licenses/gpl-2.0
579,https://github.com/iremnurcolak/Fixed-Point-Square-Root-Pipeline-Implementation.git,2021-01-24 20:25:26+00:00,,0,iremnurcolak/Fixed-Point-Square-Root-Pipeline-Implementation,332548093,Verilog,Fixed-Point-Square-Root-Pipeline-Implementation,47,0,2021-06-21 10:50:14+00:00,[],None
580,https://github.com/bean0408/PLL-Soc-Implementation.git,2021-02-12 17:16:18+00:00,,0,bean0408/PLL-Soc-Implementation,338383684,Verilog,PLL-Soc-Implementation,777,0,2021-02-12 17:59:53+00:00,[],None
581,https://github.com/GurkenIvanse/bemicromax10ADC.git,2021-02-09 20:22:14+00:00,Dealing with the ADC of the BeMicroMax10 from Arrow,0,GurkenIvanse/bemicromax10ADC,337526443,Verilog,bemicromax10ADC,14188,0,2021-02-09 21:33:07+00:00,[],None
582,https://github.com/uygarkaya/ComputerArchitecture.git,2021-02-03 10:10:07+00:00,This Repository Contains the Implementation of Computer Architecture,0,uygarkaya/ComputerArchitecture,335582462,Verilog,ComputerArchitecture,59,0,2021-12-21 12:02:29+00:00,[],None
583,https://github.com/anujp10/multiple_kernels_host_code.git,2021-02-06 01:00:23+00:00,,0,anujp10/multiple_kernels_host_code,336426063,Verilog,multiple_kernels_host_code,6645,0,2021-02-06 01:02:35+00:00,[],None
584,https://github.com/MrBean2806/Proyecto-Final-TD1.git,2021-01-19 19:09:38+00:00,,0,MrBean2806/Proyecto-Final-TD1,331082485,Verilog,Proyecto-Final-TD1,9276,0,2021-03-09 21:46:02+00:00,[],None
585,https://github.com/saursin/paramatrized-divider.git,2021-02-01 07:52:27+00:00,A paramatrized binary divider using binary restoring division algorithm,0,saursin/paramatrized-divider,334871425,Verilog,paramatrized-divider,32,0,2021-05-18 11:36:17+00:00,[],https://api.github.com/licenses/mit
586,https://github.com/ryonaya/logic_design_AngryBird.git,2021-02-21 12:20:03+00:00,:D,0,ryonaya/logic_design_AngryBird,340894542,Verilog,logic_design_AngryBird,4771,0,2021-02-21 12:25:05+00:00,[],None
587,https://github.com/mirhnius/Piplined-ARM.git,2021-02-21 13:12:09+00:00,,0,mirhnius/Piplined-ARM,340904702,Verilog,Piplined-ARM,495,0,2021-02-21 13:30:32+00:00,[],None
588,https://github.com/Lorenzo-Cecchetti/DLX.git,2021-02-21 10:14:44+00:00,"VHDL description, simulation and synthesis of a DLX processor with advanced features like the use of a windowed register file, a branch target buffer as a prediction unit, a forwarding unit and support for signed multiplication.",0,Lorenzo-Cecchetti/DLX,340871098,Verilog,DLX,2055,0,2021-02-21 10:32:14+00:00,[],None
589,https://github.com/EneaDim/RISC-V.git,2021-02-11 11:06:45+00:00,,0,EneaDim/RISC-V,338004863,Verilog,RISC-V,2999,0,2021-03-23 23:35:45+00:00,[],None
590,https://github.com/MahdiTheGreat/HealthCheckSystem.git,2021-02-11 13:57:00+00:00,,0,MahdiTheGreat/HealthCheckSystem,338043814,Verilog,HealthCheckSystem,2592,0,2023-09-02 11:21:17+00:00,[],None
591,https://github.com/pendlidharani/verlog.git,2021-02-22 06:25:37+00:00,,0,pendlidharani/verlog,341101090,Verilog,verlog,1027,0,2021-03-06 15:54:34+00:00,[],None
592,https://github.com/leonbeier/OLS_Logic_Analyzer.git,2021-02-14 11:24:04+00:00,Logic Analyzer and Interface that works with PulseView. It is written with the VHDPlus IDE,1,leonbeier/OLS_Logic_Analyzer,338789044,Verilog,OLS_Logic_Analyzer,167,0,2021-02-18 17:13:44+00:00,[],https://api.github.com/licenses/gpl-2.0
593,https://github.com/Devikachib/practice1.git,2021-01-30 06:54:03+00:00,,0,Devikachib/practice1,334349120,Verilog,practice1,540,0,2021-02-03 12:48:58+00:00,[],None
594,https://github.com/FrancescoBellino97/isa_gr02_lab03.git,2021-02-02 15:13:50+00:00,,0,FrancescoBellino97/isa_gr02_lab03,335330231,Verilog,isa_gr02_lab03,32418,0,2021-02-02 15:53:17+00:00,[],None
595,https://github.com/yoooolim/school_3_1_CS_Single_Cycle.git,2021-01-21 05:01:46+00:00,,0,yoooolim/school_3_1_CS_Single_Cycle,331519747,Verilog,school_3_1_CS_Single_Cycle,8131,0,2021-01-21 06:23:57+00:00,[],None
596,https://github.com/shihyuhuang/Logic-Design-Labs..git,2021-01-22 07:48:20+00:00,NTHU 10720 ÈÇèËºØË®≠Ë®àÂØ¶È©ó È¶¨Â∏≠ÂΩ¨,0,shihyuhuang/Logic-Design-Labs.,331874338,Verilog,Logic-Design-Labs.,33603,0,2022-03-15 03:53:21+00:00,[],None
597,https://github.com/wuzbgit/kunlun-fpga.git,2021-01-22 01:47:22+00:00,,0,wuzbgit/kunlun-fpga,331806027,Verilog,kunlun-fpga,6245,0,2021-01-22 01:50:11+00:00,[],None
598,https://github.com/itfwf/barrel-shifter.git,2021-01-30 16:29:52+00:00,,0,itfwf/barrel-shifter,334458804,Verilog,barrel-shifter,147,0,2021-01-31 12:20:41+00:00,[],https://api.github.com/licenses/mit
599,https://github.com/aledafers/BioZ_EMG_Model.git,2021-02-08 12:28:36+00:00,,0,aledafers/BioZ_EMG_Model,337068791,Verilog,BioZ_EMG_Model,4495,0,2021-09-29 22:03:41+00:00,[],None
600,https://github.com/szfpga/szmp8.git,2021-02-09 03:53:00+00:00,,0,szfpga/szmp8,337285881,Verilog,szmp8,56,0,2021-03-22 09:13:39+00:00,[],None
601,https://github.com/Sanaullah-khaskheli/DSD-Project.git,2021-02-09 13:32:56+00:00,,0,Sanaullah-khaskheli/DSD-Project,337414326,Verilog,DSD-Project,188,0,2021-02-17 19:16:58+00:00,[],None
602,https://github.com/Shrikantpatil2197/Digital_Design_With_FPGA_Using_Verilog.git,2021-02-08 04:32:12+00:00,This repository contains the verilog implementation of basic  combinational and sequential digital circuits.,0,Shrikantpatil2197/Digital_Design_With_FPGA_Using_Verilog,336960452,Verilog,Digital_Design_With_FPGA_Using_Verilog,468,0,2021-03-15 09:38:05+00:00,"['verilog-hdl', 'combinational-circuit', 'sequential-circuits']",None
603,https://github.com/Andrew-LTC/Lab0.git,2021-02-08 22:50:32+00:00,,0,Andrew-LTC/Lab0,337231327,Verilog,Lab0,6,0,2023-01-26 21:01:50+00:00,[],None
604,https://github.com/Meghana0109/Verilog.git,2021-02-22 11:28:21+00:00,,0,Meghana0109/Verilog,341177326,Verilog,Verilog,25,0,2022-09-26 16:43:22+00:00,[],None
605,https://github.com/Nitesh8998/cocotb_experiments.git,2021-01-26 15:55:02+00:00,,0,Nitesh8998/cocotb_experiments,333135770,Verilog,cocotb_experiments,735,0,2021-01-26 15:56:26+00:00,[],https://api.github.com/licenses/gpl-3.0
606,https://github.com/JobNazario/Sistemas-digitales..git,2021-01-26 17:18:15+00:00,repo exclusivo para el curso de S.D,0,JobNazario/Sistemas-digitales.,333159499,Verilog,Sistemas-digitales.,49,0,2021-04-15 17:48:57+00:00,[],None
607,https://github.com/emgreen1/fulladder_verilog.git,2021-01-28 21:01:10+00:00,Verilog project implementing a basic full adder circuit design. Testbench includes self-checking algorithm to ensure its correctness. ,0,emgreen1/fulladder_verilog,333944045,Verilog,fulladder_verilog,53,0,2021-01-28 21:28:02+00:00,[],None
608,https://github.com/prannoy28/Multiplication_by_repetitive_addition.git,2021-01-28 05:18:23+00:00,Performs multiplication of two 16-bit numbers,0,prannoy28/Multiplication_by_repetitive_addition,333653669,Verilog,Multiplication_by_repetitive_addition,38,0,2021-02-07 16:08:51+00:00,[],None
609,https://github.com/ThisNicknameIsTaken/AHB-Lite.git,2021-01-28 10:42:36+00:00,,1,ThisNicknameIsTaken/AHB-Lite,333727039,Verilog,AHB-Lite,361,0,2021-02-15 16:56:15+00:00,[],None
610,https://github.com/josedavid21/ProyectoRISCV-Mendez-Rojas-Solis-Soto.git,2021-01-23 04:46:59+00:00,Proyecto del curso de Microprocesadores y Microcontroladores MT-7003 (Microarquitectura RISCV32I),0,josedavid21/ProyectoRISCV-Mendez-Rojas-Solis-Soto,332129489,Verilog,ProyectoRISCV-Mendez-Rojas-Solis-Soto,18,0,2021-01-23 05:36:39+00:00,[],https://api.github.com/licenses/mit
611,https://github.com/krishsai3/4x1_Mux_Verilog_code.git,2021-01-27 02:52:46+00:00,Getting started with Verilog HDL,0,krishsai3/4x1_Mux_Verilog_code,333284421,Verilog,4x1_Mux_Verilog_code,3,0,2021-01-27 03:22:53+00:00,[],None
612,https://github.com/domeniqo/fpga_hps_interrupt.git,2021-02-18 19:52:18+00:00,"Final project for subject PV221 at Masaryk University, Brno",0,domeniqo/fpga_hps_interrupt,340161261,Verilog,fpga_hps_interrupt,179,0,2021-02-19 18:08:00+00:00,[],https://api.github.com/licenses/gpl-3.0
613,https://github.com/Featherweight-IP/fwnoc-gen.git,2021-02-18 21:38:24+00:00,Provides a configurable NxM cache-coherent fabric generator.,0,Featherweight-IP/fwnoc-gen,340184195,Verilog,fwnoc-gen,2514,0,2021-08-30 20:44:38+00:00,[],https://api.github.com/licenses/gpl-2.0
614,https://github.com/liangchen01xz/verilog_course_design.git,2021-02-02 13:08:24+00:00,Verilog course design : 64x64 bits unsigned integer multipiler,0,liangchen01xz/verilog_course_design,335292471,Verilog,verilog_course_design,1237,0,2021-02-02 13:15:50+00:00,[],None
615,https://github.com/armenuhiarakelyan1978/udp.git,2021-02-02 17:42:58+00:00,mux,0,armenuhiarakelyan1978/udp,335373437,Verilog,udp,1,0,2021-02-02 18:12:44+00:00,[],None
616,https://github.com/UJ-SIAO/DW8051---AM2302-Master.git,2021-01-31 12:35:48+00:00,DW8051 ‚Äì AM2302 Master,0,UJ-SIAO/DW8051---AM2302-Master,334651191,Verilog,DW8051---AM2302-Master,9515,0,2021-01-31 13:04:21+00:00,[],None
617,https://github.com/UJ-SIAO/Frequency-Analysis-System-16-FFT-.git,2021-01-31 13:17:47+00:00,Frequency Analysis System(16-FFT),0,UJ-SIAO/Frequency-Analysis-System-16-FFT-,334659448,Verilog,Frequency-Analysis-System-16-FFT-,2136,0,2021-01-31 13:17:59+00:00,[],None
618,https://github.com/hrajoria/Simple-RISC-Machine.git,2021-01-23 19:34:44+00:00,Finite State Machine controlled Simple RISC Machine,0,hrajoria/Simple-RISC-Machine,332292486,Verilog,Simple-RISC-Machine,2092,0,2021-01-23 19:34:58+00:00,[],None
619,https://github.com/Alexanderia-Mike/SAT-based-Multi-SASIMI-LAC-selection.git,2021-01-25 06:28:30+00:00,to approximate a circuit using multiple simultaneous SASIMI local approximate change through a SAT-based methodology,0,Alexanderia-Mike/SAT-based-Multi-SASIMI-LAC-selection,332651798,Verilog,SAT-based-Multi-SASIMI-LAC-selection,95838,0,2021-07-14 06:55:23+00:00,[],None
620,https://github.com/Jason-Du/VSD_final_system_.git,2021-01-25 06:29:54+00:00,,0,Jason-Du/VSD_final_system_,332652102,Verilog,VSD_final_system_,7879,0,2021-01-25 06:35:59+00:00,[],None
621,https://github.com/anabeldilab/Multiplicador.git,2021-02-21 22:30:41+00:00,,0,anabeldilab/Multiplicador,341018437,Verilog,Multiplicador,184,0,2022-03-15 10:29:57+00:00,[],None
622,https://github.com/Mohsin23599/FPU.git,2021-02-19 14:49:54+00:00,,0,Mohsin23599/FPU,340399794,Verilog,FPU,18,0,2021-02-19 15:08:28+00:00,[],None
623,https://github.com/Swire13/32-bit-CPU.git,2021-02-15 14:24:44+00:00,dd,0,Swire13/32-bit-CPU,339102339,Verilog,32-bit-CPU,566,0,2021-02-15 14:28:24+00:00,[],None
624,https://github.com/ghanimmustafa/16-bit-Carry-Look-Ahead-Adder.git,2021-02-08 21:14:44+00:00,Verilog Implementation and Verification of 16-bit CLAA ,0,ghanimmustafa/16-bit-Carry-Look-Ahead-Adder,337211524,Verilog,16-bit-Carry-Look-Ahead-Adder,3,0,2021-02-08 21:26:01+00:00,[],None
625,https://github.com/palnikola1996/FSM-Based-Vending-Machine.git,2021-02-14 21:12:47+00:00,The vending machine is designed using Verilog-HDL and Implemented on Intel DE-10 Lite FPGA with a 5x5 interfaced key pad for user input with unique display and functionality,0,palnikola1996/FSM-Based-Vending-Machine,338903129,Verilog,FSM-Based-Vending-Machine,7364,0,2021-02-14 21:17:12+00:00,[],None
626,https://github.com/lnestor/ckt_tools.git,2021-02-15 20:15:08+00:00,Tools used to analyze Verilog circuits.,0,lnestor/ckt_tools,339195281,Verilog,ckt_tools,32003,0,2021-11-15 20:42:00+00:00,[],None
627,https://github.com/gdonados/CompArc_Section1_Group4.git,2021-02-16 14:59:25+00:00,,0,gdonados/CompArc_Section1_Group4,339434080,Verilog,CompArc_Section1_Group4,153770,0,2021-04-27 17:01:13+00:00,[],None
628,https://github.com/SARAMAG/32BITRISC-V_WITH_DATA_HAZARD_U.git,2021-02-17 13:09:39+00:00,,0,SARAMAG/32BITRISC-V_WITH_DATA_HAZARD_U,339727464,Verilog,32BITRISC-V_WITH_DATA_HAZARD_U,11,0,2021-02-17 13:14:22+00:00,[],None
629,https://github.com/KaiYin77/simple-16-bits-CPU-with-16-registers..git,2021-02-17 02:39:18+00:00,simple 16-bits CPU with 16 registers.,0,KaiYin77/simple-16-bits-CPU-with-16-registers.,339592049,Verilog,simple-16-bits-CPU-with-16-registers.,50,0,2021-02-17 02:52:27+00:00,[],None
630,https://github.com/TheCoderNamedBridget/ALU-Verilog.git,2021-02-22 15:13:13+00:00,,0,TheCoderNamedBridget/ALU-Verilog,341241362,Verilog,ALU-Verilog,4,0,2021-02-22 18:50:34+00:00,[],None
631,https://github.com/sunxiuqi-stacked/lab3.git,2021-02-22 04:13:30+00:00,,1,sunxiuqi-stacked/lab3,341077046,Verilog,lab3,4853,0,2021-03-02 11:56:19+00:00,[],None
632,https://github.com/ryvn-dev/computer-architecture.git,2021-01-24 20:23:22+00:00, MIPS-based CPU architecture.,0,ryvn-dev/computer-architecture,332547704,Verilog,computer-architecture,14197,0,2021-12-18 04:33:44+00:00,[],None
633,https://github.com/justinzhong7789/overdone.git,2021-02-13 06:13:43+00:00,,0,justinzhong7789/overdone,338510408,Verilog,overdone,100,0,2021-02-13 06:16:54+00:00,[],None
634,https://github.com/motorcyclehead/Lab4.git,2021-02-09 23:20:33+00:00,,0,motorcyclehead/Lab4,337563441,Verilog,Lab4,21,0,2021-02-13 00:31:29+00:00,[],None
635,https://github.com/virkrupinder/Traffic-Light-Controller-with-Pedestrian-Crossing.git,2021-02-22 21:14:57+00:00,,0,virkrupinder/Traffic-Light-Controller-with-Pedestrian-Crossing,341339356,Verilog,Traffic-Light-Controller-with-Pedestrian-Crossing,14,0,2021-02-22 21:31:26+00:00,[],None
636,https://github.com/GauravGupta7/VERILOG_CODES.git,2021-02-05 06:25:39+00:00,This Repo hosts the Verilog HDL codes that I learnt while completing my college course on DIGITAL LOGIC AND DESIGN,0,GauravGupta7/VERILOG_CODES,336184302,Verilog,VERILOG_CODES,11,0,2021-11-29 06:40:18+00:00,[],None
637,https://github.com/Arun-KS96/vsd_SoC_flow.git,2021-02-06 06:30:09+00:00,,0,Arun-KS96/vsd_SoC_flow,336472176,Verilog,vsd_SoC_flow,1320,0,2021-02-19 10:44:48+00:00,[],None
638,https://github.com/CHS-githubbb/sysulab.git,2021-01-24 00:44:02+00:00,,0,CHS-githubbb/sysulab,332338549,Verilog,sysulab,11916,0,2021-08-29 16:38:49+00:00,[],None
639,https://github.com/francislinking/HDLBits_Verilog_Practice.git,2021-02-07 00:47:32+00:00,"Solution to HDLBits ‚Äî Verilog Practice, https://hdlbits.01xz.net/wiki/Main_Page",0,francislinking/HDLBits_Verilog_Practice,336668694,Verilog,HDLBits_Verilog_Practice,930,0,2021-02-08 04:31:44+00:00,[],None
640,https://github.com/furkansahinfs/SingleCycleDatapath-With-Modelsim.git,2021-02-07 12:27:26+00:00,MIPS-lite single-cycle datapath implementation.,0,furkansahinfs/SingleCycleDatapath-With-Modelsim,336781104,Verilog,SingleCycleDatapath-With-Modelsim,11435,0,2021-03-09 21:43:34+00:00,[],https://api.github.com/licenses/mit
641,https://github.com/cyjjj/PipelineCPU.git,2021-02-07 14:09:05+00:00,"5-stage pipeline CPU with stall, forward and predict-not-taken",0,cyjjj/PipelineCPU,336802391,Verilog,PipelineCPU,237,0,2021-02-23 13:33:34+00:00,[],None
642,https://github.com/Reconfig-Comp/assign_1.git,2021-02-08 09:34:56+00:00,"Assignment #1, #2, #3",0,Reconfig-Comp/assign_1,337024387,Verilog,assign_1,2680,0,2021-03-30 14:41:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
643,https://github.com/subhiksha-maker/subhiksha.git,2021-02-18 12:37:50+00:00,upload,0,subhiksha-maker/subhiksha,340045549,Verilog,subhiksha,15,0,2021-02-23 12:53:49+00:00,[],https://api.github.com/licenses/gpl-3.0
644,https://github.com/AdayPA/CPU_Design.git,2021-02-15 23:04:35+00:00,,0,AdayPA/CPU_Design,339231220,Verilog,CPU_Design,15299,0,2021-09-14 23:01:42+00:00,[],None
645,https://github.com/mr-gaurav/GCD-OF-TWO-8bit-NUMBERS.git,2021-02-21 19:01:09+00:00,FINDING GCD (GREATEST COMMON DIVISOR) OF TWO 8-BIT NUMBERS.,0,mr-gaurav/GCD-OF-TWO-8bit-NUMBERS,340980069,Verilog,GCD-OF-TWO-8bit-NUMBERS,115,0,2021-03-21 15:02:39+00:00,[],None
646,https://github.com/MohamedEbrahemDmrdash/Verilog.git,2021-01-25 17:29:27+00:00,,0,MohamedEbrahemDmrdash/Verilog,332827654,Verilog,Verilog,1,0,2021-01-25 17:32:19+00:00,[],None
647,https://github.com/mfkiwl/ORCs.git,2021-01-27 16:45:45+00:00,Open-source RISC-V Cores,0,mfkiwl/ORCs,333495117,Verilog,ORCs,73167,0,2022-09-24 23:00:31+00:00,[],https://api.github.com/licenses/bsd-3-clause
648,https://github.com/Prokuma/TD4.git,2021-02-01 10:23:31+00:00, Implementation of TD4 CPU,0,Prokuma/TD4,334911053,Verilog,TD4,4,0,2021-02-01 10:25:23+00:00,[],None
649,https://github.com/pallaviiprabhu/SISO-SIPO-Shift-Registers.git,2021-02-01 16:57:47+00:00,Verilog code for 4-bit serial-in serial-out and serial-in parellel-out shift registers ,0,pallaviiprabhu/SISO-SIPO-Shift-Registers,335020701,Verilog,SISO-SIPO-Shift-Registers,2,0,2021-02-01 16:58:48+00:00,[],None
650,https://github.com/RichardEGeorge/ULX3S-Flipflop.git,2021-02-13 14:45:17+00:00,A D-type flip-flop for the ULX3S board,0,RichardEGeorge/ULX3S-Flipflop,338595787,Verilog,ULX3S-Flipflop,59,0,2021-02-13 14:59:37+00:00,[],None
651,https://github.com/KrishnaSuravarapu/CompArchLabs.git,2021-01-21 08:15:18+00:00,,0,KrishnaSuravarapu/CompArchLabs,331559995,Verilog,CompArchLabs,1551,0,2021-01-21 08:16:37+00:00,[],None
652,https://github.com/nalithlakshan/system_bus_design.git,2021-01-21 20:34:15+00:00,"This repository contains the Verilog  design and simulation of a system bus done as a partial fulfillment for the module, EN4020: Advanced Digital Systems. The report is also included.",1,nalithlakshan/system_bus_design,331747901,Verilog,system_bus_design,1673,0,2021-01-21 20:42:54+00:00,[],None
653,https://github.com/cooke99/8-bit-CPU.git,2021-01-26 17:19:53+00:00,Verilog code for 8 bit CPU architecture design and testbench.,0,cooke99/8-bit-CPU,333160002,Verilog,8-bit-CPU,34,0,2021-01-26 17:35:06+00:00,[],None
654,https://github.com/wuyuz99/COEN-122-Computer-Archetecture.git,2021-01-27 02:19:30+00:00,,0,wuyuz99/COEN-122-Computer-Archetecture,333277557,Verilog,COEN-122-Computer-Archetecture,330,0,2021-01-27 02:36:17+00:00,[],None
655,https://github.com/x33333xc/Digital-logic-circuit-NJU.git,2021-01-21 11:46:50+00:00,zjq's digital logic circuit files,0,x33333xc/Digital-logic-circuit-NJU,331610987,Verilog,Digital-logic-circuit-NJU,46696,0,2021-01-27 02:46:56+00:00,[],None
656,https://github.com/rock0071/EE457-Assignments.git,2021-02-06 04:32:58+00:00,modeling of computer architecture,3,rock0071/EE457-Assignments,336455690,,EE457-Assignments,1011,0,2021-02-06 04:32:59+00:00,[],None
657,https://github.com/RDxR10/exp-stuff.git,2021-01-23 18:15:59+00:00,,0,RDxR10/exp-stuff,332277824,Verilog,exp-stuff,3,0,2021-01-23 18:24:31+00:00,[],None
658,https://github.com/anster01/MIPS32_CPU.git,2021-01-26 20:23:06+00:00,MIPS32 CPU in Verilog implementing 50 MIPS instructions for the YEAR 2 IAC Module at ICL.,0,anster01/MIPS32_CPU,333207258,Verilog,MIPS32_CPU,358,0,2021-02-27 19:06:32+00:00,[],https://api.github.com/licenses/gpl-3.0
659,https://github.com/chirag2796/Verilog.git,2021-02-01 16:21:48+00:00,,0,chirag2796/Verilog,335010212,Verilog,Verilog,192,0,2021-02-01 16:24:39+00:00,[],None
660,https://github.com/8BitJosh/RiscV-softcore.git,2021-01-30 14:08:24+00:00,A Risc-V softcore for use on an FPGA,0,8BitJosh/RiscV-softcore,334427598,Verilog,RiscV-softcore,24,0,2021-02-12 22:15:21+00:00,[],https://api.github.com/licenses/mit
661,https://github.com/compiler-team-dot-com/bsv-blinker.git,2021-02-01 09:47:16+00:00,Hello World with BSV and a Cmod A7.,0,compiler-team-dot-com/bsv-blinker,334901532,Verilog,bsv-blinker,11,0,2021-02-02 09:57:58+00:00,[],https://api.github.com/licenses/apache-2.0
662,https://github.com/HateHanzo/sync_fifo.git,2021-02-06 06:49:34+00:00,,0,HateHanzo/sync_fifo,336475109,Verilog,sync_fifo,1,0,2021-03-03 09:03:24+00:00,[],None
663,https://github.com/LazySloth26/RISCV-LeeRamirezUrennaDonato.git,2021-01-23 01:37:00+00:00,Proyecto microcontroladores y microprocesadores,0,LazySloth26/RISCV-LeeRamirezUrennaDonato,332103630,Verilog,RISCV-LeeRamirezUrennaDonato,230,0,2021-01-23 01:39:24+00:00,[],None
664,https://github.com/duyhieubui/Solving-Maze-by-Reinforcement-Learning-in-Hardware.git,2021-01-26 05:46:24+00:00,,0,duyhieubui/Solving-Maze-by-Reinforcement-Learning-in-Hardware,332984925,,Solving-Maze-by-Reinforcement-Learning-in-Hardware,31234,0,2021-06-26 16:45:54+00:00,[],None
665,https://github.com/Jessica-1304/Sistemas-Digitales.git,2021-01-26 05:17:20+00:00,,0,Jessica-1304/Sistemas-Digitales,332979931,Verilog,Sistemas-Digitales,22,0,2021-04-12 21:01:05+00:00,[],None
666,https://github.com/ChengJunQi/AXI.git,2021-01-26 05:22:53+00:00,,0,ChengJunQi/AXI,332980856,Verilog,AXI,15215,0,2021-01-26 05:26:35+00:00,[],None
667,https://github.com/HamzaMeh/8-bit-Full-Adder-Subtractor.git,2021-01-28 06:17:30+00:00,,0,HamzaMeh/8-bit-Full-Adder-Subtractor,333664857,Verilog,8-bit-Full-Adder-Subtractor,18,0,2021-01-28 06:19:11+00:00,[],https://api.github.com/licenses/agpl-3.0
668,https://github.com/dahiya18/UART-Exercise.git,2021-02-21 23:56:39+00:00,,0,dahiya18/UART-Exercise,341031215,Verilog,UART-Exercise,1702,0,2021-02-22 00:03:33+00:00,[],None
669,https://github.com/clcross/ComputerArchitecture.git,2021-02-20 03:45:20+00:00,All classwork for this course,0,clcross/ComputerArchitecture,340554898,Verilog,ComputerArchitecture,46800,0,2021-02-20 03:48:19+00:00,[],None
670,https://github.com/frnk033/LAB3_ISA_Group27.git,2021-02-20 21:20:11+00:00,,0,frnk033/LAB3_ISA_Group27,340755761,Verilog,LAB3_ISA_Group27,1294,0,2021-02-21 23:55:48+00:00,[],None
671,https://github.com/jabin27/Stopwatch.git,2021-02-11 15:34:57+00:00,,0,jabin27/Stopwatch,338070610,Verilog,Stopwatch,2,0,2021-02-11 15:43:37+00:00,[],None
672,https://github.com/ramb182k/Project-digital-diary.git,2021-02-17 12:07:51+00:00,Code for building processor for a Digital Diary device,0,ramb182k/Project-digital-diary,339711511,Verilog,Project-digital-diary,50,0,2021-08-06 12:22:13+00:00,[],None
673,https://github.com/jpt13653903/ALCHA-Case-Studies.git,2021-02-21 08:44:39+00:00,Selection of case studies used to evaluate the ALCHA HDL,0,jpt13653903/ALCHA-Case-Studies,340855577,Verilog,ALCHA-Case-Studies,197,0,2022-01-01 15:43:12+00:00,[],None
674,https://github.com/mdc-suite/mdc-apps.git,2021-01-20 14:41:33+00:00,,0,mdc-suite/mdc-apps,331335001,Verilog,mdc-apps,2064,0,2021-07-22 13:18:39+00:00,[],
675,https://github.com/timos700/VerilogHDL.git,2021-01-20 12:24:10+00:00,,0,timos700/VerilogHDL,331299223,Verilog,VerilogHDL,4,0,2021-08-17 18:08:39+00:00,[],None
676,https://github.com/Liu-tb/HDLBits.git,2021-01-20 10:12:53+00:00,Answers of some problems in HDLBits,0,Liu-tb/HDLBits,331267333,Verilog,HDLBits,5,0,2021-01-20 11:49:03+00:00,[],https://api.github.com/licenses/mit
677,https://github.com/SantoshSrivatsan24/cadence_game_of_codes_2020.git,2021-02-15 09:44:50+00:00,Verilog description of a railway station platform ticket vending machine,0,SantoshSrivatsan24/cadence_game_of_codes_2020,339029762,Verilog,cadence_game_of_codes_2020,329,0,2021-02-15 09:55:48+00:00,[],None
678,https://github.com/TingchenFu/SingleCycleCPU.git,2021-02-19 00:49:14+00:00,a single cycle CPU as a homework for CPU designing,0,TingchenFu/SingleCycleCPU,340218228,Verilog,SingleCycleCPU,1039,0,2021-02-19 01:00:09+00:00,[],https://api.github.com/licenses/apache-2.0
679,https://github.com/IzzyEhnes/encoder8to3-decoder3to8.git,2021-02-06 23:20:32+00:00,,0,IzzyEhnes/encoder8to3-decoder3to8,336657240,Verilog,encoder8to3-decoder3to8,5,0,2021-02-08 03:01:24+00:00,[],None
680,https://github.com/manueldamiani/ISA_Lab3.git,2021-02-11 12:56:09+00:00,"Group 13, Lab 3 repository for the course Integrated Systems Architecture",0,manueldamiani/ISA_Lab3,338028958,Verilog,ISA_Lab3,18308,0,2021-02-21 23:58:17+00:00,[],None
681,https://github.com/qkffmkyt/test.git,2021-02-13 06:35:32+00:00,È°πÁõÆÊèèËø∞,0,qkffmkyt/test,338513415,Verilog,test,3,0,2021-02-13 06:52:35+00:00,[],None
682,https://github.com/WayneLin1992/RISC-V_HW.git,2021-01-28 07:42:31+00:00,,0,WayneLin1992/RISC-V_HW,333683105,Verilog,RISC-V_HW,28,0,2021-01-28 07:50:11+00:00,[],None
683,https://github.com/Y-Galal/UART-Module.git,2021-01-28 18:40:03+00:00,,0,Y-Galal/UART-Module,333852675,Verilog,UART-Module,195,0,2021-01-29 18:48:31+00:00,[],None
684,https://github.com/karthik-r-rao/VLSI_Design_Using_OpenLane.git,2021-01-25 16:45:49+00:00,,1,karthik-r-rao/VLSI_Design_Using_OpenLane,332815073,Verilog,VLSI_Design_Using_OpenLane,31149,0,2021-04-11 17:43:35+00:00,[],https://api.github.com/licenses/mit
685,https://github.com/15895885352/gittest.git,2021-01-30 03:24:39+00:00,ÊµãËØïgit,0,15895885352/gittest,334318503,Verilog,gittest,2,0,2021-04-07 11:49:05+00:00,[],None
686,https://github.com/Manarabdelaty/N5_SoC_FPGA.git,2021-02-15 18:51:26+00:00,,0,Manarabdelaty/N5_SoC_FPGA,339175402,Verilog,N5_SoC_FPGA,160,0,2021-03-12 19:33:09+00:00,[],https://api.github.com/licenses/apache-2.0
687,https://github.com/dparmar2/Verilog-hobby-projects.git,2021-02-11 15:08:20+00:00,A small gist of verilog projects I had taken up during my free time.,0,dparmar2/Verilog-hobby-projects,338062999,Verilog,Verilog-hobby-projects,16,0,2021-03-29 05:52:42+00:00,[],None
688,https://github.com/jabin27/Digital-Clock.git,2021-02-11 15:45:13+00:00,,0,jabin27/Digital-Clock,338073346,Verilog,Digital-Clock,630,0,2021-02-11 18:08:15+00:00,[],None
689,https://github.com/prannoy28/MIPS32_Non_pipelined.git,2021-02-07 16:12:53+00:00,"MIPS32 processor with Arithmetic, Logical and Branch instructions along with some example programs.",0,prannoy28/MIPS32_Non_pipelined,336829852,Verilog,MIPS32_Non_pipelined,130,0,2021-12-19 10:39:22+00:00,[],None
690,https://github.com/cyjjj/Cache.git,2021-02-07 14:30:59+00:00,Design and Simulation of Cache Line and CMU,0,cyjjj/Cache,336807258,Verilog,Cache,187,0,2021-02-23 13:34:02+00:00,[],None
691,https://github.com/CristinaTomoescu/YodaNN.git,2021-02-06 18:34:59+00:00,A new architecture for better AI on embedded systems,1,CristinaTomoescu/YodaNN,336608874,Verilog,YodaNN,495,0,2021-02-06 19:23:13+00:00,[],None
692,https://github.com/jedbrooke/verilog-3d-graphics.git,2021-02-21 03:54:11+00:00,,0,jedbrooke/verilog-3d-graphics,340812107,Verilog,verilog-3d-graphics,25,0,2021-02-21 04:02:55+00:00,[],None
693,https://github.com/Mohammad-Safari/Smart_House.git,2021-02-20 20:03:56+00:00,Final_Project_Logic_Circuits_Design_Fall_1399,0,Mohammad-Safari/Smart_House,340742676,Verilog,Smart_House,12768,0,2023-07-20 16:24:03+00:00,"['fpga-programming', 'logic-gates', 'verilog', 'xilinx']",https://api.github.com/licenses/gpl-3.0
694,https://github.com/PPOP95/test_repository.git,2021-02-20 17:02:42+00:00,This is my first repository.,0,PPOP95/test_repository,340706969,Verilog,test_repository,2,0,2021-02-20 17:31:23+00:00,[],None
695,https://github.com/jsl28/Hw1.git,2021-01-26 15:23:38+00:00,,0,jsl28/Hw1,333126388,Verilog,Hw1,1,0,2021-01-26 15:25:27+00:00,[],None
696,https://github.com/acebearxp/CycloneIV.git,2021-01-28 15:03:55+00:00,Intel FPGA CycloneIV EP4CE10F17C8 Alinx4010,0,acebearxp/CycloneIV,333793389,Verilog,CycloneIV,41,0,2022-02-23 15:04:06+00:00,[],None
697,https://github.com/DimitraPanagiotou/DIGITAL_LAB.git,2021-01-28 10:29:19+00:00,,0,DimitraPanagiotou/DIGITAL_LAB,333723990,Verilog,DIGITAL_LAB,2163,0,2021-02-19 19:25:07+00:00,[],None
698,https://github.com/JLB-P/control-unit.git,2021-02-01 03:38:43+00:00,,0,JLB-P/control-unit,334821020,Verilog,control-unit,137,0,2021-02-01 03:40:07+00:00,[],None
699,https://github.com/kartikeysachdeva/DigitalSystem.git,2021-02-05 14:15:54+00:00,Coursework using mainly verilog,0,kartikeysachdeva/DigitalSystem,336291581,Verilog,DigitalSystem,42231,0,2021-02-09 00:51:17+00:00,[],None
700,https://github.com/suyash-20/RISC-V_RV32I.git,2021-02-01 12:28:32+00:00,,0,suyash-20/RISC-V_RV32I,334942621,Verilog,RISC-V_RV32I,54,0,2021-03-22 17:06:14+00:00,[],None
701,https://github.com/dannyqwhite99tamu/computer_arch_.git,2021-02-04 21:41:16+00:00,,0,dannyqwhite99tamu/computer_arch_,336089848,Verilog,computer_arch_,37,0,2021-02-04 21:46:54+00:00,[],None
702,https://github.com/RichardEGeorge/ULX3S-Chase.git,2021-02-11 19:19:13+00:00,,0,RichardEGeorge/ULX3S-Chase,338128487,Verilog,ULX3S-Chase,84,0,2021-02-11 20:21:05+00:00,[],https://api.github.com/licenses/gpl-3.0
703,https://github.com/luyanaa/playground.git,2021-02-12 18:30:52+00:00,Verilog playground repository. ,0,luyanaa/playground,338400763,Verilog,playground,2,0,2021-02-22 02:38:28+00:00,[],None
704,https://github.com/Andrew-LTC/Lab1.git,2021-02-15 00:50:04+00:00,,0,Andrew-LTC/Lab1,338935063,Verilog,Lab1,1258,0,2023-01-26 21:02:11+00:00,[],None
705,https://github.com/strongerandstr/learngit.git,2021-02-13 16:30:45+00:00,first git try,0,strongerandstr/learngit,338617396,Verilog,learngit,0,0,2021-02-13 16:34:34+00:00,[],None
706,https://github.com/Barnali19/ALU.git,2021-02-18 18:36:23+00:00,,0,Barnali19/ALU,340143194,Verilog,ALU,20,0,2021-02-18 20:24:01+00:00,[],None
707,https://github.com/YunlinXie/ComputerArchitecture_ProcessorModeling.git,2021-01-28 00:13:43+00:00,,0,YunlinXie/ComputerArchitecture_ProcessorModeling,333596367,Verilog,ComputerArchitecture_ProcessorModeling,1192,0,2021-01-28 00:17:39+00:00,[],None
708,https://github.com/mlystdcall/riscv-cpu.git,2021-02-03 06:10:17+00:00,,0,mlystdcall/riscv-cpu,335525687,Verilog,riscv-cpu,91,0,2021-02-03 06:13:41+00:00,[],None
709,https://github.com/ZacharyArnoldPenn/CIS471Lab1.git,2021-02-04 03:46:37+00:00,,0,ZacharyArnoldPenn/CIS471Lab1,335830335,Verilog,CIS471Lab1,4,0,2021-02-28 21:20:29+00:00,[],None
710,https://github.com/rz295/IIB-Project.git,2021-02-09 13:07:42+00:00,"Dimensional Function Synthesis is presented and applied in this project to perform dimensionality reduction on multi-modal sensor data as a pre-processing step to improve subsequent training and inference performance for sensor data,  thereby making in-sensor inference hardware possible with low-power FPGA. ",0,rz295/IIB-Project,337407720,Verilog,IIB-Project,86331,0,2021-06-02 10:49:29+00:00,[],None
711,https://github.com/AkarshNKolekar/Systolic_Array.git,2021-02-22 20:41:33+00:00,,1,AkarshNKolekar/Systolic_Array,341331486,Verilog,Systolic_Array,27,0,2021-02-22 21:03:41+00:00,[],https://api.github.com/licenses/gpl-3.0
712,https://github.com/HRUTHIK31/VLSI-LAB.git,2021-02-18 01:59:20+00:00,All lab exercises of the course using verilog and magicwork,0,HRUTHIK31/VLSI-LAB,339908002,Verilog,VLSI-LAB,6778,0,2021-02-18 03:01:20+00:00,[],None
713,https://github.com/LeifMagnussen/32_bit_processor.git,2021-02-17 01:42:35+00:00,"32 bit processor in Verilog for the term project in ENGR 468. Completed by Matthew Tucsok, Leif Magnussen, Jack McClelland, and Tyson Meraw",0,LeifMagnussen/32_bit_processor,339582187,Verilog,32_bit_processor,503,0,2021-02-17 01:45:15+00:00,[],None
714,https://github.com/YuanRayChang/MIPS.git,2021-02-17 13:09:54+00:00,Implement MIPS processor using Verilog,0,YuanRayChang/MIPS,339727533,Verilog,MIPS,27,0,2021-02-17 13:51:44+00:00,[],None
715,https://github.com/munyaradzim/misc-lab-stuff.git,2021-02-19 07:58:33+00:00,,0,munyaradzim/misc-lab-stuff,340297620,,misc-lab-stuff,550,0,2021-02-21 20:40:49+00:00,[],None
716,https://github.com/paijheng/AM2302-Master.git,2021-01-27 19:11:17+00:00,,0,paijheng/AM2302-Master,333532699,Verilog,AM2302-Master,70,0,2021-01-27 19:11:28+00:00,[],None
717,https://github.com/Tatev2919/Synchronization.git,2021-01-28 18:39:37+00:00,,0,Tatev2919/Synchronization,333852591,Verilog,Synchronization,2,0,2021-01-28 19:54:43+00:00,[],None
718,https://github.com/ongweisheng/EE2026-final-project.git,2021-01-22 06:28:02+00:00,,0,ongweisheng/EE2026-final-project,331857298,Verilog,EE2026-final-project,21,0,2021-01-22 06:30:30+00:00,[],None
719,https://github.com/iuliiaioana/Verilog-Encryption.git,2021-01-22 15:33:38+00:00,,0,iuliiaioana/Verilog-Encryption,331986986,Verilog,Verilog-Encryption,30,0,2021-10-22 04:26:28+00:00,[],None
720,https://github.com/Ryan0v0/Verilog-MIPS-CPU.git,2021-01-25 17:12:24+00:00,"Projects for the Computer Organization course of SCSE,BUAA",0,Ryan0v0/Verilog-MIPS-CPU,332822896,Verilog,Verilog-MIPS-CPU,7375,0,2021-01-25 17:16:04+00:00,[],https://api.github.com/licenses/gpl-3.0
721,https://github.com/jasonzzzzzzz/Network-on-Chip-Router-RTL.git,2021-01-29 06:50:44+00:00,,1,jasonzzzzzzz/Network-on-Chip-Router-RTL,334062216,Verilog,Network-on-Chip-Router-RTL,224,0,2021-01-29 06:58:18+00:00,[],None
722,https://github.com/armenuhiarakelyan1978/ROM.git,2021-01-31 12:00:34+00:00,read from file,0,armenuhiarakelyan1978/ROM,334644717,Verilog,ROM,2,0,2021-01-31 18:11:37+00:00,[],None
723,https://github.com/CherrySeason/PRESENT-and-decrypt.git,2021-01-31 06:21:15+00:00,Áî®verilogÁ°¨‰ª∂ËØ≠Ë®Ä‰ΩøÁî®vivadoÊù•ËøõË°åpresentÂä†Ëß£ÂØÜ,0,CherrySeason/PRESENT-and-decrypt,334588097,Verilog,PRESENT-and-decrypt,8680,0,2021-01-31 06:40:54+00:00,[],None
724,https://github.com/ShZh-Playground/tiny-CPU.git,2021-01-30 13:22:35+00:00,Course design of Computer Organization. Tiny MIPS-32 CPU implementation.,0,ShZh-Playground/tiny-CPU,334417889,Verilog,tiny-CPU,2559,0,2021-02-03 04:00:05+00:00,"['mips', 'cpu', 'verilog', 'computer-organization']",https://api.github.com/licenses/mit
725,https://github.com/masoompanda/finite_state_machines.git,2021-02-14 06:57:10+00:00,,0,masoompanda/finite_state_machines,338747714,Verilog,finite_state_machines,2,0,2021-02-14 07:01:05+00:00,[],None
726,https://github.com/Hypnotriod/fir-filter-16bit-8x8-m9k.git,2021-02-14 18:30:48+00:00,"WIP on FIR filter, which does calculation of 8 16-bit data samples with 8 16-bit fir samples in parallel within 1 clock cycle",0,Hypnotriod/fir-filter-16bit-8x8-m9k,338873365,Verilog,fir-filter-16bit-8x8-m9k,592,0,2022-07-08 12:59:23+00:00,[],None
727,https://github.com/raahilbadiani/verilog.git,2021-02-16 07:36:40+00:00,,0,raahilbadiani/verilog,339319129,Verilog,verilog,13,0,2021-02-16 07:48:46+00:00,[],None
728,https://github.com/efeemir103/DigitalDesignProject.git,2021-02-07 20:38:25+00:00,"A simple design containing 16-bit custom CPU design, VGA Controller and IR Controller designs",0,efeemir103/DigitalDesignProject,336884539,Verilog,DigitalDesignProject,68965,0,2021-02-23 11:54:02+00:00,[],None
729,https://github.com/FIUSCIS-CDA/Grounder.git,2021-02-05 01:48:40+00:00,Grounds an input.,0,FIUSCIS-CDA/Grounder,336133739,Verilog,Grounder,16,0,2022-05-10 11:37:32+00:00,[],https://api.github.com/licenses/mit
730,https://github.com/ven-k/subtree.jl.git,2021-02-04 11:43:57+00:00,To test the subtree,0,ven-k/subtree.jl,335936827,Verilog,subtree.jl,76824,0,2021-04-20 12:47:31+00:00,[],None
731,https://github.com/Mangax/ISA15_Lab3.git,2021-02-08 15:33:55+00:00,,0,Mangax/ISA15_Lab3,337121903,Verilog,ISA15_Lab3,20868,0,2021-02-20 14:24:16+00:00,[],None
732,https://github.com/Sustech-yx/Sustech-CS202-Work.git,2021-01-25 08:51:04+00:00,The works in Computer Organization Principle,0,Sustech-yx/Sustech-CS202-Work,332684410,Verilog,Sustech-CS202-Work,9351,0,2023-09-03 06:39:09+00:00,[],None
733,https://github.com/mennamater/HDL_Codes.git,2021-01-24 21:01:59+00:00,,0,mennamater/HDL_Codes,332555214,Verilog,HDL_Codes,1946,0,2021-06-04 20:19:27+00:00,[],None
734,https://github.com/willsnider927/ECEN2350.git,2021-01-22 00:49:22+00:00,"All of my projects for ECEN2350, Digital Logic.",0,willsnider927/ECEN2350,331796024,Verilog,ECEN2350,16148,0,2021-01-22 00:52:40+00:00,[],None
735,https://github.com/tadaren/CPU_RV32I.git,2021-01-25 10:21:13+00:00,,0,tadaren/CPU_RV32I,332707906,Verilog,CPU_RV32I,12,0,2021-01-25 10:34:10+00:00,[],https://api.github.com/licenses/mit
736,https://github.com/sathvikswaminathan/UART-core.git,2021-01-27 08:45:31+00:00,UART core equipped with FIFO buffer,0,sathvikswaminathan/UART-core,333357216,Verilog,UART-core,5,0,2021-01-27 08:46:44+00:00,[],None
737,https://github.com/mattuna15/x8-fpga.git,2021-02-01 22:01:12+00:00,Commander X8 FPGA firmware,4,mattuna15/x8-fpga,335095826,,x8-fpga,96,0,2021-02-02 06:14:46+00:00,[],None
738,https://github.com/JackSabine/BuckLinReg_5V.git,2021-02-05 15:09:59+00:00,,0,JackSabine/BuckLinReg_5V,336305943,Verilog,BuckLinReg_5V,11993,0,2022-09-07 16:07:38+00:00,[],None
739,https://github.com/adanpartidajr/ALU_4bit.git,2021-02-13 07:23:35+00:00,"Implements top-down hierarchy to synthesize a 4-bit ALU that can perform add, add with Cin, subtract, and logical operations such as bitwise NAND, NOR, NOT, XOR,  and bit shift right. Synthesized and physically validated on DE10-Lite FPGA board.",0,adanpartidajr/ALU_4bit,338520104,Verilog,ALU_4bit,1079,0,2021-02-13 07:25:58+00:00,"['fpga', 'alu', 'quartus', 'verilog']",None
