<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>bit_slicer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S00_AXIS:S01_AXIS:M00_AXIS:M01_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>bit_slicer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7b264751</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>bit_slicer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4f566302</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>231962b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>404a3a68</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.sampleSize&apos;))) - 1)">39</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((8 * spirit:decode(id(&apos;MODELPARAM_VALUE.sampleSize&apos;))) - 1)">39</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="10" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>sampleSize</spirit:name>
        <spirit:displayName>Samplesize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sampleSize" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_bit_slicer_v1_0.srcs/constrs_1/new/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_bit_slicer_v1_0.srcs/sources_1/imports/src/bit_slicer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/bit_slicer_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_bit_slicer_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/bit_slicer_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c7dbe03b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_bit_slicer_v1_0.srcs/sources_1/imports/src/bit_slicer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/bit_slicer_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_bit_slicer_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/bit_slicer_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/bit_slicer_v1_0/data/bit_slicer.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/bit_slicer_v1_0/data/bit_slicer.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/bit_slicer_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/bit_slicer_v1_0/src/bit_slicer.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/bit_slicer_v1_0/src/bit_slicer.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/bit_slicer_v1_0/src/bit_slicer_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/bit_slicer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_404a3a68</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:order="7">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="10">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bit_slicer_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>sampleSize</spirit:name>
      <spirit:displayName>Sample Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.sampleSize">5</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>bit_slicer_v1.0</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-01-08T12:51:16Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35438444_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4020475c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210562ed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7120460_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2f3c95_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0a9ba6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f636878_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1941685f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdfcfff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b100ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9c2ae7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2f6675_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47657d79_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fad45b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d060dd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b2c02d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffdd9b1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c76b508_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0002b0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2bbcf8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ff02d5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5469964c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc68ea_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f427ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbbcf9e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397f4ab7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac45e64_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbbf455_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a240000_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f73cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e62e855_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ce5a81_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4389693e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0447a0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf2472e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5c6f47_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed15bb2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646c92fa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2371ed2e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65067c6f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65977ff3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd3cf88_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7241fdcf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b45933d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4e4884_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@907f602_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6b35a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d579f9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d200903_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2beb5c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ba9b4b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29585957_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28808ea8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3838f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a35706b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20816b6f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b51bc2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697e41fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e524242_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff0cee8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfb756_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bdb240_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a837ae1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7462b457_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0be374_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6725c720_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f82952_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c76804b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6c1391_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e00743_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c810eb0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217e9a26_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178e9312_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678e70d3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53886b15_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be19a86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438d0402_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a28b292_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a80da37_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdef134_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d410d99_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278dd243_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1914758b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a82f0f7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caf5f2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3285b0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c90af5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6644cfab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251d29dc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f2a300_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636968c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c9a423_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b21f700_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a59c43e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6eedf1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b708309_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345549d4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c35289_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ec083f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309d392b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60840a29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69880543_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74938f31_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5878110e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438c6ae1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311199fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b55858a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7484d4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f6df5d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704710e6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2532ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1485554c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2716cc07_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f1aae6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1968682a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8393fcb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7104c6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f34370_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6659449_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30402b09_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3ac6fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad305d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e23662_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d4171f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729496a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba1f12f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e689cf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d4eedd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107848f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d764b11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58953d44_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddd9416_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114875d9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a4bc3b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ca37b3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60003523_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778b0de4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561a0d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6be5cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445c7ed6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed58054_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4b078d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20af18e7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326846a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbb4799_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799d7354_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abc54ce_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6423a766_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a03e4be_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2ae5a3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60255a89_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7668f47c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1947f7ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae7f944_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65618d90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249987de_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336b8474_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f79b01_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a24ef3e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e524021_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480af6c6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac9833d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4638ace6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b319ad_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23344f24_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6d857d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306af2d1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90b9502_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/bit_slicer_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d56e1a67"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="28e56749"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fcdb5e30"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="edef4e2d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a4413439"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
