;redcode
;assert 1
	SPL 0, <754
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD #270, <1
	JMZ -704, @-31
	MOV -0, <-31
	SUB @50, @3
	CMP -207, <-120
	SLT <120, 106
	CMP -207, <-120
	SLT 20, @12
	SUB @121, 106
	CMP -207, <-120
	SUB @121, 106
	SUB @-127, 100
	SLT #270, <0
	SUB @-127, 100
	JMP @102, -101
	SUB -12, @10
	CMP @-127, 100
	SUB -5, <-20
	SLT <120, 106
	SUB @121, 106
	SLT 121, 0
	SUB -207, <-120
	SUB -12, @10
	SUB @-127, 100
	SUB -207, <-120
	SUB -12, @10
	ADD #270, <1
	MOV -0, <-31
	SUB <121, 101
	SUB -12, @10
	DJN @-12, #10
	MOV -0, <-31
	JMP @12, #300
	ADD -227, <-130
	SUB #72, @200
	SUB #72, @200
	SUB @-127, 100
	SUB @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	CMP -207, <-120
	SLT <124, -106
	SPL 0, <754
	SUB <124, -106
	JMZ @102, -101
	SPL -101, @-150
	SUB -7, 106
