==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP1' (fullyconnected/fully_connected.cpp:9:31) in function 'fully_connected'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1_LOOP2'.
WARNING: [SCHED 204-68] The II Violation in module 'fully_connected' (Loop: LOOP1_LOOP2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) and 'select' operation ('select_ln15', fullyconnected/fully_connected.cpp:15).
WARNING: [SCHED 204-68] The II Violation in module 'fully_connected' (Loop: LOOP1_LOOP2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) and 'select' operation ('select_ln15', fullyconnected/fully_connected.cpp:15).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (21.764ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'fully_connected' consists of the following:
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [43]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', fullyconnected/fully_connected.cpp:15) [12]  (0 ns)
	'select' operation ('select_ln15', fullyconnected/fully_connected.cpp:15) [22]  (0.698 ns)
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [43]  (10.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.491 seconds; current allocated memory: 104.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 104.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_bias' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 105.339 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 183.770 ; gain = 92.234
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 10.413 seconds; peak allocated memory: 105.339 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP1' (fullyconnected/fully_connected.cpp:9:31) in function 'fully_connected'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1_LOOP2'.
WARNING: [SCHED 204-68] The II Violation in module 'fully_connected' (Loop: LOOP1_LOOP2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) and 'select' operation ('select_ln15', fullyconnected/fully_connected.cpp:15).
WARNING: [SCHED 204-68] The II Violation in module 'fully_connected' (Loop: LOOP1_LOOP2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) and 'select' operation ('select_ln15', fullyconnected/fully_connected.cpp:15).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (21.764ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'fully_connected' consists of the following:
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [40]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', fullyconnected/fully_connected.cpp:15) [12]  (0 ns)
	'select' operation ('select_ln15', fullyconnected/fully_connected.cpp:15) [22]  (0.698 ns)
	'fadd' operation ('sum', fullyconnected/fully_connected.cpp:15) [40]  (10.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.276 seconds; current allocated memory: 104.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 104.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_bias' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_ffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_mac_muladd_9ns_7ns_6ns_15_1_1' to 'fully_connected_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_mg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 105.027 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.734 ; gain = 93.328
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 10.103 seconds; peak allocated memory: 105.027 MB.
