#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fb98d8cce20 .scope module, "i2c_controller_tb" "i2c_controller_tb" 2 3;
 .timescale -8 -9;
v0x5fb98d911f50_0 .var "addr", 6 0;
v0x5fb98d912040_0 .var "clk", 0 0;
v0x5fb98d912110_0 .var "data_in", 7 0;
v0x5fb98d912210_0 .net "data_out", 7 0, v0x5fb98d90fbc0_0;  1 drivers
v0x5fb98d9122e0_0 .var "enable", 0 0;
v0x5fb98d912380_0 .net "i2c_scl", 0 0, L_0x5fb98d9235f0;  1 drivers
RS_0x78afa157f6a8 .resolv tri, L_0x5fb98d923980, L_0x5fb98d923d80;
v0x5fb98d912470_0 .net8 "i2c_sda", 0 0, RS_0x78afa157f6a8;  2 drivers
v0x5fb98d912560_0 .net "ready", 0 0, L_0x5fb98d922fb0;  1 drivers
v0x5fb98d912600_0 .var "rst", 0 0;
v0x5fb98d9126a0_0 .var "rw", 0 0;
S_0x5fb98d8ccfb0 .scope module, "master" "i2c_controller" 2 22, 3 4 0, S_0x5fb98d8cce20;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
P_0x5fb98d887cf0 .param/l "ADDRESS" 1 3 21, +C4<00000000000000000000000000000010>;
P_0x5fb98d887d30 .param/l "DIVIDE_BY" 1 3 29, +C4<00000000000000000000000000000100>;
P_0x5fb98d887d70 .param/l "IDLE" 1 3 19, +C4<00000000000000000000000000000000>;
P_0x5fb98d887db0 .param/l "READ_ACK" 1 3 22, +C4<00000000000000000000000000000011>;
P_0x5fb98d887df0 .param/l "READ_ACK2" 1 3 26, +C4<00000000000000000000000000000111>;
P_0x5fb98d887e30 .param/l "READ_DATA" 1 3 25, +C4<00000000000000000000000000000110>;
P_0x5fb98d887e70 .param/l "START" 1 3 20, +C4<00000000000000000000000000000001>;
P_0x5fb98d887eb0 .param/l "STOP" 1 3 27, +C4<00000000000000000000000000001000>;
P_0x5fb98d887ef0 .param/l "WRITE_ACK" 1 3 24, +C4<00000000000000000000000000000101>;
P_0x5fb98d887f30 .param/l "WRITE_DATA" 1 3 23, +C4<00000000000000000000000000000100>;
L_0x5fb98d8bb0a0 .functor AND 1, L_0x5fb98d9228d0, L_0x5fb98d922b90, C4<1>, C4<1>;
v0x5fb98d8bb200_0 .net *"_ivl_0", 31 0, L_0x5fb98d912770;  1 drivers
L_0x78afa15360a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d8bb2d0_0 .net *"_ivl_11", 23 0, L_0x78afa15360a8;  1 drivers
L_0x78afa15360f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d8e9110_0 .net/2u *"_ivl_12", 31 0, L_0x78afa15360f0;  1 drivers
v0x5fb98d8b8f50_0 .net *"_ivl_14", 0 0, L_0x5fb98d922b90;  1 drivers
v0x5fb98d90e550_0 .net *"_ivl_17", 0 0, L_0x5fb98d8bb0a0;  1 drivers
L_0x78afa1536138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90e660_0 .net/2s *"_ivl_18", 1 0, L_0x78afa1536138;  1 drivers
L_0x78afa1536180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90e740_0 .net/2s *"_ivl_20", 1 0, L_0x78afa1536180;  1 drivers
v0x5fb98d90e820_0 .net *"_ivl_22", 1 0, L_0x5fb98d922e20;  1 drivers
v0x5fb98d90e900_0 .net *"_ivl_26", 31 0, L_0x5fb98d923130;  1 drivers
L_0x78afa15361c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90e9e0_0 .net *"_ivl_29", 30 0, L_0x78afa15361c8;  1 drivers
L_0x78afa1536018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90eac0_0 .net *"_ivl_3", 30 0, L_0x78afa1536018;  1 drivers
L_0x78afa1536210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90eba0_0 .net/2u *"_ivl_30", 31 0, L_0x78afa1536210;  1 drivers
v0x5fb98d90ec80_0 .net *"_ivl_32", 0 0, L_0x5fb98d923220;  1 drivers
L_0x78afa1536258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90ed40_0 .net/2u *"_ivl_34", 1 0, L_0x78afa1536258;  1 drivers
v0x5fb98d90ee20_0 .net *"_ivl_36", 1 0, L_0x5fb98d9233b0;  1 drivers
L_0x78afa15362a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90ef00_0 .net *"_ivl_39", 0 0, L_0x78afa15362a0;  1 drivers
L_0x78afa1536060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90efe0_0 .net/2u *"_ivl_4", 31 0, L_0x78afa1536060;  1 drivers
v0x5fb98d90f0c0_0 .net *"_ivl_40", 1 0, L_0x5fb98d923450;  1 drivers
v0x5fb98d90f1a0_0 .net *"_ivl_44", 31 0, L_0x5fb98d9236e0;  1 drivers
L_0x78afa15362e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90f280_0 .net *"_ivl_47", 30 0, L_0x78afa15362e8;  1 drivers
L_0x78afa1536330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5fb98d90f360_0 .net/2u *"_ivl_48", 31 0, L_0x78afa1536330;  1 drivers
v0x5fb98d90f440_0 .net *"_ivl_50", 0 0, L_0x5fb98d923840;  1 drivers
o0x78afa157f438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5fb98d90f500_0 name=_ivl_52
v0x5fb98d90f5e0_0 .net *"_ivl_6", 0 0, L_0x5fb98d9228d0;  1 drivers
v0x5fb98d90f6a0_0 .net *"_ivl_8", 31 0, L_0x5fb98d922a40;  1 drivers
v0x5fb98d90f780_0 .net "addr", 6 0, v0x5fb98d911f50_0;  1 drivers
v0x5fb98d90f860_0 .net "clk", 0 0, v0x5fb98d912040_0;  1 drivers
v0x5fb98d90f920_0 .var "counter", 7 0;
v0x5fb98d90fa00_0 .var "counter2", 7 0;
v0x5fb98d90fae0_0 .net "data_in", 7 0, v0x5fb98d912110_0;  1 drivers
v0x5fb98d90fbc0_0 .var "data_out", 7 0;
v0x5fb98d90fca0_0 .net "enable", 0 0, v0x5fb98d9122e0_0;  1 drivers
v0x5fb98d90fd60_0 .var "i2c_clk", 0 0;
v0x5fb98d910030_0 .net "i2c_scl", 0 0, L_0x5fb98d9235f0;  alias, 1 drivers
v0x5fb98d9100f0_0 .var "i2c_scl_enable", 0 0;
v0x5fb98d9101b0_0 .net8 "i2c_sda", 0 0, RS_0x78afa157f6a8;  alias, 2 drivers
v0x5fb98d910270_0 .net "ready", 0 0, L_0x5fb98d922fb0;  alias, 1 drivers
v0x5fb98d910330_0 .net "rst", 0 0, v0x5fb98d912600_0;  1 drivers
v0x5fb98d9103f0_0 .net "rw", 0 0, v0x5fb98d9126a0_0;  1 drivers
v0x5fb98d9104b0_0 .var "saved_addr", 7 0;
v0x5fb98d910590_0 .var "saved_data", 7 0;
v0x5fb98d910670_0 .var "sda_out", 0 0;
v0x5fb98d910730_0 .var "state", 7 0;
v0x5fb98d910810_0 .var "write_enable", 0 0;
E_0x5fb98d8d6350/0 .event negedge, v0x5fb98d90fd60_0;
E_0x5fb98d8d6350/1 .event posedge, v0x5fb98d910330_0;
E_0x5fb98d8d6350 .event/or E_0x5fb98d8d6350/0, E_0x5fb98d8d6350/1;
E_0x5fb98d8d50c0 .event posedge, v0x5fb98d910330_0, v0x5fb98d90fd60_0;
E_0x5fb98d8d6180 .event posedge, v0x5fb98d90f860_0;
L_0x5fb98d912770 .concat [ 1 31 0 0], v0x5fb98d912600_0, L_0x78afa1536018;
L_0x5fb98d9228d0 .cmp/eq 32, L_0x5fb98d912770, L_0x78afa1536060;
L_0x5fb98d922a40 .concat [ 8 24 0 0], v0x5fb98d910730_0, L_0x78afa15360a8;
L_0x5fb98d922b90 .cmp/eq 32, L_0x5fb98d922a40, L_0x78afa15360f0;
L_0x5fb98d922e20 .functor MUXZ 2, L_0x78afa1536180, L_0x78afa1536138, L_0x5fb98d8bb0a0, C4<>;
L_0x5fb98d922fb0 .part L_0x5fb98d922e20, 0, 1;
L_0x5fb98d923130 .concat [ 1 31 0 0], v0x5fb98d9100f0_0, L_0x78afa15361c8;
L_0x5fb98d923220 .cmp/eq 32, L_0x5fb98d923130, L_0x78afa1536210;
L_0x5fb98d9233b0 .concat [ 1 1 0 0], v0x5fb98d90fd60_0, L_0x78afa15362a0;
L_0x5fb98d923450 .functor MUXZ 2, L_0x5fb98d9233b0, L_0x78afa1536258, L_0x5fb98d923220, C4<>;
L_0x5fb98d9235f0 .part L_0x5fb98d923450, 0, 1;
L_0x5fb98d9236e0 .concat [ 1 31 0 0], v0x5fb98d910810_0, L_0x78afa15362e8;
L_0x5fb98d923840 .cmp/eq 32, L_0x5fb98d9236e0, L_0x78afa1536330;
L_0x5fb98d923980 .functor MUXZ 1, o0x78afa157f438, v0x5fb98d910670_0, L_0x5fb98d923840, C4<>;
S_0x5fb98d910a70 .scope module, "slave" "i2c_slave_controller" 2 36, 4 3 0, S_0x5fb98d8cce20;
 .timescale -8 -9;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
P_0x5fb98d910c20 .param/l "ADDRESS" 1 4 8, C4<0101010>;
P_0x5fb98d910c60 .param/l "READ_ADDR" 1 4 10, +C4<00000000000000000000000000000000>;
P_0x5fb98d910ca0 .param/l "READ_DATA" 1 4 12, +C4<00000000000000000000000000000010>;
P_0x5fb98d910ce0 .param/l "SEND_ACK" 1 4 11, +C4<00000000000000000000000000000001>;
P_0x5fb98d910d20 .param/l "SEND_ACK2" 1 4 14, +C4<00000000000000000000000000000100>;
P_0x5fb98d910d60 .param/l "WRITE_DATA" 1 4 13, +C4<00000000000000000000000000000011>;
v0x5fb98d9111c0_0 .net *"_ivl_0", 31 0, L_0x5fb98d923af0;  1 drivers
L_0x78afa1536378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fb98d9112a0_0 .net *"_ivl_3", 30 0, L_0x78afa1536378;  1 drivers
L_0x78afa15363c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5fb98d911380_0 .net/2u *"_ivl_4", 31 0, L_0x78afa15363c0;  1 drivers
v0x5fb98d911470_0 .net *"_ivl_6", 0 0, L_0x5fb98d923c10;  1 drivers
o0x78afa157faf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5fb98d911530_0 name=_ivl_8
v0x5fb98d911660_0 .var "addr", 7 0;
v0x5fb98d911740_0 .var "counter", 7 0;
v0x5fb98d911820_0 .var "data_in", 7 0;
v0x5fb98d911900_0 .var "data_out", 7 0;
v0x5fb98d9119e0_0 .net "scl", 0 0, L_0x5fb98d9235f0;  alias, 1 drivers
v0x5fb98d911a80_0 .net8 "sda", 0 0, RS_0x78afa157f6a8;  alias, 2 drivers
v0x5fb98d911b50_0 .var "sda_in", 0 0;
v0x5fb98d911bf0_0 .var "sda_out", 0 0;
v0x5fb98d911c90_0 .var "start", 0 0;
v0x5fb98d911d50_0 .var "state", 7 0;
v0x5fb98d911e30_0 .var "write_enable", 0 0;
E_0x5fb98d8efe00 .event negedge, v0x5fb98d910030_0;
E_0x5fb98d8efdc0 .event posedge, v0x5fb98d910030_0;
E_0x5fb98d9110d0 .event posedge, v0x5fb98d9101b0_0;
E_0x5fb98d911130 .event negedge, v0x5fb98d9101b0_0;
L_0x5fb98d923af0 .concat [ 1 31 0 0], v0x5fb98d911e30_0, L_0x78afa1536378;
L_0x5fb98d923c10 .cmp/eq 32, L_0x5fb98d923af0, L_0x78afa15363c0;
L_0x5fb98d923d80 .functor MUXZ 1, o0x78afa157faf8, v0x5fb98d911bf0_0, L_0x5fb98d923c10, C4<>;
    .scope S_0x5fb98d8ccfb0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fb98d90fa00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d9100f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fb98d90fd60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5fb98d8ccfb0;
T_1 ;
    %wait E_0x5fb98d8d6180;
    %load/vec4 v0x5fb98d90fa00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5fb98d90fd60_0;
    %inv;
    %assign/vec4 v0x5fb98d90fd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d90fa00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5fb98d90fa00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fb98d90fa00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5fb98d8ccfb0;
T_2 ;
    %wait E_0x5fb98d8d6350;
    %load/vec4 v0x5fb98d910330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d9100f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fb98d910730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5fb98d910730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5fb98d910730_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d9100f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d9100f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fb98d8ccfb0;
T_3 ;
    %wait E_0x5fb98d8d50c0;
    %load/vec4 v0x5fb98d910330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5fb98d910730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x5fb98d90fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %load/vec4 v0x5fb98d90f780_0;
    %load/vec4 v0x5fb98d9103f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5fb98d9104b0_0, 0;
    %load/vec4 v0x5fb98d90fae0_0;
    %assign/vec4 v0x5fb98d910590_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5fb98d90f920_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x5fb98d90f920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5fb98d90f920_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5fb98d90f920_0, 0;
T_3.15 ;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5fb98d9101b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5fb98d90f920_0, 0;
    %load/vec4 v0x5fb98d9104b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
T_3.19 ;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
T_3.17 ;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5fb98d90f920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x5fb98d90f920_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5fb98d90f920_0, 0;
T_3.21 ;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5fb98d9101b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fb98d90fca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
T_3.23 ;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5fb98d9101b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fb98d90f920_0;
    %assign/vec4/off/d v0x5fb98d90fbc0_0, 4, 5;
    %load/vec4 v0x5fb98d90f920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x5fb98d90f920_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5fb98d90f920_0, 0;
T_3.25 ;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d910730_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5fb98d8ccfb0;
T_4 ;
    %wait E_0x5fb98d8d6350;
    %load/vec4 v0x5fb98d910330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5fb98d910730_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d910670_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5fb98d9104b0_0;
    %load/vec4 v0x5fb98d90f920_0;
    %part/u 1;
    %assign/vec4 v0x5fb98d910670_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %load/vec4 v0x5fb98d910590_0;
    %load/vec4 v0x5fb98d90f920_0;
    %part/u 1;
    %assign/vec4 v0x5fb98d910670_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d910670_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d910670_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fb98d910a70;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fb98d911d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fb98d911820_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5fb98d911900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d911bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d911b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d911c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d911e30_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5fb98d910a70;
T_6 ;
    %wait E_0x5fb98d911130;
    %load/vec4 v0x5fb98d911c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fb98d9119e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d911c90_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5fb98d911740_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fb98d910a70;
T_7 ;
    %wait E_0x5fb98d9110d0;
    %load/vec4 v0x5fb98d911c90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fb98d9119e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d911c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d911e30_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5fb98d910a70;
T_8 ;
    %wait E_0x5fb98d8efdc0;
    %load/vec4 v0x5fb98d911c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5fb98d911d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x5fb98d911a80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fb98d911740_0;
    %assign/vec4/off/d v0x5fb98d911660_0, 4, 5;
    %load/vec4 v0x5fb98d911740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5fb98d911740_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5fb98d911740_0, 0;
T_8.9 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x5fb98d911660_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5fb98d911740_0, 0;
    %load/vec4 v0x5fb98d911660_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
T_8.13 ;
T_8.10 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5fb98d911a80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5fb98d911740_0;
    %assign/vec4/off/d v0x5fb98d911820_0, 4, 5;
    %load/vec4 v0x5fb98d911740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x5fb98d911740_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5fb98d911740_0, 0;
T_8.15 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5fb98d911740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fb98d911d50_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5fb98d911740_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5fb98d911740_0, 0;
T_8.17 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5fb98d910a70;
T_9 ;
    %wait E_0x5fb98d8efe00;
    %load/vec4 v0x5fb98d911d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d911e30_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d911bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d911e30_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d911e30_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5fb98d911900_0;
    %load/vec4 v0x5fb98d911740_0;
    %part/u 1;
    %assign/vec4 v0x5fb98d911bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d911e30_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fb98d911bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fb98d911e30_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5fb98d8cce20;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d912040_0, 0, 1;
T_10.0 ;
    %delay 10, 0;
    %load/vec4 v0x5fb98d912040_0;
    %inv;
    %store/vec4 v0x5fb98d912040_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5fb98d8cce20;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d912040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fb98d912600_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d912600_0, 0, 1;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v0x5fb98d911f50_0, 0, 7;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5fb98d912110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d9126a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fb98d9122e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb98d9122e0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5fb98d8cce20;
T_12 ;
    %vpi_call 2 69 "$dumpfile", "my_design.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fb98d8cce20 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "master.v";
    "slave.v";
