#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fb028497b0 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v000001fb02822840_0 .net "accumulated_orders", 31 0, v000001fb0284b000_0;  1 drivers
v000001fb028228e0_0 .var "address_read", 9 0;
v000001fb028543c0_0 .var "address_write", 9 0;
v000001fb02853c40_0 .var "change_max", 0 0;
v000001fb02853600_0 .var "clk_read", 0 0;
v000001fb02854320_0 .var "clk_write", 0 0;
v000001fb028534c0_0 .var "data_write", 31 0;
v000001fb028541e0_0 .net "max_to_trade", 31 0, v000001fb028224d0_0;  1 drivers
v000001fb02853f60_0 .var "write_enable", 0 0;
S_000001fb02848520 .scope module, "RAM" "ram" 2 18, 3 8 0, S_000001fb028497b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 10 "address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "change_max";
    .port_info 5 /INPUT 1 "clk_read";
    .port_info 6 /INPUT 10 "address_read";
    .port_info 7 /OUTPUT 32 "accumulated_orders";
    .port_info 8 /OUTPUT 32 "max_to_trade";
P_000001fb028486b0 .param/l "A_MAX" 0 3 13, +C4<00000000000000000000010000000000>;
P_000001fb028486e8 .param/l "A_WIDTH" 0 3 12, +C4<00000000000000000000000000001010>;
P_000001fb02848720 .param/l "D_WIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
v000001fb0284b000_0 .var "accumulated_orders", 31 0;
v000001fb028576d0_0 .net "address_read", 9 0, v000001fb028228e0_0;  1 drivers
v000001fb0284b0a0_0 .net "address_write", 9 0, v000001fb028543c0_0;  1 drivers
v000001fb0284b140_0 .net "change_max", 0 0, v000001fb02853c40_0;  1 drivers
v000001fb0284b1e0_0 .net "clk_read", 0 0, v000001fb02853600_0;  1 drivers
v000001fb0284b280_0 .net "clk_write", 0 0, v000001fb02854320_0;  1 drivers
v000001fb0284b320_0 .net "data_write", 31 0, v000001fb028534c0_0;  1 drivers
v000001fb028224d0_0 .var "max_to_trade", 31 0;
v000001fb02822570 .array "memory", 0 1023, 31 0;
v000001fb02822610_0 .net "write_enable", 0 0, v000001fb02853f60_0;  1 drivers
E_000001fb0284b830 .event posedge, v000001fb0284b1e0_0;
E_000001fb0284c270 .event posedge, v000001fb0284b280_0;
S_000001fb028226b0 .scope task, "toggle_clk_read" "toggle_clk_read" 2 77, 2 77 0, S_000001fb028497b0;
 .timescale 0 0;
TD_test.toggle_clk_read ;
    %delay 10, 0;
    %load/vec4 v000001fb02853600_0;
    %inv;
    %store/vec4 v000001fb02853600_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001fb02853600_0;
    %inv;
    %store/vec4 v000001fb02853600_0, 0, 1;
    %end;
S_000001fb02852ad0 .scope task, "toggle_clk_write" "toggle_clk_write" 2 70, 2 70 0, S_000001fb028497b0;
 .timescale 0 0;
TD_test.toggle_clk_write ;
    %delay 10, 0;
    %load/vec4 v000001fb02854320_0;
    %inv;
    %store/vec4 v000001fb02854320_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001fb02854320_0;
    %inv;
    %store/vec4 v000001fb02854320_0, 0, 1;
    %end;
    .scope S_000001fb02848520;
T_2 ;
    %wait E_000001fb0284c270;
    %load/vec4 v000001fb02822610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001fb0284b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001fb0284b320_0;
    %load/vec4 v000001fb0284b0a0_0;
    %pad/u 11;
    %addi 992, 0, 11;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb02822570, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fb0284b320_0;
    %load/vec4 v000001fb0284b0a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb02822570, 0, 4;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fb02848520;
T_3 ;
    %wait E_000001fb0284b830;
    %load/vec4 v000001fb028576d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fb02822570, 4;
    %assign/vec4 v000001fb0284b000_0, 0;
    %load/vec4 v000001fb028576d0_0;
    %pad/u 11;
    %addi 992, 0, 11;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fb02822570, 4;
    %assign/vec4 v000001fb028224d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fb028497b0;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "../testbench/outputs/Module/ramupstreamdump.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001fb028497b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb02854320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb02853600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb02853f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb02853c40_0, 0, 1;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v000001fb028228e0_0, 0, 10;
    %load/vec4 v000001fb028228e0_0;
    %store/vec4 v000001fb028543c0_0, 0, 10;
    %vpi_call 2 41 "$display", "Read initial data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_000001fb028226b0;
    %join;
    %vpi_call 2 43 "$display", "data[%0h]: %0h, %0h", v000001fb028228e0_0, v000001fb02822840_0, v000001fb028541e0_0 {0 0 0};
    %vpi_call 2 46 "$display", "Write new data to accumulated." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb02853f60_0, 0, 1;
    %pushi/vec4 1477, 0, 32;
    %store/vec4 v000001fb028534c0_0, 0, 32;
    %fork TD_test.toggle_clk_write, S_000001fb02852ad0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb02853f60_0, 0, 1;
    %vpi_call 2 52 "$display", "Read new data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_000001fb028226b0;
    %join;
    %vpi_call 2 54 "$display", "data[%0h]: %0h, %0h", v000001fb028228e0_0, v000001fb02822840_0, v000001fb028541e0_0 {0 0 0};
    %vpi_call 2 57 "$display", "Write new data to max to trade." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb02853f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb02853c40_0, 0, 1;
    %pushi/vec4 1443, 0, 32;
    %store/vec4 v000001fb028534c0_0, 0, 32;
    %fork TD_test.toggle_clk_write, S_000001fb02852ad0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb02853f60_0, 0, 1;
    %vpi_call 2 64 "$display", "Read new data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_000001fb028226b0;
    %join;
    %vpi_call 2 66 "$display", "data[%0h]: %0h, %0h", v000001fb028228e0_0, v000001fb02822840_0, v000001fb028541e0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramupstreamtest.sv";
    "ramupstream.sv";
