

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Thu Aug 11 23:24:44 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.525 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      502|      502| 2.510 us | 2.510 us |  502|  502|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CnnShiftLoop2         |      423|      423|       141|          -|          -|     3|    no    |
        | + CnnShiftLoop2.1      |      138|      138|        69|          -|          -|     2|    no    |
        |  ++ CnnShiftLoop2.1.1  |       66|       66|         2|          -|          -|    33|    no    |
        |- ShiftRLoop            |       52|       52|        26|          -|          -|     2|    no    |
        | + ShiftRLoop.1         |       24|       24|         8|          -|          -|     3|    no    |
        |  ++ ShiftRLoop.1.1     |        6|        6|         2|          -|          -|     3|    no    |
        |- ShiftRPush            |       24|       24|         8|          -|          -|     3|    no    |
        | + ShiftRPush.1         |        6|        6|         2|          -|          -|     3|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      238|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|     1120|       71|     0|
|Multiplexer          |        -|      -|        -|      540|     -|
|Register             |        -|      -|      323|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1443|      849|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |linebuffer_V_1_0_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_33_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_1_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_2_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_3_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_4_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_5_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_6_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_7_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_8_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_9_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_10_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_11_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_12_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_13_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_14_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_15_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_16_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_17_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_18_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_19_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_20_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_21_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_22_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_23_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_24_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_25_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_26_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_27_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_28_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_29_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_30_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_31_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |linebuffer_V_1_32_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_linebbkb  |        0|  32|   2|    0|     6|   16|     1|           96|
    |tmpinput_V_U         |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinJfO  |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                                              |        0|1120|  71|    0|   213|  560|    35|         3408|
    +---------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln192_10_fu_1166_p2  |     +    |      0|  0|   6|           5|           5|
    |add_ln192_11_fu_1180_p2  |     +    |      0|  0|  10|           5|           5|
    |add_ln192_12_fu_1185_p2  |     +    |      0|  0|  10|           5|           5|
    |add_ln192_9_fu_1175_p2   |     +    |      0|  0|   6|           6|           6|
    |add_ln192_fu_1114_p2     |     +    |      0|  0|   6|           2|           4|
    |add_ln203_1_fu_1273_p2   |     +    |      0|  0|   6|           5|           5|
    |add_ln203_5_fu_926_p2    |     +    |      0|  0|   6|           4|           3|
    |add_ln203_6_fu_1056_p2   |     +    |      0|  0|  10|           5|           5|
    |add_ln203_7_fu_1282_p2   |     +    |      0|  0|   6|           5|           5|
    |add_ln203_fu_1263_p2     |     +    |      0|  0|   6|           4|           3|
    |add_ln252_fu_971_p2      |     +    |      0|  0|  10|           5|           5|
    |add_ln255_3_fu_1005_p2   |     +    |      0|  0|  10|           4|           4|
    |add_ln255_fu_981_p2      |     +    |      0|  0|   3|           2|           2|
    |i0_3_fu_1082_p2          |     +    |      0|  0|   3|           2|           1|
    |i0_fu_907_p2             |     +    |      0|  0|   3|           2|           1|
    |i1_5_fu_1130_p2          |     +    |      0|  0|   3|           2|           1|
    |i1_6_fu_1209_p2          |     +    |      0|  0|   3|           2|           1|
    |i1_fu_1066_p2            |     +    |      0|  0|   3|           2|           1|
    |i2_5_fu_1160_p2          |     +    |      0|  0|   3|           2|           1|
    |i2_6_fu_1022_p2          |     +    |      0|  0|   6|           6|           1|
    |i2_fu_1257_p2            |     +    |      0|  0|   3|           2|           1|
    |sub_ln192_fu_1104_p2     |     -    |      0|  0|   6|           4|           4|
    |sub_ln203_1_fu_1050_p2   |     -    |      0|  0|  10|           5|           5|
    |sub_ln203_fu_1241_p2     |     -    |      0|  0|   6|           5|           5|
    |sub_ln252_fu_965_p2      |     -    |      0|  0|  10|           5|           5|
    |sub_ln255_fu_999_p2      |     -    |      0|  0|  10|           4|           4|
    |sub_ln265_fu_1028_p2     |     -    |      0|  0|   4|           3|           2|
    |icmp_ln188_fu_1076_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln190_fu_1124_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln191_fu_1154_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln200_fu_1203_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln202_fu_1251_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln246_fu_901_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln250_fu_937_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln258_fu_1016_p2    |   icmp   |      0|  0|  11|           6|           6|
    |xor_ln252_fu_943_p2      |    xor   |      0|  0|   2|           2|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 238|         125|         113|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |   62|         15|    1|         15|
    |ap_phi_mux_phi_ln203_phi_fu_713_p66  |  149|         33|   16|        528|
    |i0_0_i_reg_846                       |    9|          2|    2|          4|
    |i0_0_reg_674                         |    9|          2|    2|          4|
    |i11_0_i_reg_879                      |    9|          2|    2|          4|
    |i1_0_i_reg_857                       |    9|          2|    2|          4|
    |i1_0_reg_686                         |    9|          2|    2|          4|
    |i22_0_i_reg_890                      |    9|          2|    2|          4|
    |i2_0_i_reg_868                       |    9|          2|    2|          4|
    |i2_0_reg_698                         |    9|          2|    6|         12|
    |linebuffer_V_1_0_address0            |   15|          3|    3|          9|
    |linebuffer_V_1_33_address0           |   15|          3|    3|          9|
    |output_V_address0                    |   21|          4|    5|         20|
    |output_V_d0                          |   15|          3|   16|         48|
    |phi_ln203_reg_710                    |  149|         33|   16|        528|
    |tmpinput_V_address0                  |   27|          5|    4|         20|
    |tmpinput_V_d0                        |   15|          3|   16|         48|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  540|        118|  100|       1265|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln192_9_reg_1606             |   6|   0|    6|          0|
    |add_ln203_1_reg_1642             |   5|   0|    5|          0|
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |i0_0_i_reg_846                   |   2|   0|    2|          0|
    |i0_0_reg_674                     |   2|   0|    2|          0|
    |i0_3_reg_1565                    |   2|   0|    2|          0|
    |i0_reg_1299                      |   2|   0|    2|          0|
    |i11_0_i_reg_879                  |   2|   0|    2|          0|
    |i1_0_i_reg_857                   |   2|   0|    2|          0|
    |i1_0_reg_686                     |   2|   0|    2|          0|
    |i1_5_reg_1583                    |   2|   0|    2|          0|
    |i1_6_reg_1619                    |   2|   0|    2|          0|
    |i22_0_i_reg_890                  |   2|   0|    2|          0|
    |i2_0_i_reg_868                   |   2|   0|    2|          0|
    |i2_0_reg_698                     |   6|   0|    6|          0|
    |i2_5_reg_1601                    |   2|   0|    2|          0|
    |i2_6_reg_1552                    |   6|   0|    6|          0|
    |i2_reg_1637                      |   2|   0|    2|          0|
    |linebuffer_V_1_0_addr_reg_1364   |   3|   0|    3|          0|
    |linebuffer_V_1_10_addr_reg_1384  |   3|   0|    3|          0|
    |linebuffer_V_1_11_addr_reg_1389  |   3|   0|    3|          0|
    |linebuffer_V_1_12_addr_reg_1394  |   3|   0|    3|          0|
    |linebuffer_V_1_13_addr_reg_1399  |   3|   0|    3|          0|
    |linebuffer_V_1_14_addr_reg_1404  |   3|   0|    3|          0|
    |linebuffer_V_1_15_addr_reg_1409  |   3|   0|    3|          0|
    |linebuffer_V_1_16_addr_reg_1414  |   3|   0|    3|          0|
    |linebuffer_V_1_17_addr_reg_1419  |   3|   0|    3|          0|
    |linebuffer_V_1_18_addr_reg_1424  |   3|   0|    3|          0|
    |linebuffer_V_1_19_addr_reg_1429  |   3|   0|    3|          0|
    |linebuffer_V_1_1_addr_reg_1379   |   3|   0|    3|          0|
    |linebuffer_V_1_20_addr_reg_1439  |   3|   0|    3|          0|
    |linebuffer_V_1_21_addr_reg_1444  |   3|   0|    3|          0|
    |linebuffer_V_1_22_addr_reg_1449  |   3|   0|    3|          0|
    |linebuffer_V_1_23_addr_reg_1454  |   3|   0|    3|          0|
    |linebuffer_V_1_24_addr_reg_1459  |   3|   0|    3|          0|
    |linebuffer_V_1_25_addr_reg_1464  |   3|   0|    3|          0|
    |linebuffer_V_1_26_addr_reg_1469  |   3|   0|    3|          0|
    |linebuffer_V_1_27_addr_reg_1474  |   3|   0|    3|          0|
    |linebuffer_V_1_28_addr_reg_1479  |   3|   0|    3|          0|
    |linebuffer_V_1_29_addr_reg_1484  |   3|   0|    3|          0|
    |linebuffer_V_1_2_addr_reg_1434   |   3|   0|    3|          0|
    |linebuffer_V_1_30_addr_reg_1494  |   3|   0|    3|          0|
    |linebuffer_V_1_31_addr_reg_1499  |   3|   0|    3|          0|
    |linebuffer_V_1_32_addr_reg_1504  |   3|   0|    3|          0|
    |linebuffer_V_1_33_addr_reg_1369  |   3|   0|    3|          0|
    |linebuffer_V_1_33_load_reg_1544  |  16|   0|   16|          0|
    |linebuffer_V_1_3_addr_reg_1489   |   3|   0|    3|          0|
    |linebuffer_V_1_4_addr_reg_1509   |   3|   0|    3|          0|
    |linebuffer_V_1_5_addr_reg_1514   |   3|   0|    3|          0|
    |linebuffer_V_1_6_addr_reg_1519   |   3|   0|    3|          0|
    |linebuffer_V_1_7_addr_reg_1524   |   3|   0|    3|          0|
    |linebuffer_V_1_8_addr_reg_1529   |   3|   0|    3|          0|
    |linebuffer_V_1_9_addr_reg_1534   |   3|   0|    3|          0|
    |or_ln1_reg_1588                  |   4|   0|    5|          1|
    |or_ln_reg_1624                   |   4|   0|    5|          1|
    |phi_ln203_reg_710                |  16|   0|   16|          0|
    |sext_ln192_reg_1570              |   5|   0|    5|          0|
    |sext_ln255_reg_1328              |  64|   0|   64|          0|
    |sub_ln203_reg_1629               |   5|   0|    5|          0|
    |tmp1_V_reg_1374                  |  16|   0|   16|          0|
    |tmp_V_reg_1539                   |  16|   0|   16|          0|
    |zext_ln192_13_reg_1575           |   4|   0|    5|          1|
    |zext_ln192_14_reg_1593           |   4|   0|    6|          2|
    |zext_ln203_15_reg_1309           |   2|   0|    5|          3|
    |zext_ln203_16_reg_1315           |   2|   0|    4|          2|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 323|   0|  333|         10|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|data_V_address0    | out |    2|  ap_memory |                        data_V                       |     array    |
|data_V_ce0         | out |    1|  ap_memory |                        data_V                       |     array    |
|data_V_q0          |  in |   16|  ap_memory |                        data_V                       |     array    |
|output_V_address0  | out |    5|  ap_memory |                       output_V                      |     array    |
|output_V_ce0       | out |    1|  ap_memory |                       output_V                      |     array    |
|output_V_we0       | out |    1|  ap_memory |                       output_V                      |     array    |
|output_V_d0        | out |   16|  ap_memory |                       output_V                      |     array    |
|output_V_q0        |  in |   16|  ap_memory |                       output_V                      |     array    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

