|project
CLOCK_50_I => CLOCK_50_I.IN9
PUSH_BUTTON_I[0] => PUSH_BUTTON_I[0].IN1
PUSH_BUTTON_I[1] => PUSH_BUTTON_I[1].IN1
PUSH_BUTTON_I[2] => PUSH_BUTTON_I[2].IN1
PUSH_BUTTON_I[3] => PUSH_BUTTON_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] <= convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] <= top_state[0].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[1] <= top_state[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[2] <= top_state[2].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[3] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[4] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[5] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[7] <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] <= VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_UB_N_O <= SRAM_Controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_Controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_Controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_Controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_Controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|project|Milestone2:M2_unit
CLOCK => dp2_write_data_b[0]~reg0.CLK
CLOCK => dp2_write_data_b[1]~reg0.CLK
CLOCK => dp2_write_data_b[2]~reg0.CLK
CLOCK => dp2_write_data_b[3]~reg0.CLK
CLOCK => dp2_write_data_b[4]~reg0.CLK
CLOCK => dp2_write_data_b[5]~reg0.CLK
CLOCK => dp2_write_data_b[6]~reg0.CLK
CLOCK => dp2_write_data_b[7]~reg0.CLK
CLOCK => dp2_write_data_b[8]~reg0.CLK
CLOCK => dp2_write_data_b[9]~reg0.CLK
CLOCK => dp2_write_data_b[10]~reg0.CLK
CLOCK => dp2_write_data_b[11]~reg0.CLK
CLOCK => dp2_write_data_b[12]~reg0.CLK
CLOCK => dp2_write_data_b[13]~reg0.CLK
CLOCK => dp2_write_data_b[14]~reg0.CLK
CLOCK => dp2_write_data_b[15]~reg0.CLK
CLOCK => dp2_write_data_b[16]~reg0.CLK
CLOCK => dp2_write_data_b[17]~reg0.CLK
CLOCK => dp2_write_data_b[18]~reg0.CLK
CLOCK => dp2_write_data_b[19]~reg0.CLK
CLOCK => dp2_write_data_b[20]~reg0.CLK
CLOCK => dp2_write_data_b[21]~reg0.CLK
CLOCK => dp2_write_data_b[22]~reg0.CLK
CLOCK => dp2_write_data_b[23]~reg0.CLK
CLOCK => dp2_write_data_b[24]~reg0.CLK
CLOCK => dp2_write_data_b[25]~reg0.CLK
CLOCK => dp2_write_data_b[26]~reg0.CLK
CLOCK => dp2_write_data_b[27]~reg0.CLK
CLOCK => dp2_write_data_b[28]~reg0.CLK
CLOCK => dp2_write_data_b[29]~reg0.CLK
CLOCK => dp2_write_data_b[30]~reg0.CLK
CLOCK => dp2_write_data_b[31]~reg0.CLK
CLOCK => dp2_write_data_a[0]~reg0.CLK
CLOCK => dp2_write_data_a[1]~reg0.CLK
CLOCK => dp2_write_data_a[2]~reg0.CLK
CLOCK => dp2_write_data_a[3]~reg0.CLK
CLOCK => dp2_write_data_a[4]~reg0.CLK
CLOCK => dp2_write_data_a[5]~reg0.CLK
CLOCK => dp2_write_data_a[6]~reg0.CLK
CLOCK => dp2_write_data_a[7]~reg0.CLK
CLOCK => dp2_write_data_a[8]~reg0.CLK
CLOCK => dp2_write_data_a[9]~reg0.CLK
CLOCK => dp2_write_data_a[10]~reg0.CLK
CLOCK => dp2_write_data_a[11]~reg0.CLK
CLOCK => dp2_write_data_a[12]~reg0.CLK
CLOCK => dp2_write_data_a[13]~reg0.CLK
CLOCK => dp2_write_data_a[14]~reg0.CLK
CLOCK => dp2_write_data_a[15]~reg0.CLK
CLOCK => dp2_write_data_a[16]~reg0.CLK
CLOCK => dp2_write_data_a[17]~reg0.CLK
CLOCK => dp2_write_data_a[18]~reg0.CLK
CLOCK => dp2_write_data_a[19]~reg0.CLK
CLOCK => dp2_write_data_a[20]~reg0.CLK
CLOCK => dp2_write_data_a[21]~reg0.CLK
CLOCK => dp2_write_data_a[22]~reg0.CLK
CLOCK => dp2_write_data_a[23]~reg0.CLK
CLOCK => dp2_write_data_a[24]~reg0.CLK
CLOCK => dp2_write_data_a[25]~reg0.CLK
CLOCK => dp2_write_data_a[26]~reg0.CLK
CLOCK => dp2_write_data_a[27]~reg0.CLK
CLOCK => dp2_write_data_a[28]~reg0.CLK
CLOCK => dp2_write_data_a[29]~reg0.CLK
CLOCK => dp2_write_data_a[30]~reg0.CLK
CLOCK => dp2_write_data_a[31]~reg0.CLK
CLOCK => dp2_adr_b[0]~reg0.CLK
CLOCK => dp2_adr_b[1]~reg0.CLK
CLOCK => dp2_adr_b[2]~reg0.CLK
CLOCK => dp2_adr_b[3]~reg0.CLK
CLOCK => dp2_adr_b[4]~reg0.CLK
CLOCK => dp2_adr_b[5]~reg0.CLK
CLOCK => dp2_adr_b[6]~reg0.CLK
CLOCK => dp2_adr_a[0]~reg0.CLK
CLOCK => dp2_adr_a[1]~reg0.CLK
CLOCK => dp2_adr_a[2]~reg0.CLK
CLOCK => dp2_adr_a[3]~reg0.CLK
CLOCK => dp2_adr_a[4]~reg0.CLK
CLOCK => dp2_adr_a[5]~reg0.CLK
CLOCK => dp2_adr_a[6]~reg0.CLK
CLOCK => dp1_write_data_b[0]~reg0.CLK
CLOCK => dp1_write_data_b[1]~reg0.CLK
CLOCK => dp1_write_data_b[2]~reg0.CLK
CLOCK => dp1_write_data_b[3]~reg0.CLK
CLOCK => dp1_write_data_b[4]~reg0.CLK
CLOCK => dp1_write_data_b[5]~reg0.CLK
CLOCK => dp1_write_data_b[6]~reg0.CLK
CLOCK => dp1_write_data_b[7]~reg0.CLK
CLOCK => dp1_write_data_b[8]~reg0.CLK
CLOCK => dp1_write_data_b[9]~reg0.CLK
CLOCK => dp1_write_data_b[10]~reg0.CLK
CLOCK => dp1_write_data_b[11]~reg0.CLK
CLOCK => dp1_write_data_b[12]~reg0.CLK
CLOCK => dp1_write_data_b[13]~reg0.CLK
CLOCK => dp1_write_data_b[14]~reg0.CLK
CLOCK => dp1_write_data_b[15]~reg0.CLK
CLOCK => dp1_write_data_b[16]~reg0.CLK
CLOCK => dp1_write_data_b[17]~reg0.CLK
CLOCK => dp1_write_data_b[18]~reg0.CLK
CLOCK => dp1_write_data_b[19]~reg0.CLK
CLOCK => dp1_write_data_b[20]~reg0.CLK
CLOCK => dp1_write_data_b[21]~reg0.CLK
CLOCK => dp1_write_data_b[22]~reg0.CLK
CLOCK => dp1_write_data_b[23]~reg0.CLK
CLOCK => dp1_write_data_b[24]~reg0.CLK
CLOCK => dp1_write_data_b[25]~reg0.CLK
CLOCK => dp1_write_data_b[26]~reg0.CLK
CLOCK => dp1_write_data_b[27]~reg0.CLK
CLOCK => dp1_write_data_b[28]~reg0.CLK
CLOCK => dp1_write_data_b[29]~reg0.CLK
CLOCK => dp1_write_data_b[30]~reg0.CLK
CLOCK => dp1_write_data_b[31]~reg0.CLK
CLOCK => dp1_write_data_a[0]~reg0.CLK
CLOCK => dp1_write_data_a[1]~reg0.CLK
CLOCK => dp1_write_data_a[2]~reg0.CLK
CLOCK => dp1_write_data_a[3]~reg0.CLK
CLOCK => dp1_write_data_a[4]~reg0.CLK
CLOCK => dp1_write_data_a[5]~reg0.CLK
CLOCK => dp1_write_data_a[6]~reg0.CLK
CLOCK => dp1_write_data_a[7]~reg0.CLK
CLOCK => dp1_write_data_a[8]~reg0.CLK
CLOCK => dp1_write_data_a[9]~reg0.CLK
CLOCK => dp1_write_data_a[10]~reg0.CLK
CLOCK => dp1_write_data_a[11]~reg0.CLK
CLOCK => dp1_write_data_a[12]~reg0.CLK
CLOCK => dp1_write_data_a[13]~reg0.CLK
CLOCK => dp1_write_data_a[14]~reg0.CLK
CLOCK => dp1_write_data_a[15]~reg0.CLK
CLOCK => dp1_write_data_a[16]~reg0.CLK
CLOCK => dp1_write_data_a[17]~reg0.CLK
CLOCK => dp1_write_data_a[18]~reg0.CLK
CLOCK => dp1_write_data_a[19]~reg0.CLK
CLOCK => dp1_write_data_a[20]~reg0.CLK
CLOCK => dp1_write_data_a[21]~reg0.CLK
CLOCK => dp1_write_data_a[22]~reg0.CLK
CLOCK => dp1_write_data_a[23]~reg0.CLK
CLOCK => dp1_write_data_a[24]~reg0.CLK
CLOCK => dp1_write_data_a[25]~reg0.CLK
CLOCK => dp1_write_data_a[26]~reg0.CLK
CLOCK => dp1_write_data_a[27]~reg0.CLK
CLOCK => dp1_write_data_a[28]~reg0.CLK
CLOCK => dp1_write_data_a[29]~reg0.CLK
CLOCK => dp1_write_data_a[30]~reg0.CLK
CLOCK => dp1_write_data_a[31]~reg0.CLK
CLOCK => dp1_adr_b[0]~reg0.CLK
CLOCK => dp1_adr_b[1]~reg0.CLK
CLOCK => dp1_adr_b[2]~reg0.CLK
CLOCK => dp1_adr_b[3]~reg0.CLK
CLOCK => dp1_adr_b[4]~reg0.CLK
CLOCK => dp1_adr_b[5]~reg0.CLK
CLOCK => dp1_adr_b[6]~reg0.CLK
CLOCK => dp1_adr_a[0]~reg0.CLK
CLOCK => dp1_adr_a[1]~reg0.CLK
CLOCK => dp1_adr_a[2]~reg0.CLK
CLOCK => dp1_adr_a[3]~reg0.CLK
CLOCK => dp1_adr_a[4]~reg0.CLK
CLOCK => dp1_adr_a[5]~reg0.CLK
CLOCK => dp1_adr_a[6]~reg0.CLK
CLOCK => op2[0].CLK
CLOCK => op2[1].CLK
CLOCK => op2[2].CLK
CLOCK => op2[3].CLK
CLOCK => op2[4].CLK
CLOCK => op2[5].CLK
CLOCK => op2[6].CLK
CLOCK => op2[7].CLK
CLOCK => op2[8].CLK
CLOCK => op2[9].CLK
CLOCK => op2[10].CLK
CLOCK => op2[11].CLK
CLOCK => op2[12].CLK
CLOCK => op2[13].CLK
CLOCK => op2[14].CLK
CLOCK => op2[15].CLK
CLOCK => op2[16].CLK
CLOCK => op2[17].CLK
CLOCK => op2[18].CLK
CLOCK => op2[19].CLK
CLOCK => op2[20].CLK
CLOCK => op2[21].CLK
CLOCK => op2[22].CLK
CLOCK => op2[23].CLK
CLOCK => op2[24].CLK
CLOCK => op2[25].CLK
CLOCK => op2[26].CLK
CLOCK => op2[27].CLK
CLOCK => op2[28].CLK
CLOCK => op2[29].CLK
CLOCK => op2[30].CLK
CLOCK => op2[31].CLK
CLOCK => op1[0].CLK
CLOCK => op1[1].CLK
CLOCK => op1[2].CLK
CLOCK => op1[3].CLK
CLOCK => op1[4].CLK
CLOCK => op1[5].CLK
CLOCK => op1[6].CLK
CLOCK => op1[7].CLK
CLOCK => op1[8].CLK
CLOCK => op1[9].CLK
CLOCK => op1[10].CLK
CLOCK => op1[11].CLK
CLOCK => op1[12].CLK
CLOCK => op1[13].CLK
CLOCK => op1[14].CLK
CLOCK => op1[15].CLK
CLOCK => op1[16].CLK
CLOCK => op1[17].CLK
CLOCK => op1[18].CLK
CLOCK => op1[19].CLK
CLOCK => op1[20].CLK
CLOCK => op1[21].CLK
CLOCK => op1[22].CLK
CLOCK => op1[23].CLK
CLOCK => op1[24].CLK
CLOCK => op1[25].CLK
CLOCK => op1[26].CLK
CLOCK => op1[27].CLK
CLOCK => op1[28].CLK
CLOCK => op1[29].CLK
CLOCK => op1[30].CLK
CLOCK => op1[31].CLK
CLOCK => dp0_adr_b[0]~reg0.CLK
CLOCK => dp0_adr_b[1]~reg0.CLK
CLOCK => dp0_adr_b[2]~reg0.CLK
CLOCK => dp0_adr_b[3]~reg0.CLK
CLOCK => dp0_adr_b[4]~reg0.CLK
CLOCK => dp0_adr_b[5]~reg0.CLK
CLOCK => dp0_adr_b[6]~reg0.CLK
CLOCK => dp0_write_data_a[0]~reg0.CLK
CLOCK => dp0_write_data_a[1]~reg0.CLK
CLOCK => dp0_write_data_a[2]~reg0.CLK
CLOCK => dp0_write_data_a[3]~reg0.CLK
CLOCK => dp0_write_data_a[4]~reg0.CLK
CLOCK => dp0_write_data_a[5]~reg0.CLK
CLOCK => dp0_write_data_a[6]~reg0.CLK
CLOCK => dp0_write_data_a[7]~reg0.CLK
CLOCK => dp0_write_data_a[8]~reg0.CLK
CLOCK => dp0_write_data_a[9]~reg0.CLK
CLOCK => dp0_write_data_a[10]~reg0.CLK
CLOCK => dp0_write_data_a[11]~reg0.CLK
CLOCK => dp0_write_data_a[12]~reg0.CLK
CLOCK => dp0_write_data_a[13]~reg0.CLK
CLOCK => dp0_write_data_a[14]~reg0.CLK
CLOCK => dp0_write_data_a[15]~reg0.CLK
CLOCK => dp0_write_data_a[16]~reg0.CLK
CLOCK => dp0_write_data_a[17]~reg0.CLK
CLOCK => dp0_write_data_a[18]~reg0.CLK
CLOCK => dp0_write_data_a[19]~reg0.CLK
CLOCK => dp0_write_data_a[20]~reg0.CLK
CLOCK => dp0_write_data_a[21]~reg0.CLK
CLOCK => dp0_write_data_a[22]~reg0.CLK
CLOCK => dp0_write_data_a[23]~reg0.CLK
CLOCK => dp0_write_data_a[24]~reg0.CLK
CLOCK => dp0_write_data_a[25]~reg0.CLK
CLOCK => dp0_write_data_a[26]~reg0.CLK
CLOCK => dp0_write_data_a[27]~reg0.CLK
CLOCK => dp0_write_data_a[28]~reg0.CLK
CLOCK => dp0_write_data_a[29]~reg0.CLK
CLOCK => dp0_write_data_a[30]~reg0.CLK
CLOCK => dp0_write_data_a[31]~reg0.CLK
CLOCK => dp0_adr_a[0]~reg0.CLK
CLOCK => dp0_adr_a[1]~reg0.CLK
CLOCK => dp0_adr_a[2]~reg0.CLK
CLOCK => dp0_adr_a[3]~reg0.CLK
CLOCK => dp0_adr_a[4]~reg0.CLK
CLOCK => dp0_adr_a[5]~reg0.CLK
CLOCK => dp0_adr_a[6]~reg0.CLK
CLOCK => SRAM_address[0]~reg0.CLK
CLOCK => SRAM_address[1]~reg0.CLK
CLOCK => SRAM_address[2]~reg0.CLK
CLOCK => SRAM_address[3]~reg0.CLK
CLOCK => SRAM_address[4]~reg0.CLK
CLOCK => SRAM_address[5]~reg0.CLK
CLOCK => SRAM_address[6]~reg0.CLK
CLOCK => SRAM_address[7]~reg0.CLK
CLOCK => SRAM_address[8]~reg0.CLK
CLOCK => SRAM_address[9]~reg0.CLK
CLOCK => SRAM_address[10]~reg0.CLK
CLOCK => SRAM_address[11]~reg0.CLK
CLOCK => SRAM_address[12]~reg0.CLK
CLOCK => SRAM_address[13]~reg0.CLK
CLOCK => SRAM_address[14]~reg0.CLK
CLOCK => SRAM_address[15]~reg0.CLK
CLOCK => SRAM_address[16]~reg0.CLK
CLOCK => SRAM_address[17]~reg0.CLK
CLOCK => SRAM_write_data[0]~reg0.CLK
CLOCK => SRAM_write_data[1]~reg0.CLK
CLOCK => SRAM_write_data[2]~reg0.CLK
CLOCK => SRAM_write_data[3]~reg0.CLK
CLOCK => SRAM_write_data[4]~reg0.CLK
CLOCK => SRAM_write_data[5]~reg0.CLK
CLOCK => SRAM_write_data[6]~reg0.CLK
CLOCK => SRAM_write_data[7]~reg0.CLK
CLOCK => SRAM_write_data[8]~reg0.CLK
CLOCK => SRAM_write_data[9]~reg0.CLK
CLOCK => SRAM_write_data[10]~reg0.CLK
CLOCK => SRAM_write_data[11]~reg0.CLK
CLOCK => SRAM_write_data[12]~reg0.CLK
CLOCK => SRAM_write_data[13]~reg0.CLK
CLOCK => SRAM_write_data[14]~reg0.CLK
CLOCK => SRAM_write_data[15]~reg0.CLK
CLOCK => t_computations[0].CLK
CLOCK => t_computations[1].CLK
CLOCK => t_computations[2].CLK
CLOCK => t_computations[3].CLK
CLOCK => t_computations[4].CLK
CLOCK => t_computations[5].CLK
CLOCK => t_computations[6].CLK
CLOCK => t_computations[7].CLK
CLOCK => t_computations[8].CLK
CLOCK => t_computations[9].CLK
CLOCK => t_computations[10].CLK
CLOCK => t_computations[11].CLK
CLOCK => dp2_enable_b~reg0.CLK
CLOCK => dp2_enable_a~reg0.CLK
CLOCK => dp1_enable_b~reg0.CLK
CLOCK => dp1_enable_a~reg0.CLK
CLOCK => dp0_enable_b~reg0.CLK
CLOCK => dp0_enable_a~reg0.CLK
CLOCK => SRAM_we_enable~reg0.CLK
CLOCK => sb_adr[0].CLK
CLOCK => sb_adr[1].CLK
CLOCK => sb_adr[2].CLK
CLOCK => sb_adr[3].CLK
CLOCK => sb_adr[4].CLK
CLOCK => sb_adr[5].CLK
CLOCK => sb_adr[6].CLK
CLOCK => sa_adr[0].CLK
CLOCK => sa_adr[1].CLK
CLOCK => sa_adr[2].CLK
CLOCK => sa_adr[3].CLK
CLOCK => sa_adr[4].CLK
CLOCK => sa_adr[5].CLK
CLOCK => sa_adr[6].CLK
CLOCK => tb_adr[0].CLK
CLOCK => tb_adr[1].CLK
CLOCK => tb_adr[2].CLK
CLOCK => tb_adr[3].CLK
CLOCK => tb_adr[4].CLK
CLOCK => tb_adr[5].CLK
CLOCK => tb_adr[6].CLK
CLOCK => ta_adr[0].CLK
CLOCK => ta_adr[1].CLK
CLOCK => ta_adr[2].CLK
CLOCK => ta_adr[3].CLK
CLOCK => ta_adr[4].CLK
CLOCK => ta_adr[5].CLK
CLOCK => ta_adr[6].CLK
CLOCK => sp_adrb[0].CLK
CLOCK => sp_adrb[1].CLK
CLOCK => sp_adrb[2].CLK
CLOCK => sp_adrb[3].CLK
CLOCK => sp_adrb[4].CLK
CLOCK => sp_adrb[5].CLK
CLOCK => sp_adrb[6].CLK
CLOCK => s_prime_adr[0].CLK
CLOCK => s_prime_adr[1].CLK
CLOCK => s_prime_adr[2].CLK
CLOCK => s_prime_adr[3].CLK
CLOCK => s_prime_adr[4].CLK
CLOCK => s_prime_adr[5].CLK
CLOCK => s_prime_adr[6].CLK
CLOCK => result_s_bb[0].CLK
CLOCK => result_s_bb[1].CLK
CLOCK => result_s_bb[2].CLK
CLOCK => result_s_bb[3].CLK
CLOCK => result_s_bb[4].CLK
CLOCK => result_s_bb[5].CLK
CLOCK => result_s_bb[6].CLK
CLOCK => result_s_bb[7].CLK
CLOCK => result_s_bb[8].CLK
CLOCK => result_s_bb[9].CLK
CLOCK => result_s_bb[10].CLK
CLOCK => result_s_bb[11].CLK
CLOCK => result_s_bb[12].CLK
CLOCK => result_s_bb[13].CLK
CLOCK => result_s_bb[14].CLK
CLOCK => result_s_bb[15].CLK
CLOCK => result_s_bb[16].CLK
CLOCK => result_s_bb[17].CLK
CLOCK => result_s_bb[18].CLK
CLOCK => result_s_bb[19].CLK
CLOCK => result_s_bb[20].CLK
CLOCK => result_s_bb[21].CLK
CLOCK => result_s_bb[22].CLK
CLOCK => result_s_bb[23].CLK
CLOCK => result_s_bb[24].CLK
CLOCK => result_s_bb[25].CLK
CLOCK => result_s_bb[26].CLK
CLOCK => result_s_bb[27].CLK
CLOCK => result_s_bb[28].CLK
CLOCK => result_s_bb[29].CLK
CLOCK => result_s_bb[30].CLK
CLOCK => result_s_bb[31].CLK
CLOCK => result_s_ba[0].CLK
CLOCK => result_s_ba[1].CLK
CLOCK => result_s_ba[2].CLK
CLOCK => result_s_ba[3].CLK
CLOCK => result_s_ba[4].CLK
CLOCK => result_s_ba[5].CLK
CLOCK => result_s_ba[6].CLK
CLOCK => result_s_ba[7].CLK
CLOCK => result_s_ba[8].CLK
CLOCK => result_s_ba[9].CLK
CLOCK => result_s_ba[10].CLK
CLOCK => result_s_ba[11].CLK
CLOCK => result_s_ba[12].CLK
CLOCK => result_s_ba[13].CLK
CLOCK => result_s_ba[14].CLK
CLOCK => result_s_ba[15].CLK
CLOCK => result_s_ba[16].CLK
CLOCK => result_s_ba[17].CLK
CLOCK => result_s_ba[18].CLK
CLOCK => result_s_ba[19].CLK
CLOCK => result_s_ba[20].CLK
CLOCK => result_s_ba[21].CLK
CLOCK => result_s_ba[22].CLK
CLOCK => result_s_ba[23].CLK
CLOCK => result_s_ba[24].CLK
CLOCK => result_s_ba[25].CLK
CLOCK => result_s_ba[26].CLK
CLOCK => result_s_ba[27].CLK
CLOCK => result_s_ba[28].CLK
CLOCK => result_s_ba[29].CLK
CLOCK => result_s_ba[30].CLK
CLOCK => result_s_ba[31].CLK
CLOCK => result_s_ab[0].CLK
CLOCK => result_s_ab[1].CLK
CLOCK => result_s_ab[2].CLK
CLOCK => result_s_ab[3].CLK
CLOCK => result_s_ab[4].CLK
CLOCK => result_s_ab[5].CLK
CLOCK => result_s_ab[6].CLK
CLOCK => result_s_ab[7].CLK
CLOCK => result_s_ab[8].CLK
CLOCK => result_s_ab[9].CLK
CLOCK => result_s_ab[10].CLK
CLOCK => result_s_ab[11].CLK
CLOCK => result_s_ab[12].CLK
CLOCK => result_s_ab[13].CLK
CLOCK => result_s_ab[14].CLK
CLOCK => result_s_ab[15].CLK
CLOCK => result_s_ab[16].CLK
CLOCK => result_s_ab[17].CLK
CLOCK => result_s_ab[18].CLK
CLOCK => result_s_ab[19].CLK
CLOCK => result_s_ab[20].CLK
CLOCK => result_s_ab[21].CLK
CLOCK => result_s_ab[22].CLK
CLOCK => result_s_ab[23].CLK
CLOCK => result_s_ab[24].CLK
CLOCK => result_s_ab[25].CLK
CLOCK => result_s_ab[26].CLK
CLOCK => result_s_ab[27].CLK
CLOCK => result_s_ab[28].CLK
CLOCK => result_s_ab[29].CLK
CLOCK => result_s_ab[30].CLK
CLOCK => result_s_ab[31].CLK
CLOCK => result_s_aa[0].CLK
CLOCK => result_s_aa[1].CLK
CLOCK => result_s_aa[2].CLK
CLOCK => result_s_aa[3].CLK
CLOCK => result_s_aa[4].CLK
CLOCK => result_s_aa[5].CLK
CLOCK => result_s_aa[6].CLK
CLOCK => result_s_aa[7].CLK
CLOCK => result_s_aa[8].CLK
CLOCK => result_s_aa[9].CLK
CLOCK => result_s_aa[10].CLK
CLOCK => result_s_aa[11].CLK
CLOCK => result_s_aa[12].CLK
CLOCK => result_s_aa[13].CLK
CLOCK => result_s_aa[14].CLK
CLOCK => result_s_aa[15].CLK
CLOCK => result_s_aa[16].CLK
CLOCK => result_s_aa[17].CLK
CLOCK => result_s_aa[18].CLK
CLOCK => result_s_aa[19].CLK
CLOCK => result_s_aa[20].CLK
CLOCK => result_s_aa[21].CLK
CLOCK => result_s_aa[22].CLK
CLOCK => result_s_aa[23].CLK
CLOCK => result_s_aa[24].CLK
CLOCK => result_s_aa[25].CLK
CLOCK => result_s_aa[26].CLK
CLOCK => result_s_aa[27].CLK
CLOCK => result_s_aa[28].CLK
CLOCK => result_s_aa[29].CLK
CLOCK => result_s_aa[30].CLK
CLOCK => result_s_aa[31].CLK
CLOCK => s_bb[0].CLK
CLOCK => s_bb[1].CLK
CLOCK => s_bb[2].CLK
CLOCK => s_bb[3].CLK
CLOCK => s_bb[4].CLK
CLOCK => s_bb[5].CLK
CLOCK => s_bb[6].CLK
CLOCK => s_bb[7].CLK
CLOCK => s_bb[8].CLK
CLOCK => s_bb[9].CLK
CLOCK => s_bb[10].CLK
CLOCK => s_bb[11].CLK
CLOCK => s_bb[12].CLK
CLOCK => s_bb[13].CLK
CLOCK => s_bb[14].CLK
CLOCK => s_bb[15].CLK
CLOCK => s_bb[16].CLK
CLOCK => s_bb[17].CLK
CLOCK => s_bb[18].CLK
CLOCK => s_bb[19].CLK
CLOCK => s_bb[20].CLK
CLOCK => s_bb[21].CLK
CLOCK => s_bb[22].CLK
CLOCK => s_bb[23].CLK
CLOCK => s_bb[24].CLK
CLOCK => s_bb[25].CLK
CLOCK => s_bb[26].CLK
CLOCK => s_bb[27].CLK
CLOCK => s_bb[28].CLK
CLOCK => s_bb[29].CLK
CLOCK => s_bb[30].CLK
CLOCK => s_bb[31].CLK
CLOCK => s_ba[0].CLK
CLOCK => s_ba[1].CLK
CLOCK => s_ba[2].CLK
CLOCK => s_ba[3].CLK
CLOCK => s_ba[4].CLK
CLOCK => s_ba[5].CLK
CLOCK => s_ba[6].CLK
CLOCK => s_ba[7].CLK
CLOCK => s_ba[8].CLK
CLOCK => s_ba[9].CLK
CLOCK => s_ba[10].CLK
CLOCK => s_ba[11].CLK
CLOCK => s_ba[12].CLK
CLOCK => s_ba[13].CLK
CLOCK => s_ba[14].CLK
CLOCK => s_ba[15].CLK
CLOCK => s_ba[16].CLK
CLOCK => s_ba[17].CLK
CLOCK => s_ba[18].CLK
CLOCK => s_ba[19].CLK
CLOCK => s_ba[20].CLK
CLOCK => s_ba[21].CLK
CLOCK => s_ba[22].CLK
CLOCK => s_ba[23].CLK
CLOCK => s_ba[24].CLK
CLOCK => s_ba[25].CLK
CLOCK => s_ba[26].CLK
CLOCK => s_ba[27].CLK
CLOCK => s_ba[28].CLK
CLOCK => s_ba[29].CLK
CLOCK => s_ba[30].CLK
CLOCK => s_ba[31].CLK
CLOCK => s_ab[0].CLK
CLOCK => s_ab[1].CLK
CLOCK => s_ab[2].CLK
CLOCK => s_ab[3].CLK
CLOCK => s_ab[4].CLK
CLOCK => s_ab[5].CLK
CLOCK => s_ab[6].CLK
CLOCK => s_ab[7].CLK
CLOCK => s_ab[8].CLK
CLOCK => s_ab[9].CLK
CLOCK => s_ab[10].CLK
CLOCK => s_ab[11].CLK
CLOCK => s_ab[12].CLK
CLOCK => s_ab[13].CLK
CLOCK => s_ab[14].CLK
CLOCK => s_ab[15].CLK
CLOCK => s_ab[16].CLK
CLOCK => s_ab[17].CLK
CLOCK => s_ab[18].CLK
CLOCK => s_ab[19].CLK
CLOCK => s_ab[20].CLK
CLOCK => s_ab[21].CLK
CLOCK => s_ab[22].CLK
CLOCK => s_ab[23].CLK
CLOCK => s_ab[24].CLK
CLOCK => s_ab[25].CLK
CLOCK => s_ab[26].CLK
CLOCK => s_ab[27].CLK
CLOCK => s_ab[28].CLK
CLOCK => s_ab[29].CLK
CLOCK => s_ab[30].CLK
CLOCK => s_ab[31].CLK
CLOCK => s_aa[0].CLK
CLOCK => s_aa[1].CLK
CLOCK => s_aa[2].CLK
CLOCK => s_aa[3].CLK
CLOCK => s_aa[4].CLK
CLOCK => s_aa[5].CLK
CLOCK => s_aa[6].CLK
CLOCK => s_aa[7].CLK
CLOCK => s_aa[8].CLK
CLOCK => s_aa[9].CLK
CLOCK => s_aa[10].CLK
CLOCK => s_aa[11].CLK
CLOCK => s_aa[12].CLK
CLOCK => s_aa[13].CLK
CLOCK => s_aa[14].CLK
CLOCK => s_aa[15].CLK
CLOCK => s_aa[16].CLK
CLOCK => s_aa[17].CLK
CLOCK => s_aa[18].CLK
CLOCK => s_aa[19].CLK
CLOCK => s_aa[20].CLK
CLOCK => s_aa[21].CLK
CLOCK => s_aa[22].CLK
CLOCK => s_aa[23].CLK
CLOCK => s_aa[24].CLK
CLOCK => s_aa[25].CLK
CLOCK => s_aa[26].CLK
CLOCK => s_aa[27].CLK
CLOCK => s_aa[28].CLK
CLOCK => s_aa[29].CLK
CLOCK => s_aa[30].CLK
CLOCK => s_aa[31].CLK
CLOCK => result_t_bb[8].CLK
CLOCK => result_t_bb[9].CLK
CLOCK => result_t_bb[10].CLK
CLOCK => result_t_bb[11].CLK
CLOCK => result_t_bb[12].CLK
CLOCK => result_t_bb[13].CLK
CLOCK => result_t_bb[14].CLK
CLOCK => result_t_bb[15].CLK
CLOCK => result_t_bb[16].CLK
CLOCK => result_t_bb[17].CLK
CLOCK => result_t_bb[18].CLK
CLOCK => result_t_bb[19].CLK
CLOCK => result_t_bb[20].CLK
CLOCK => result_t_bb[21].CLK
CLOCK => result_t_bb[22].CLK
CLOCK => result_t_bb[23].CLK
CLOCK => result_t_bb[24].CLK
CLOCK => result_t_bb[25].CLK
CLOCK => result_t_bb[26].CLK
CLOCK => result_t_bb[27].CLK
CLOCK => result_t_bb[28].CLK
CLOCK => result_t_bb[29].CLK
CLOCK => result_t_bb[30].CLK
CLOCK => result_t_bb[31].CLK
CLOCK => result_t_ba[8].CLK
CLOCK => result_t_ba[9].CLK
CLOCK => result_t_ba[10].CLK
CLOCK => result_t_ba[11].CLK
CLOCK => result_t_ba[12].CLK
CLOCK => result_t_ba[13].CLK
CLOCK => result_t_ba[14].CLK
CLOCK => result_t_ba[15].CLK
CLOCK => result_t_ba[16].CLK
CLOCK => result_t_ba[17].CLK
CLOCK => result_t_ba[18].CLK
CLOCK => result_t_ba[19].CLK
CLOCK => result_t_ba[20].CLK
CLOCK => result_t_ba[21].CLK
CLOCK => result_t_ba[22].CLK
CLOCK => result_t_ba[23].CLK
CLOCK => result_t_ba[24].CLK
CLOCK => result_t_ba[25].CLK
CLOCK => result_t_ba[26].CLK
CLOCK => result_t_ba[27].CLK
CLOCK => result_t_ba[28].CLK
CLOCK => result_t_ba[29].CLK
CLOCK => result_t_ba[30].CLK
CLOCK => result_t_ba[31].CLK
CLOCK => result_t_ab[8].CLK
CLOCK => result_t_ab[9].CLK
CLOCK => result_t_ab[10].CLK
CLOCK => result_t_ab[11].CLK
CLOCK => result_t_ab[12].CLK
CLOCK => result_t_ab[13].CLK
CLOCK => result_t_ab[14].CLK
CLOCK => result_t_ab[15].CLK
CLOCK => result_t_ab[16].CLK
CLOCK => result_t_ab[17].CLK
CLOCK => result_t_ab[18].CLK
CLOCK => result_t_ab[19].CLK
CLOCK => result_t_ab[20].CLK
CLOCK => result_t_ab[21].CLK
CLOCK => result_t_ab[22].CLK
CLOCK => result_t_ab[23].CLK
CLOCK => result_t_ab[24].CLK
CLOCK => result_t_ab[25].CLK
CLOCK => result_t_ab[26].CLK
CLOCK => result_t_ab[27].CLK
CLOCK => result_t_ab[28].CLK
CLOCK => result_t_ab[29].CLK
CLOCK => result_t_ab[30].CLK
CLOCK => result_t_ab[31].CLK
CLOCK => result_t_aa[8].CLK
CLOCK => result_t_aa[9].CLK
CLOCK => result_t_aa[10].CLK
CLOCK => result_t_aa[11].CLK
CLOCK => result_t_aa[12].CLK
CLOCK => result_t_aa[13].CLK
CLOCK => result_t_aa[14].CLK
CLOCK => result_t_aa[15].CLK
CLOCK => result_t_aa[16].CLK
CLOCK => result_t_aa[17].CLK
CLOCK => result_t_aa[18].CLK
CLOCK => result_t_aa[19].CLK
CLOCK => result_t_aa[20].CLK
CLOCK => result_t_aa[21].CLK
CLOCK => result_t_aa[22].CLK
CLOCK => result_t_aa[23].CLK
CLOCK => result_t_aa[24].CLK
CLOCK => result_t_aa[25].CLK
CLOCK => result_t_aa[26].CLK
CLOCK => result_t_aa[27].CLK
CLOCK => result_t_aa[28].CLK
CLOCK => result_t_aa[29].CLK
CLOCK => result_t_aa[30].CLK
CLOCK => result_t_aa[31].CLK
CLOCK => t_bb[0].CLK
CLOCK => t_bb[1].CLK
CLOCK => t_bb[2].CLK
CLOCK => t_bb[3].CLK
CLOCK => t_bb[4].CLK
CLOCK => t_bb[5].CLK
CLOCK => t_bb[6].CLK
CLOCK => t_bb[7].CLK
CLOCK => t_bb[8].CLK
CLOCK => t_bb[9].CLK
CLOCK => t_bb[10].CLK
CLOCK => t_bb[11].CLK
CLOCK => t_bb[12].CLK
CLOCK => t_bb[13].CLK
CLOCK => t_bb[14].CLK
CLOCK => t_bb[15].CLK
CLOCK => t_bb[16].CLK
CLOCK => t_bb[17].CLK
CLOCK => t_bb[18].CLK
CLOCK => t_bb[19].CLK
CLOCK => t_bb[20].CLK
CLOCK => t_bb[21].CLK
CLOCK => t_bb[22].CLK
CLOCK => t_bb[23].CLK
CLOCK => t_bb[24].CLK
CLOCK => t_bb[25].CLK
CLOCK => t_bb[26].CLK
CLOCK => t_bb[27].CLK
CLOCK => t_bb[28].CLK
CLOCK => t_bb[29].CLK
CLOCK => t_bb[30].CLK
CLOCK => t_bb[31].CLK
CLOCK => t_ba[0].CLK
CLOCK => t_ba[1].CLK
CLOCK => t_ba[2].CLK
CLOCK => t_ba[3].CLK
CLOCK => t_ba[4].CLK
CLOCK => t_ba[5].CLK
CLOCK => t_ba[6].CLK
CLOCK => t_ba[7].CLK
CLOCK => t_ba[8].CLK
CLOCK => t_ba[9].CLK
CLOCK => t_ba[10].CLK
CLOCK => t_ba[11].CLK
CLOCK => t_ba[12].CLK
CLOCK => t_ba[13].CLK
CLOCK => t_ba[14].CLK
CLOCK => t_ba[15].CLK
CLOCK => t_ba[16].CLK
CLOCK => t_ba[17].CLK
CLOCK => t_ba[18].CLK
CLOCK => t_ba[19].CLK
CLOCK => t_ba[20].CLK
CLOCK => t_ba[21].CLK
CLOCK => t_ba[22].CLK
CLOCK => t_ba[23].CLK
CLOCK => t_ba[24].CLK
CLOCK => t_ba[25].CLK
CLOCK => t_ba[26].CLK
CLOCK => t_ba[27].CLK
CLOCK => t_ba[28].CLK
CLOCK => t_ba[29].CLK
CLOCK => t_ba[30].CLK
CLOCK => t_ba[31].CLK
CLOCK => t_ab[0].CLK
CLOCK => t_ab[1].CLK
CLOCK => t_ab[2].CLK
CLOCK => t_ab[3].CLK
CLOCK => t_ab[4].CLK
CLOCK => t_ab[5].CLK
CLOCK => t_ab[6].CLK
CLOCK => t_ab[7].CLK
CLOCK => t_ab[8].CLK
CLOCK => t_ab[9].CLK
CLOCK => t_ab[10].CLK
CLOCK => t_ab[11].CLK
CLOCK => t_ab[12].CLK
CLOCK => t_ab[13].CLK
CLOCK => t_ab[14].CLK
CLOCK => t_ab[15].CLK
CLOCK => t_ab[16].CLK
CLOCK => t_ab[17].CLK
CLOCK => t_ab[18].CLK
CLOCK => t_ab[19].CLK
CLOCK => t_ab[20].CLK
CLOCK => t_ab[21].CLK
CLOCK => t_ab[22].CLK
CLOCK => t_ab[23].CLK
CLOCK => t_ab[24].CLK
CLOCK => t_ab[25].CLK
CLOCK => t_ab[26].CLK
CLOCK => t_ab[27].CLK
CLOCK => t_ab[28].CLK
CLOCK => t_ab[29].CLK
CLOCK => t_ab[30].CLK
CLOCK => t_ab[31].CLK
CLOCK => t_aa[0].CLK
CLOCK => t_aa[1].CLK
CLOCK => t_aa[2].CLK
CLOCK => t_aa[3].CLK
CLOCK => t_aa[4].CLK
CLOCK => t_aa[5].CLK
CLOCK => t_aa[6].CLK
CLOCK => t_aa[7].CLK
CLOCK => t_aa[8].CLK
CLOCK => t_aa[9].CLK
CLOCK => t_aa[10].CLK
CLOCK => t_aa[11].CLK
CLOCK => t_aa[12].CLK
CLOCK => t_aa[13].CLK
CLOCK => t_aa[14].CLK
CLOCK => t_aa[15].CLK
CLOCK => t_aa[16].CLK
CLOCK => t_aa[17].CLK
CLOCK => t_aa[18].CLK
CLOCK => t_aa[19].CLK
CLOCK => t_aa[20].CLK
CLOCK => t_aa[21].CLK
CLOCK => t_aa[22].CLK
CLOCK => t_aa[23].CLK
CLOCK => t_aa[24].CLK
CLOCK => t_aa[25].CLK
CLOCK => t_aa[26].CLK
CLOCK => t_aa[27].CLK
CLOCK => t_aa[28].CLK
CLOCK => t_aa[29].CLK
CLOCK => t_aa[30].CLK
CLOCK => t_aa[31].CLK
CLOCK => c_pair_count[0].CLK
CLOCK => c_pair_count[1].CLK
CLOCK => c_pair_count[2].CLK
CLOCK => c_pair_count[3].CLK
CLOCK => c_pair_count[4].CLK
CLOCK => c_pair[0].CLK
CLOCK => c_pair[1].CLK
CLOCK => c_pair[2].CLK
CLOCK => c_pair[3].CLK
CLOCK => c_pair[4].CLK
CLOCK => writeout[0].CLK
CLOCK => writeout[1].CLK
CLOCK => writeout[2].CLK
CLOCK => writeout[3].CLK
CLOCK => writeout[4].CLK
CLOCK => writeout[5].CLK
CLOCK => last_multiplication_out.CLK
CLOCK => compute_end_out[0].CLK
CLOCK => compute_end_out[1].CLK
CLOCK => stage_c_out[0].CLK
CLOCK => stage_c_out[1].CLK
CLOCK => stage_b_out[0].CLK
CLOCK => stage_b_out[1].CLK
CLOCK => stage_a_out[0].CLK
CLOCK => stage_a_out[1].CLK
CLOCK => t_read_cycle[0].CLK
CLOCK => t_read_cycle[1].CLK
CLOCK => t_read_cycle[2].CLK
CLOCK => t_read_cycle[3].CLK
CLOCK => out2[0].CLK
CLOCK => out2[1].CLK
CLOCK => out2[2].CLK
CLOCK => out1_first.CLK
CLOCK => last_multiplication.CLK
CLOCK => compute_end[0].CLK
CLOCK => compute_end[1].CLK
CLOCK => stage_c[0].CLK
CLOCK => stage_c[1].CLK
CLOCK => stage_b[0].CLK
CLOCK => stage_b[1].CLK
CLOCK => stage_a[0].CLK
CLOCK => stage_a[1].CLK
CLOCK => T_end.CLK
CLOCK => sp_read_cycle[0].CLK
CLOCK => sp_read_cycle[1].CLK
CLOCK => sp_read_cycle[2].CLK
CLOCK => sp_read_cycle[3].CLK
CLOCK => leadT[0].CLK
CLOCK => leadT[1].CLK
CLOCK => leadT[2].CLK
CLOCK => start_T.CLK
CLOCK => writes[0].CLK
CLOCK => writes[1].CLK
CLOCK => reads_writes[0].CLK
CLOCK => reads_writes[1].CLK
CLOCK => reads_writes[2].CLK
CLOCK => reads_writes[3].CLK
CLOCK => reads_writes[4].CLK
CLOCK => reads_writes[5].CLK
CLOCK => reads[0].CLK
CLOCK => reads[1].CLK
CLOCK => toggle.CLK
CLOCK => write_flagUV.CLK
CLOCK => write_flagY.CLK
CLOCK => read_flagUV.CLK
CLOCK => read_flagY.CLK
CLOCK => m2_done~reg0.CLK
CLOCK => counterR_wuv[0].CLK
CLOCK => counterR_wuv[1].CLK
CLOCK => counterR_wuv[2].CLK
CLOCK => counterR_wuv[3].CLK
CLOCK => counterR_wuv[4].CLK
CLOCK => counterC_wuv[0].CLK
CLOCK => counterC_wuv[1].CLK
CLOCK => counterC_wuv[2].CLK
CLOCK => counterC_wuv[3].CLK
CLOCK => counterC_wuv[4].CLK
CLOCK => counterM_wuv[0].CLK
CLOCK => counterM_wuv[1].CLK
CLOCK => counterM_wuv[2].CLK
CLOCK => counterM_wuv[3].CLK
CLOCK => counterM_wuv[4].CLK
CLOCK => counterR_ruv[0].CLK
CLOCK => counterR_ruv[1].CLK
CLOCK => counterR_ruv[2].CLK
CLOCK => counterR_ruv[3].CLK
CLOCK => counterR_ruv[4].CLK
CLOCK => counterC_ruv[0].CLK
CLOCK => counterC_ruv[1].CLK
CLOCK => counterC_ruv[2].CLK
CLOCK => counterC_ruv[3].CLK
CLOCK => counterC_ruv[4].CLK
CLOCK => counterM_ruv[0].CLK
CLOCK => counterM_ruv[1].CLK
CLOCK => counterM_ruv[2].CLK
CLOCK => counterM_ruv[3].CLK
CLOCK => counterM_ruv[4].CLK
CLOCK => counterM_ruv[5].CLK
CLOCK => counterR_wy[0].CLK
CLOCK => counterR_wy[1].CLK
CLOCK => counterR_wy[2].CLK
CLOCK => counterR_wy[3].CLK
CLOCK => counterR_wy[4].CLK
CLOCK => counterC_wy[0].CLK
CLOCK => counterC_wy[1].CLK
CLOCK => counterC_wy[2].CLK
CLOCK => counterC_wy[3].CLK
CLOCK => counterC_wy[4].CLK
CLOCK => counterC_wy[5].CLK
CLOCK => counterM_wy[0].CLK
CLOCK => counterM_wy[1].CLK
CLOCK => counterM_wy[2].CLK
CLOCK => counterM_wy[3].CLK
CLOCK => counterM_wy[4].CLK
CLOCK => counterR_ry[0].CLK
CLOCK => counterR_ry[1].CLK
CLOCK => counterR_ry[2].CLK
CLOCK => counterR_ry[3].CLK
CLOCK => counterR_ry[4].CLK
CLOCK => counterC_ry[0].CLK
CLOCK => counterC_ry[1].CLK
CLOCK => counterC_ry[2].CLK
CLOCK => counterC_ry[3].CLK
CLOCK => counterC_ry[4].CLK
CLOCK => counterC_ry[5].CLK
CLOCK => counterM_ry[0].CLK
CLOCK => counterM_ry[1].CLK
CLOCK => counterM_ry[2].CLK
CLOCK => counterM_ry[3].CLK
CLOCK => counterM_ry[4].CLK
CLOCK => counterM_ry[5].CLK
CLOCK => y_done.CLK
CLOCK => read_y_done.CLK
CLOCK => m2_state~16.DATAIN
Resetn => m2_done~reg0.ACLR
Resetn => counterR_wuv[0].ACLR
Resetn => counterR_wuv[1].ACLR
Resetn => counterR_wuv[2].ACLR
Resetn => counterR_wuv[3].ACLR
Resetn => counterR_wuv[4].ACLR
Resetn => counterC_wuv[0].ACLR
Resetn => counterC_wuv[1].ACLR
Resetn => counterC_wuv[2].ACLR
Resetn => counterC_wuv[3].ACLR
Resetn => counterC_wuv[4].ACLR
Resetn => counterM_wuv[0].ACLR
Resetn => counterM_wuv[1].ACLR
Resetn => counterM_wuv[2].ACLR
Resetn => counterM_wuv[3].ACLR
Resetn => counterM_wuv[4].ACLR
Resetn => counterR_ruv[0].ACLR
Resetn => counterR_ruv[1].ACLR
Resetn => counterR_ruv[2].ACLR
Resetn => counterR_ruv[3].ACLR
Resetn => counterR_ruv[4].ACLR
Resetn => counterC_ruv[0].ACLR
Resetn => counterC_ruv[1].ACLR
Resetn => counterC_ruv[2].ACLR
Resetn => counterC_ruv[3].ACLR
Resetn => counterC_ruv[4].ACLR
Resetn => counterM_ruv[0].ACLR
Resetn => counterM_ruv[1].ACLR
Resetn => counterM_ruv[2].ACLR
Resetn => counterM_ruv[3].ACLR
Resetn => counterM_ruv[4].ACLR
Resetn => counterM_ruv[5].ACLR
Resetn => counterR_wy[0].ACLR
Resetn => counterR_wy[1].ACLR
Resetn => counterR_wy[2].ACLR
Resetn => counterR_wy[3].ACLR
Resetn => counterR_wy[4].ACLR
Resetn => counterC_wy[0].ACLR
Resetn => counterC_wy[1].ACLR
Resetn => counterC_wy[2].ACLR
Resetn => counterC_wy[3].ACLR
Resetn => counterC_wy[4].ACLR
Resetn => counterC_wy[5].ACLR
Resetn => counterM_wy[0].ACLR
Resetn => counterM_wy[1].ACLR
Resetn => counterM_wy[2].ACLR
Resetn => counterM_wy[3].ACLR
Resetn => counterM_wy[4].ACLR
Resetn => counterR_ry[0].ACLR
Resetn => counterR_ry[1].ACLR
Resetn => counterR_ry[2].ACLR
Resetn => counterR_ry[3].ACLR
Resetn => counterR_ry[4].ACLR
Resetn => counterC_ry[0].ACLR
Resetn => counterC_ry[1].ACLR
Resetn => counterC_ry[2].ACLR
Resetn => counterC_ry[3].ACLR
Resetn => counterC_ry[4].ACLR
Resetn => counterC_ry[5].ACLR
Resetn => counterM_ry[0].ACLR
Resetn => counterM_ry[1].ACLR
Resetn => counterM_ry[2].ACLR
Resetn => counterM_ry[3].ACLR
Resetn => counterM_ry[4].ACLR
Resetn => counterM_ry[5].ACLR
Resetn => y_done.ACLR
Resetn => read_y_done.ACLR
Resetn => m2_state~18.DATAIN
Resetn => read_flagY.ENA
Resetn => read_flagUV.ENA
Resetn => write_flagY.ENA
Resetn => write_flagUV.ENA
Resetn => toggle.ENA
Resetn => reads[1].ENA
Resetn => reads[0].ENA
Resetn => reads_writes[5].ENA
Resetn => reads_writes[4].ENA
Resetn => reads_writes[3].ENA
Resetn => reads_writes[2].ENA
Resetn => reads_writes[1].ENA
Resetn => reads_writes[0].ENA
Resetn => writes[1].ENA
Resetn => writes[0].ENA
Resetn => start_T.ENA
Resetn => leadT[2].ENA
Resetn => leadT[1].ENA
Resetn => leadT[0].ENA
Resetn => sp_read_cycle[3].ENA
Resetn => sp_read_cycle[2].ENA
Resetn => sp_read_cycle[1].ENA
Resetn => sp_read_cycle[0].ENA
Resetn => T_end.ENA
Resetn => stage_a[1].ENA
Resetn => stage_a[0].ENA
Resetn => stage_b[1].ENA
Resetn => stage_b[0].ENA
Resetn => stage_c[1].ENA
Resetn => stage_c[0].ENA
Resetn => compute_end[1].ENA
Resetn => compute_end[0].ENA
Resetn => last_multiplication.ENA
Resetn => out1_first.ENA
Resetn => out2[2].ENA
Resetn => out2[1].ENA
Resetn => out2[0].ENA
Resetn => t_read_cycle[3].ENA
Resetn => t_read_cycle[2].ENA
Resetn => t_read_cycle[1].ENA
Resetn => t_read_cycle[0].ENA
Resetn => stage_a_out[1].ENA
Resetn => stage_a_out[0].ENA
Resetn => stage_b_out[1].ENA
Resetn => stage_b_out[0].ENA
Resetn => stage_c_out[1].ENA
Resetn => stage_c_out[0].ENA
Resetn => compute_end_out[1].ENA
Resetn => compute_end_out[0].ENA
Resetn => last_multiplication_out.ENA
Resetn => writeout[5].ENA
Resetn => writeout[4].ENA
Resetn => writeout[3].ENA
Resetn => writeout[2].ENA
Resetn => writeout[1].ENA
Resetn => writeout[0].ENA
Resetn => c_pair[4].ENA
Resetn => c_pair[3].ENA
Resetn => c_pair[2].ENA
Resetn => c_pair[1].ENA
Resetn => c_pair[0].ENA
Resetn => c_pair_count[4].ENA
Resetn => c_pair_count[3].ENA
Resetn => c_pair_count[2].ENA
Resetn => c_pair_count[1].ENA
Resetn => c_pair_count[0].ENA
Resetn => t_aa[31].ENA
Resetn => t_aa[30].ENA
Resetn => t_aa[29].ENA
Resetn => t_aa[28].ENA
Resetn => t_aa[27].ENA
Resetn => t_aa[26].ENA
Resetn => t_aa[25].ENA
Resetn => t_aa[24].ENA
Resetn => t_aa[23].ENA
Resetn => t_aa[22].ENA
Resetn => t_aa[21].ENA
Resetn => t_aa[20].ENA
Resetn => t_aa[19].ENA
Resetn => t_aa[18].ENA
Resetn => t_aa[17].ENA
Resetn => t_aa[16].ENA
Resetn => t_aa[15].ENA
Resetn => t_aa[14].ENA
Resetn => t_aa[13].ENA
Resetn => t_aa[12].ENA
Resetn => t_aa[11].ENA
Resetn => t_aa[10].ENA
Resetn => t_aa[9].ENA
Resetn => t_aa[8].ENA
Resetn => t_aa[7].ENA
Resetn => t_aa[6].ENA
Resetn => t_aa[5].ENA
Resetn => t_aa[4].ENA
Resetn => t_aa[3].ENA
Resetn => t_aa[2].ENA
Resetn => t_aa[1].ENA
Resetn => t_aa[0].ENA
Resetn => t_ab[31].ENA
Resetn => t_ab[30].ENA
Resetn => t_ab[29].ENA
Resetn => t_ab[28].ENA
Resetn => t_ab[27].ENA
Resetn => t_ab[26].ENA
Resetn => t_ab[25].ENA
Resetn => t_ab[24].ENA
Resetn => t_ab[23].ENA
Resetn => t_ab[22].ENA
Resetn => t_ab[21].ENA
Resetn => t_ab[20].ENA
Resetn => t_ab[19].ENA
Resetn => t_ab[18].ENA
Resetn => t_ab[17].ENA
Resetn => t_ab[16].ENA
Resetn => t_ab[15].ENA
Resetn => t_ab[14].ENA
Resetn => t_ab[13].ENA
Resetn => t_ab[12].ENA
Resetn => t_ab[11].ENA
Resetn => t_ab[10].ENA
Resetn => t_ab[9].ENA
Resetn => t_ab[8].ENA
Resetn => t_ab[7].ENA
Resetn => t_ab[6].ENA
Resetn => t_ab[5].ENA
Resetn => t_ab[4].ENA
Resetn => t_ab[3].ENA
Resetn => t_ab[2].ENA
Resetn => t_ab[1].ENA
Resetn => t_ab[0].ENA
Resetn => t_ba[31].ENA
Resetn => t_ba[30].ENA
Resetn => t_ba[29].ENA
Resetn => t_ba[28].ENA
Resetn => t_ba[27].ENA
Resetn => t_ba[26].ENA
Resetn => t_ba[25].ENA
Resetn => t_ba[24].ENA
Resetn => t_ba[23].ENA
Resetn => t_ba[22].ENA
Resetn => t_ba[21].ENA
Resetn => t_ba[20].ENA
Resetn => t_ba[19].ENA
Resetn => t_ba[18].ENA
Resetn => t_ba[17].ENA
Resetn => t_ba[16].ENA
Resetn => t_ba[15].ENA
Resetn => t_ba[14].ENA
Resetn => t_ba[13].ENA
Resetn => t_ba[12].ENA
Resetn => t_ba[11].ENA
Resetn => t_ba[10].ENA
Resetn => t_ba[9].ENA
Resetn => t_ba[8].ENA
Resetn => t_ba[7].ENA
Resetn => t_ba[6].ENA
Resetn => t_ba[5].ENA
Resetn => t_ba[4].ENA
Resetn => t_ba[3].ENA
Resetn => t_ba[2].ENA
Resetn => t_ba[1].ENA
Resetn => t_ba[0].ENA
Resetn => t_bb[31].ENA
Resetn => t_bb[30].ENA
Resetn => t_bb[29].ENA
Resetn => t_bb[28].ENA
Resetn => t_bb[27].ENA
Resetn => t_bb[26].ENA
Resetn => t_bb[25].ENA
Resetn => t_bb[24].ENA
Resetn => t_bb[23].ENA
Resetn => t_bb[22].ENA
Resetn => t_bb[21].ENA
Resetn => t_bb[20].ENA
Resetn => t_bb[19].ENA
Resetn => t_bb[18].ENA
Resetn => t_bb[17].ENA
Resetn => t_bb[16].ENA
Resetn => t_bb[15].ENA
Resetn => t_bb[14].ENA
Resetn => t_bb[13].ENA
Resetn => t_bb[12].ENA
Resetn => t_bb[11].ENA
Resetn => t_bb[10].ENA
Resetn => t_bb[9].ENA
Resetn => t_bb[8].ENA
Resetn => t_bb[7].ENA
Resetn => t_bb[6].ENA
Resetn => t_bb[5].ENA
Resetn => t_bb[4].ENA
Resetn => t_bb[3].ENA
Resetn => t_bb[2].ENA
Resetn => t_bb[1].ENA
Resetn => t_bb[0].ENA
Resetn => result_t_aa[31].ENA
Resetn => result_t_aa[30].ENA
Resetn => result_t_aa[29].ENA
Resetn => result_t_aa[28].ENA
Resetn => result_t_aa[27].ENA
Resetn => result_t_aa[26].ENA
Resetn => result_t_aa[25].ENA
Resetn => result_t_aa[24].ENA
Resetn => result_t_aa[23].ENA
Resetn => result_t_aa[22].ENA
Resetn => result_t_aa[21].ENA
Resetn => result_t_aa[20].ENA
Resetn => result_t_aa[19].ENA
Resetn => result_t_aa[18].ENA
Resetn => result_t_aa[17].ENA
Resetn => result_t_aa[16].ENA
Resetn => result_t_aa[15].ENA
Resetn => result_t_aa[14].ENA
Resetn => result_t_aa[13].ENA
Resetn => result_t_aa[12].ENA
Resetn => result_t_aa[11].ENA
Resetn => result_t_aa[10].ENA
Resetn => result_t_aa[9].ENA
Resetn => result_t_aa[8].ENA
Resetn => result_t_ab[31].ENA
Resetn => result_t_ab[30].ENA
Resetn => result_t_ab[29].ENA
Resetn => result_t_ab[28].ENA
Resetn => result_t_ab[27].ENA
Resetn => result_t_ab[26].ENA
Resetn => result_t_ab[25].ENA
Resetn => result_t_ab[24].ENA
Resetn => result_t_ab[23].ENA
Resetn => result_t_ab[22].ENA
Resetn => result_t_ab[21].ENA
Resetn => result_t_ab[20].ENA
Resetn => result_t_ab[19].ENA
Resetn => result_t_ab[18].ENA
Resetn => result_t_ab[17].ENA
Resetn => result_t_ab[16].ENA
Resetn => result_t_ab[15].ENA
Resetn => result_t_ab[14].ENA
Resetn => result_t_ab[13].ENA
Resetn => result_t_ab[12].ENA
Resetn => result_t_ab[11].ENA
Resetn => result_t_ab[10].ENA
Resetn => result_t_ab[9].ENA
Resetn => result_t_ab[8].ENA
Resetn => result_t_ba[31].ENA
Resetn => result_t_ba[30].ENA
Resetn => result_t_ba[29].ENA
Resetn => result_t_ba[28].ENA
Resetn => result_t_ba[27].ENA
Resetn => result_t_ba[26].ENA
Resetn => result_t_ba[25].ENA
Resetn => result_t_ba[24].ENA
Resetn => result_t_ba[23].ENA
Resetn => result_t_ba[22].ENA
Resetn => result_t_ba[21].ENA
Resetn => result_t_ba[20].ENA
Resetn => result_t_ba[19].ENA
Resetn => result_t_ba[18].ENA
Resetn => result_t_ba[17].ENA
Resetn => result_t_ba[16].ENA
Resetn => result_t_ba[15].ENA
Resetn => result_t_ba[14].ENA
Resetn => result_t_ba[13].ENA
Resetn => result_t_ba[12].ENA
Resetn => result_t_ba[11].ENA
Resetn => result_t_ba[10].ENA
Resetn => result_t_ba[9].ENA
Resetn => result_t_ba[8].ENA
Resetn => result_t_bb[31].ENA
Resetn => result_t_bb[30].ENA
Resetn => result_t_bb[29].ENA
Resetn => result_t_bb[28].ENA
Resetn => result_t_bb[27].ENA
Resetn => result_t_bb[26].ENA
Resetn => result_t_bb[25].ENA
Resetn => result_t_bb[24].ENA
Resetn => result_t_bb[23].ENA
Resetn => result_t_bb[22].ENA
Resetn => result_t_bb[21].ENA
Resetn => result_t_bb[20].ENA
Resetn => result_t_bb[19].ENA
Resetn => result_t_bb[18].ENA
Resetn => result_t_bb[17].ENA
Resetn => result_t_bb[16].ENA
Resetn => result_t_bb[15].ENA
Resetn => result_t_bb[14].ENA
Resetn => result_t_bb[13].ENA
Resetn => result_t_bb[12].ENA
Resetn => result_t_bb[11].ENA
Resetn => result_t_bb[10].ENA
Resetn => result_t_bb[9].ENA
Resetn => dp2_write_data_b[0]~reg0.ENA
Resetn => result_t_bb[8].ENA
Resetn => s_aa[31].ENA
Resetn => s_aa[30].ENA
Resetn => s_aa[29].ENA
Resetn => s_aa[28].ENA
Resetn => s_aa[27].ENA
Resetn => s_aa[26].ENA
Resetn => s_aa[25].ENA
Resetn => s_aa[24].ENA
Resetn => s_aa[23].ENA
Resetn => s_aa[22].ENA
Resetn => s_aa[21].ENA
Resetn => s_aa[20].ENA
Resetn => s_aa[19].ENA
Resetn => s_aa[18].ENA
Resetn => s_aa[17].ENA
Resetn => s_aa[16].ENA
Resetn => s_aa[15].ENA
Resetn => s_aa[14].ENA
Resetn => s_aa[13].ENA
Resetn => s_aa[12].ENA
Resetn => s_aa[11].ENA
Resetn => s_aa[10].ENA
Resetn => s_aa[9].ENA
Resetn => s_aa[8].ENA
Resetn => s_aa[7].ENA
Resetn => s_aa[6].ENA
Resetn => s_aa[5].ENA
Resetn => s_aa[4].ENA
Resetn => s_aa[3].ENA
Resetn => s_aa[2].ENA
Resetn => s_aa[1].ENA
Resetn => s_aa[0].ENA
Resetn => s_ab[31].ENA
Resetn => s_ab[30].ENA
Resetn => s_ab[29].ENA
Resetn => s_ab[28].ENA
Resetn => s_ab[27].ENA
Resetn => s_ab[26].ENA
Resetn => s_ab[25].ENA
Resetn => s_ab[24].ENA
Resetn => s_ab[23].ENA
Resetn => s_ab[22].ENA
Resetn => s_ab[21].ENA
Resetn => s_ab[20].ENA
Resetn => s_ab[19].ENA
Resetn => s_ab[18].ENA
Resetn => s_ab[17].ENA
Resetn => s_ab[16].ENA
Resetn => s_ab[15].ENA
Resetn => s_ab[14].ENA
Resetn => s_ab[13].ENA
Resetn => s_ab[12].ENA
Resetn => s_ab[11].ENA
Resetn => s_ab[10].ENA
Resetn => s_ab[9].ENA
Resetn => s_ab[8].ENA
Resetn => s_ab[7].ENA
Resetn => s_ab[6].ENA
Resetn => s_ab[5].ENA
Resetn => s_ab[4].ENA
Resetn => s_ab[3].ENA
Resetn => s_ab[2].ENA
Resetn => s_ab[1].ENA
Resetn => s_ab[0].ENA
Resetn => s_ba[31].ENA
Resetn => s_ba[30].ENA
Resetn => s_ba[29].ENA
Resetn => s_ba[28].ENA
Resetn => s_ba[27].ENA
Resetn => s_ba[26].ENA
Resetn => s_ba[25].ENA
Resetn => s_ba[24].ENA
Resetn => s_ba[23].ENA
Resetn => s_ba[22].ENA
Resetn => s_ba[21].ENA
Resetn => s_ba[20].ENA
Resetn => s_ba[19].ENA
Resetn => s_ba[18].ENA
Resetn => s_ba[17].ENA
Resetn => s_ba[16].ENA
Resetn => s_ba[15].ENA
Resetn => s_ba[14].ENA
Resetn => s_ba[13].ENA
Resetn => s_ba[12].ENA
Resetn => s_ba[11].ENA
Resetn => s_ba[10].ENA
Resetn => s_ba[9].ENA
Resetn => s_ba[8].ENA
Resetn => s_ba[7].ENA
Resetn => s_ba[6].ENA
Resetn => s_ba[5].ENA
Resetn => s_ba[4].ENA
Resetn => s_ba[3].ENA
Resetn => s_ba[2].ENA
Resetn => s_ba[1].ENA
Resetn => s_ba[0].ENA
Resetn => s_bb[31].ENA
Resetn => s_bb[30].ENA
Resetn => s_bb[29].ENA
Resetn => s_bb[28].ENA
Resetn => s_bb[27].ENA
Resetn => s_bb[26].ENA
Resetn => s_bb[25].ENA
Resetn => s_bb[24].ENA
Resetn => s_bb[23].ENA
Resetn => s_bb[22].ENA
Resetn => s_bb[21].ENA
Resetn => s_bb[20].ENA
Resetn => s_bb[19].ENA
Resetn => s_bb[18].ENA
Resetn => s_bb[17].ENA
Resetn => s_bb[16].ENA
Resetn => s_bb[15].ENA
Resetn => s_bb[14].ENA
Resetn => s_bb[13].ENA
Resetn => s_bb[12].ENA
Resetn => s_bb[11].ENA
Resetn => s_bb[10].ENA
Resetn => s_bb[9].ENA
Resetn => s_bb[8].ENA
Resetn => s_bb[7].ENA
Resetn => s_bb[6].ENA
Resetn => s_bb[5].ENA
Resetn => s_bb[4].ENA
Resetn => s_bb[3].ENA
Resetn => s_bb[2].ENA
Resetn => s_bb[1].ENA
Resetn => s_bb[0].ENA
Resetn => result_s_aa[31].ENA
Resetn => result_s_aa[30].ENA
Resetn => result_s_aa[29].ENA
Resetn => result_s_aa[28].ENA
Resetn => result_s_aa[27].ENA
Resetn => result_s_aa[26].ENA
Resetn => result_s_aa[25].ENA
Resetn => result_s_aa[24].ENA
Resetn => result_s_aa[23].ENA
Resetn => result_s_aa[22].ENA
Resetn => result_s_aa[21].ENA
Resetn => result_s_aa[20].ENA
Resetn => result_s_aa[19].ENA
Resetn => result_s_aa[18].ENA
Resetn => result_s_aa[17].ENA
Resetn => result_s_aa[16].ENA
Resetn => result_s_aa[15].ENA
Resetn => result_s_aa[14].ENA
Resetn => result_s_aa[13].ENA
Resetn => result_s_aa[12].ENA
Resetn => result_s_aa[11].ENA
Resetn => result_s_aa[10].ENA
Resetn => result_s_aa[9].ENA
Resetn => result_s_aa[8].ENA
Resetn => result_s_aa[7].ENA
Resetn => result_s_aa[6].ENA
Resetn => result_s_aa[5].ENA
Resetn => result_s_aa[4].ENA
Resetn => result_s_aa[3].ENA
Resetn => result_s_aa[2].ENA
Resetn => result_s_aa[1].ENA
Resetn => result_s_aa[0].ENA
Resetn => result_s_ab[31].ENA
Resetn => result_s_ab[30].ENA
Resetn => result_s_ab[29].ENA
Resetn => result_s_ab[28].ENA
Resetn => result_s_ab[27].ENA
Resetn => result_s_ab[26].ENA
Resetn => result_s_ab[25].ENA
Resetn => result_s_ab[24].ENA
Resetn => result_s_ab[23].ENA
Resetn => result_s_ab[22].ENA
Resetn => result_s_ab[21].ENA
Resetn => result_s_ab[20].ENA
Resetn => result_s_ab[19].ENA
Resetn => result_s_ab[18].ENA
Resetn => result_s_ab[17].ENA
Resetn => result_s_ab[16].ENA
Resetn => result_s_ab[15].ENA
Resetn => result_s_ab[14].ENA
Resetn => result_s_ab[13].ENA
Resetn => result_s_ab[12].ENA
Resetn => result_s_ab[11].ENA
Resetn => result_s_ab[10].ENA
Resetn => result_s_ab[9].ENA
Resetn => result_s_ab[8].ENA
Resetn => result_s_ab[7].ENA
Resetn => result_s_ab[6].ENA
Resetn => result_s_ab[5].ENA
Resetn => result_s_ab[4].ENA
Resetn => result_s_ab[3].ENA
Resetn => result_s_ab[2].ENA
Resetn => result_s_ab[1].ENA
Resetn => result_s_ab[0].ENA
Resetn => result_s_ba[31].ENA
Resetn => result_s_ba[30].ENA
Resetn => result_s_ba[29].ENA
Resetn => result_s_ba[28].ENA
Resetn => result_s_ba[27].ENA
Resetn => result_s_ba[26].ENA
Resetn => result_s_ba[25].ENA
Resetn => result_s_ba[24].ENA
Resetn => result_s_ba[23].ENA
Resetn => result_s_ba[22].ENA
Resetn => result_s_ba[21].ENA
Resetn => result_s_ba[20].ENA
Resetn => result_s_ba[19].ENA
Resetn => result_s_ba[18].ENA
Resetn => result_s_ba[17].ENA
Resetn => result_s_ba[16].ENA
Resetn => result_s_ba[15].ENA
Resetn => result_s_ba[14].ENA
Resetn => result_s_ba[13].ENA
Resetn => result_s_ba[12].ENA
Resetn => result_s_ba[11].ENA
Resetn => result_s_ba[10].ENA
Resetn => result_s_ba[9].ENA
Resetn => result_s_ba[8].ENA
Resetn => result_s_ba[7].ENA
Resetn => result_s_ba[6].ENA
Resetn => result_s_ba[5].ENA
Resetn => result_s_ba[4].ENA
Resetn => result_s_ba[3].ENA
Resetn => result_s_ba[2].ENA
Resetn => result_s_ba[1].ENA
Resetn => result_s_ba[0].ENA
Resetn => result_s_bb[31].ENA
Resetn => result_s_bb[30].ENA
Resetn => result_s_bb[29].ENA
Resetn => result_s_bb[28].ENA
Resetn => result_s_bb[27].ENA
Resetn => result_s_bb[26].ENA
Resetn => result_s_bb[25].ENA
Resetn => result_s_bb[24].ENA
Resetn => result_s_bb[23].ENA
Resetn => result_s_bb[22].ENA
Resetn => result_s_bb[21].ENA
Resetn => result_s_bb[20].ENA
Resetn => result_s_bb[19].ENA
Resetn => result_s_bb[18].ENA
Resetn => result_s_bb[17].ENA
Resetn => result_s_bb[16].ENA
Resetn => result_s_bb[15].ENA
Resetn => result_s_bb[14].ENA
Resetn => result_s_bb[13].ENA
Resetn => result_s_bb[12].ENA
Resetn => result_s_bb[11].ENA
Resetn => result_s_bb[10].ENA
Resetn => result_s_bb[9].ENA
Resetn => result_s_bb[8].ENA
Resetn => result_s_bb[7].ENA
Resetn => result_s_bb[6].ENA
Resetn => result_s_bb[5].ENA
Resetn => result_s_bb[4].ENA
Resetn => result_s_bb[3].ENA
Resetn => result_s_bb[2].ENA
Resetn => result_s_bb[1].ENA
Resetn => result_s_bb[0].ENA
Resetn => s_prime_adr[6].ENA
Resetn => s_prime_adr[5].ENA
Resetn => s_prime_adr[4].ENA
Resetn => s_prime_adr[3].ENA
Resetn => s_prime_adr[2].ENA
Resetn => s_prime_adr[1].ENA
Resetn => s_prime_adr[0].ENA
Resetn => sp_adrb[6].ENA
Resetn => sp_adrb[5].ENA
Resetn => sp_adrb[4].ENA
Resetn => sp_adrb[3].ENA
Resetn => sp_adrb[2].ENA
Resetn => sp_adrb[1].ENA
Resetn => sp_adrb[0].ENA
Resetn => ta_adr[6].ENA
Resetn => ta_adr[5].ENA
Resetn => ta_adr[4].ENA
Resetn => ta_adr[3].ENA
Resetn => ta_adr[2].ENA
Resetn => ta_adr[1].ENA
Resetn => ta_adr[0].ENA
Resetn => tb_adr[6].ENA
Resetn => tb_adr[5].ENA
Resetn => tb_adr[4].ENA
Resetn => tb_adr[3].ENA
Resetn => tb_adr[2].ENA
Resetn => tb_adr[1].ENA
Resetn => tb_adr[0].ENA
Resetn => sa_adr[6].ENA
Resetn => sa_adr[5].ENA
Resetn => sa_adr[4].ENA
Resetn => sa_adr[3].ENA
Resetn => sa_adr[2].ENA
Resetn => sa_adr[1].ENA
Resetn => sa_adr[0].ENA
Resetn => sb_adr[6].ENA
Resetn => sb_adr[5].ENA
Resetn => sb_adr[4].ENA
Resetn => sb_adr[3].ENA
Resetn => sb_adr[2].ENA
Resetn => sb_adr[1].ENA
Resetn => sb_adr[0].ENA
Resetn => SRAM_we_enable~reg0.ENA
Resetn => dp0_enable_a~reg0.ENA
Resetn => dp0_enable_b~reg0.ENA
Resetn => dp1_enable_a~reg0.ENA
Resetn => dp1_enable_b~reg0.ENA
Resetn => dp2_enable_a~reg0.ENA
Resetn => dp2_enable_b~reg0.ENA
Resetn => t_computations[11].ENA
Resetn => t_computations[10].ENA
Resetn => t_computations[9].ENA
Resetn => t_computations[8].ENA
Resetn => t_computations[7].ENA
Resetn => t_computations[6].ENA
Resetn => t_computations[5].ENA
Resetn => t_computations[4].ENA
Resetn => t_computations[3].ENA
Resetn => t_computations[2].ENA
Resetn => t_computations[1].ENA
Resetn => t_computations[0].ENA
Resetn => SRAM_write_data[15]~reg0.ENA
Resetn => SRAM_write_data[14]~reg0.ENA
Resetn => SRAM_write_data[13]~reg0.ENA
Resetn => SRAM_write_data[12]~reg0.ENA
Resetn => SRAM_write_data[11]~reg0.ENA
Resetn => SRAM_write_data[10]~reg0.ENA
Resetn => SRAM_write_data[9]~reg0.ENA
Resetn => SRAM_write_data[8]~reg0.ENA
Resetn => SRAM_write_data[7]~reg0.ENA
Resetn => SRAM_write_data[6]~reg0.ENA
Resetn => SRAM_write_data[5]~reg0.ENA
Resetn => SRAM_write_data[4]~reg0.ENA
Resetn => SRAM_write_data[3]~reg0.ENA
Resetn => SRAM_write_data[2]~reg0.ENA
Resetn => SRAM_write_data[1]~reg0.ENA
Resetn => SRAM_write_data[0]~reg0.ENA
Resetn => SRAM_address[17]~reg0.ENA
Resetn => SRAM_address[16]~reg0.ENA
Resetn => SRAM_address[15]~reg0.ENA
Resetn => SRAM_address[14]~reg0.ENA
Resetn => SRAM_address[13]~reg0.ENA
Resetn => SRAM_address[12]~reg0.ENA
Resetn => SRAM_address[11]~reg0.ENA
Resetn => SRAM_address[10]~reg0.ENA
Resetn => SRAM_address[9]~reg0.ENA
Resetn => SRAM_address[8]~reg0.ENA
Resetn => SRAM_address[7]~reg0.ENA
Resetn => SRAM_address[6]~reg0.ENA
Resetn => SRAM_address[5]~reg0.ENA
Resetn => SRAM_address[4]~reg0.ENA
Resetn => SRAM_address[3]~reg0.ENA
Resetn => SRAM_address[2]~reg0.ENA
Resetn => SRAM_address[1]~reg0.ENA
Resetn => SRAM_address[0]~reg0.ENA
Resetn => dp0_adr_a[6]~reg0.ENA
Resetn => dp0_adr_a[5]~reg0.ENA
Resetn => dp0_adr_a[4]~reg0.ENA
Resetn => dp0_adr_a[3]~reg0.ENA
Resetn => dp0_adr_a[2]~reg0.ENA
Resetn => dp0_adr_a[1]~reg0.ENA
Resetn => dp0_adr_a[0]~reg0.ENA
Resetn => dp0_write_data_a[31]~reg0.ENA
Resetn => dp0_write_data_a[30]~reg0.ENA
Resetn => dp0_write_data_a[29]~reg0.ENA
Resetn => dp0_write_data_a[28]~reg0.ENA
Resetn => dp0_write_data_a[27]~reg0.ENA
Resetn => dp0_write_data_a[26]~reg0.ENA
Resetn => dp0_write_data_a[25]~reg0.ENA
Resetn => dp0_write_data_a[24]~reg0.ENA
Resetn => dp0_write_data_a[23]~reg0.ENA
Resetn => dp0_write_data_a[22]~reg0.ENA
Resetn => dp0_write_data_a[21]~reg0.ENA
Resetn => dp0_write_data_a[20]~reg0.ENA
Resetn => dp0_write_data_a[19]~reg0.ENA
Resetn => dp0_write_data_a[18]~reg0.ENA
Resetn => dp0_write_data_a[17]~reg0.ENA
Resetn => dp0_write_data_a[16]~reg0.ENA
Resetn => dp0_write_data_a[15]~reg0.ENA
Resetn => dp0_write_data_a[14]~reg0.ENA
Resetn => dp0_write_data_a[13]~reg0.ENA
Resetn => dp0_write_data_a[12]~reg0.ENA
Resetn => dp0_write_data_a[11]~reg0.ENA
Resetn => dp0_write_data_a[10]~reg0.ENA
Resetn => dp0_write_data_a[9]~reg0.ENA
Resetn => dp0_write_data_a[8]~reg0.ENA
Resetn => dp0_write_data_a[7]~reg0.ENA
Resetn => dp0_write_data_a[6]~reg0.ENA
Resetn => dp0_write_data_a[5]~reg0.ENA
Resetn => dp0_write_data_a[4]~reg0.ENA
Resetn => dp0_write_data_a[3]~reg0.ENA
Resetn => dp0_write_data_a[2]~reg0.ENA
Resetn => dp0_write_data_a[1]~reg0.ENA
Resetn => dp0_write_data_a[0]~reg0.ENA
Resetn => dp0_adr_b[6]~reg0.ENA
Resetn => dp0_adr_b[5]~reg0.ENA
Resetn => dp0_adr_b[4]~reg0.ENA
Resetn => dp0_adr_b[3]~reg0.ENA
Resetn => dp0_adr_b[2]~reg0.ENA
Resetn => dp0_adr_b[1]~reg0.ENA
Resetn => dp0_adr_b[0]~reg0.ENA
Resetn => op1[31].ENA
Resetn => op1[30].ENA
Resetn => op1[29].ENA
Resetn => op1[28].ENA
Resetn => op1[27].ENA
Resetn => op1[26].ENA
Resetn => op1[25].ENA
Resetn => op1[24].ENA
Resetn => op1[23].ENA
Resetn => op1[22].ENA
Resetn => op1[21].ENA
Resetn => op1[20].ENA
Resetn => op1[19].ENA
Resetn => op1[18].ENA
Resetn => op1[17].ENA
Resetn => op1[16].ENA
Resetn => op1[15].ENA
Resetn => op1[14].ENA
Resetn => op1[13].ENA
Resetn => op1[12].ENA
Resetn => op1[11].ENA
Resetn => op1[10].ENA
Resetn => op1[9].ENA
Resetn => op1[8].ENA
Resetn => op1[7].ENA
Resetn => op1[6].ENA
Resetn => op1[5].ENA
Resetn => op1[4].ENA
Resetn => op1[3].ENA
Resetn => op1[2].ENA
Resetn => op1[1].ENA
Resetn => op1[0].ENA
Resetn => op2[31].ENA
Resetn => op2[30].ENA
Resetn => op2[29].ENA
Resetn => op2[28].ENA
Resetn => op2[27].ENA
Resetn => op2[26].ENA
Resetn => op2[25].ENA
Resetn => op2[24].ENA
Resetn => op2[23].ENA
Resetn => op2[22].ENA
Resetn => op2[21].ENA
Resetn => op2[20].ENA
Resetn => op2[19].ENA
Resetn => op2[18].ENA
Resetn => op2[17].ENA
Resetn => op2[16].ENA
Resetn => op2[15].ENA
Resetn => op2[14].ENA
Resetn => op2[13].ENA
Resetn => op2[12].ENA
Resetn => op2[11].ENA
Resetn => op2[10].ENA
Resetn => op2[9].ENA
Resetn => op2[8].ENA
Resetn => op2[7].ENA
Resetn => op2[6].ENA
Resetn => op2[5].ENA
Resetn => op2[4].ENA
Resetn => op2[3].ENA
Resetn => op2[2].ENA
Resetn => op2[1].ENA
Resetn => op2[0].ENA
Resetn => dp1_adr_a[6]~reg0.ENA
Resetn => dp1_adr_a[5]~reg0.ENA
Resetn => dp1_adr_a[4]~reg0.ENA
Resetn => dp1_adr_a[3]~reg0.ENA
Resetn => dp1_adr_a[2]~reg0.ENA
Resetn => dp1_adr_a[1]~reg0.ENA
Resetn => dp1_adr_a[0]~reg0.ENA
Resetn => dp1_adr_b[6]~reg0.ENA
Resetn => dp1_adr_b[5]~reg0.ENA
Resetn => dp1_adr_b[4]~reg0.ENA
Resetn => dp1_adr_b[3]~reg0.ENA
Resetn => dp1_adr_b[2]~reg0.ENA
Resetn => dp1_adr_b[1]~reg0.ENA
Resetn => dp1_adr_b[0]~reg0.ENA
Resetn => dp1_write_data_a[31]~reg0.ENA
Resetn => dp1_write_data_a[30]~reg0.ENA
Resetn => dp1_write_data_a[29]~reg0.ENA
Resetn => dp1_write_data_a[28]~reg0.ENA
Resetn => dp1_write_data_a[27]~reg0.ENA
Resetn => dp1_write_data_a[26]~reg0.ENA
Resetn => dp1_write_data_a[25]~reg0.ENA
Resetn => dp1_write_data_a[24]~reg0.ENA
Resetn => dp1_write_data_a[23]~reg0.ENA
Resetn => dp1_write_data_a[22]~reg0.ENA
Resetn => dp1_write_data_a[21]~reg0.ENA
Resetn => dp1_write_data_a[20]~reg0.ENA
Resetn => dp1_write_data_a[19]~reg0.ENA
Resetn => dp1_write_data_a[18]~reg0.ENA
Resetn => dp1_write_data_a[17]~reg0.ENA
Resetn => dp1_write_data_a[16]~reg0.ENA
Resetn => dp1_write_data_a[15]~reg0.ENA
Resetn => dp1_write_data_a[14]~reg0.ENA
Resetn => dp1_write_data_a[13]~reg0.ENA
Resetn => dp1_write_data_a[12]~reg0.ENA
Resetn => dp1_write_data_a[11]~reg0.ENA
Resetn => dp1_write_data_a[10]~reg0.ENA
Resetn => dp1_write_data_a[9]~reg0.ENA
Resetn => dp1_write_data_a[8]~reg0.ENA
Resetn => dp1_write_data_a[7]~reg0.ENA
Resetn => dp1_write_data_a[6]~reg0.ENA
Resetn => dp1_write_data_a[5]~reg0.ENA
Resetn => dp1_write_data_a[4]~reg0.ENA
Resetn => dp1_write_data_a[3]~reg0.ENA
Resetn => dp1_write_data_a[2]~reg0.ENA
Resetn => dp1_write_data_a[1]~reg0.ENA
Resetn => dp1_write_data_a[0]~reg0.ENA
Resetn => dp1_write_data_b[31]~reg0.ENA
Resetn => dp1_write_data_b[30]~reg0.ENA
Resetn => dp1_write_data_b[29]~reg0.ENA
Resetn => dp1_write_data_b[28]~reg0.ENA
Resetn => dp1_write_data_b[27]~reg0.ENA
Resetn => dp1_write_data_b[26]~reg0.ENA
Resetn => dp1_write_data_b[25]~reg0.ENA
Resetn => dp1_write_data_b[24]~reg0.ENA
Resetn => dp1_write_data_b[23]~reg0.ENA
Resetn => dp1_write_data_b[22]~reg0.ENA
Resetn => dp1_write_data_b[21]~reg0.ENA
Resetn => dp1_write_data_b[20]~reg0.ENA
Resetn => dp1_write_data_b[19]~reg0.ENA
Resetn => dp1_write_data_b[18]~reg0.ENA
Resetn => dp1_write_data_b[17]~reg0.ENA
Resetn => dp1_write_data_b[16]~reg0.ENA
Resetn => dp1_write_data_b[15]~reg0.ENA
Resetn => dp1_write_data_b[14]~reg0.ENA
Resetn => dp1_write_data_b[13]~reg0.ENA
Resetn => dp1_write_data_b[12]~reg0.ENA
Resetn => dp1_write_data_b[11]~reg0.ENA
Resetn => dp1_write_data_b[10]~reg0.ENA
Resetn => dp1_write_data_b[9]~reg0.ENA
Resetn => dp1_write_data_b[8]~reg0.ENA
Resetn => dp1_write_data_b[7]~reg0.ENA
Resetn => dp1_write_data_b[6]~reg0.ENA
Resetn => dp1_write_data_b[5]~reg0.ENA
Resetn => dp1_write_data_b[4]~reg0.ENA
Resetn => dp1_write_data_b[3]~reg0.ENA
Resetn => dp1_write_data_b[2]~reg0.ENA
Resetn => dp1_write_data_b[1]~reg0.ENA
Resetn => dp1_write_data_b[0]~reg0.ENA
Resetn => dp2_adr_a[6]~reg0.ENA
Resetn => dp2_adr_a[5]~reg0.ENA
Resetn => dp2_adr_a[4]~reg0.ENA
Resetn => dp2_adr_a[3]~reg0.ENA
Resetn => dp2_adr_a[2]~reg0.ENA
Resetn => dp2_adr_a[1]~reg0.ENA
Resetn => dp2_adr_a[0]~reg0.ENA
Resetn => dp2_adr_b[6]~reg0.ENA
Resetn => dp2_adr_b[5]~reg0.ENA
Resetn => dp2_adr_b[4]~reg0.ENA
Resetn => dp2_adr_b[3]~reg0.ENA
Resetn => dp2_adr_b[2]~reg0.ENA
Resetn => dp2_adr_b[1]~reg0.ENA
Resetn => dp2_adr_b[0]~reg0.ENA
Resetn => dp2_write_data_a[31]~reg0.ENA
Resetn => dp2_write_data_a[30]~reg0.ENA
Resetn => dp2_write_data_a[29]~reg0.ENA
Resetn => dp2_write_data_a[28]~reg0.ENA
Resetn => dp2_write_data_a[27]~reg0.ENA
Resetn => dp2_write_data_a[26]~reg0.ENA
Resetn => dp2_write_data_a[25]~reg0.ENA
Resetn => dp2_write_data_a[24]~reg0.ENA
Resetn => dp2_write_data_a[23]~reg0.ENA
Resetn => dp2_write_data_a[22]~reg0.ENA
Resetn => dp2_write_data_a[21]~reg0.ENA
Resetn => dp2_write_data_a[20]~reg0.ENA
Resetn => dp2_write_data_a[19]~reg0.ENA
Resetn => dp2_write_data_a[18]~reg0.ENA
Resetn => dp2_write_data_a[17]~reg0.ENA
Resetn => dp2_write_data_a[16]~reg0.ENA
Resetn => dp2_write_data_a[15]~reg0.ENA
Resetn => dp2_write_data_a[14]~reg0.ENA
Resetn => dp2_write_data_a[13]~reg0.ENA
Resetn => dp2_write_data_a[12]~reg0.ENA
Resetn => dp2_write_data_a[11]~reg0.ENA
Resetn => dp2_write_data_a[10]~reg0.ENA
Resetn => dp2_write_data_a[9]~reg0.ENA
Resetn => dp2_write_data_a[8]~reg0.ENA
Resetn => dp2_write_data_a[7]~reg0.ENA
Resetn => dp2_write_data_a[6]~reg0.ENA
Resetn => dp2_write_data_a[5]~reg0.ENA
Resetn => dp2_write_data_a[4]~reg0.ENA
Resetn => dp2_write_data_a[3]~reg0.ENA
Resetn => dp2_write_data_a[2]~reg0.ENA
Resetn => dp2_write_data_a[1]~reg0.ENA
Resetn => dp2_write_data_a[0]~reg0.ENA
Resetn => dp2_write_data_b[31]~reg0.ENA
Resetn => dp2_write_data_b[30]~reg0.ENA
Resetn => dp2_write_data_b[29]~reg0.ENA
Resetn => dp2_write_data_b[28]~reg0.ENA
Resetn => dp2_write_data_b[27]~reg0.ENA
Resetn => dp2_write_data_b[26]~reg0.ENA
Resetn => dp2_write_data_b[25]~reg0.ENA
Resetn => dp2_write_data_b[24]~reg0.ENA
Resetn => dp2_write_data_b[23]~reg0.ENA
Resetn => dp2_write_data_b[22]~reg0.ENA
Resetn => dp2_write_data_b[21]~reg0.ENA
Resetn => dp2_write_data_b[20]~reg0.ENA
Resetn => dp2_write_data_b[19]~reg0.ENA
Resetn => dp2_write_data_b[18]~reg0.ENA
Resetn => dp2_write_data_b[17]~reg0.ENA
Resetn => dp2_write_data_b[16]~reg0.ENA
Resetn => dp2_write_data_b[15]~reg0.ENA
Resetn => dp2_write_data_b[14]~reg0.ENA
Resetn => dp2_write_data_b[13]~reg0.ENA
Resetn => dp2_write_data_b[12]~reg0.ENA
Resetn => dp2_write_data_b[11]~reg0.ENA
Resetn => dp2_write_data_b[10]~reg0.ENA
Resetn => dp2_write_data_b[9]~reg0.ENA
Resetn => dp2_write_data_b[8]~reg0.ENA
Resetn => dp2_write_data_b[7]~reg0.ENA
Resetn => dp2_write_data_b[6]~reg0.ENA
Resetn => dp2_write_data_b[5]~reg0.ENA
Resetn => dp2_write_data_b[4]~reg0.ENA
Resetn => dp2_write_data_b[3]~reg0.ENA
Resetn => dp2_write_data_b[2]~reg0.ENA
Resetn => dp2_write_data_b[1]~reg0.ENA
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
start_m2 => m2_state.OUTPUTSELECT
m2_done <= m2_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[0] <= dp0_adr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[1] <= dp0_adr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[2] <= dp0_adr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[3] <= dp0_adr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[4] <= dp0_adr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[5] <= dp0_adr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_a[6] <= dp0_adr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[0] <= dp0_adr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[1] <= dp0_adr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[2] <= dp0_adr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[3] <= dp0_adr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[4] <= dp0_adr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[5] <= dp0_adr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_adr_b[6] <= dp0_adr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[0] <= dp0_write_data_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[1] <= dp0_write_data_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[2] <= dp0_write_data_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[3] <= dp0_write_data_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[4] <= dp0_write_data_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[5] <= dp0_write_data_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[6] <= dp0_write_data_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[7] <= dp0_write_data_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[8] <= dp0_write_data_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[9] <= dp0_write_data_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[10] <= dp0_write_data_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[11] <= dp0_write_data_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[12] <= dp0_write_data_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[13] <= dp0_write_data_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[14] <= dp0_write_data_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[15] <= dp0_write_data_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[16] <= dp0_write_data_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[17] <= dp0_write_data_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[18] <= dp0_write_data_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[19] <= dp0_write_data_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[20] <= dp0_write_data_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[21] <= dp0_write_data_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[22] <= dp0_write_data_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[23] <= dp0_write_data_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[24] <= dp0_write_data_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[25] <= dp0_write_data_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[26] <= dp0_write_data_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[27] <= dp0_write_data_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[28] <= dp0_write_data_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[29] <= dp0_write_data_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[30] <= dp0_write_data_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_a[31] <= dp0_write_data_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_write_data_b[0] <= <GND>
dp0_write_data_b[1] <= <GND>
dp0_write_data_b[2] <= <GND>
dp0_write_data_b[3] <= <GND>
dp0_write_data_b[4] <= <GND>
dp0_write_data_b[5] <= <GND>
dp0_write_data_b[6] <= <GND>
dp0_write_data_b[7] <= <GND>
dp0_write_data_b[8] <= <GND>
dp0_write_data_b[9] <= <GND>
dp0_write_data_b[10] <= <GND>
dp0_write_data_b[11] <= <GND>
dp0_write_data_b[12] <= <GND>
dp0_write_data_b[13] <= <GND>
dp0_write_data_b[14] <= <GND>
dp0_write_data_b[15] <= <GND>
dp0_write_data_b[16] <= <GND>
dp0_write_data_b[17] <= <GND>
dp0_write_data_b[18] <= <GND>
dp0_write_data_b[19] <= <GND>
dp0_write_data_b[20] <= <GND>
dp0_write_data_b[21] <= <GND>
dp0_write_data_b[22] <= <GND>
dp0_write_data_b[23] <= <GND>
dp0_write_data_b[24] <= <GND>
dp0_write_data_b[25] <= <GND>
dp0_write_data_b[26] <= <GND>
dp0_write_data_b[27] <= <GND>
dp0_write_data_b[28] <= <GND>
dp0_write_data_b[29] <= <GND>
dp0_write_data_b[30] <= <GND>
dp0_write_data_b[31] <= <GND>
dp0_enable_a <= dp0_enable_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_enable_b <= dp0_enable_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp0_read_data_a[0] => op1.DATAA
dp0_read_data_a[0] => op1.DATAB
dp0_read_data_a[0] => op1.DATAB
dp0_read_data_a[1] => op1.DATAA
dp0_read_data_a[1] => op1.DATAB
dp0_read_data_a[1] => op1.DATAB
dp0_read_data_a[2] => op1.DATAA
dp0_read_data_a[2] => op1.DATAB
dp0_read_data_a[2] => op1.DATAB
dp0_read_data_a[3] => op1.DATAA
dp0_read_data_a[3] => op1.DATAB
dp0_read_data_a[3] => op1.DATAB
dp0_read_data_a[4] => op1.DATAA
dp0_read_data_a[4] => op1.DATAB
dp0_read_data_a[4] => op1.DATAB
dp0_read_data_a[5] => op1.DATAA
dp0_read_data_a[5] => op1.DATAB
dp0_read_data_a[5] => op1.DATAB
dp0_read_data_a[6] => op1.DATAA
dp0_read_data_a[6] => op1.DATAB
dp0_read_data_a[6] => op1.DATAB
dp0_read_data_a[7] => op1.DATAA
dp0_read_data_a[7] => op1.DATAB
dp0_read_data_a[7] => op1.DATAB
dp0_read_data_a[8] => op1.DATAA
dp0_read_data_a[8] => op1.DATAB
dp0_read_data_a[8] => op1.DATAB
dp0_read_data_a[9] => op1.DATAA
dp0_read_data_a[9] => op1.DATAB
dp0_read_data_a[9] => op1.DATAB
dp0_read_data_a[10] => op1.DATAA
dp0_read_data_a[10] => op1.DATAB
dp0_read_data_a[10] => op1.DATAB
dp0_read_data_a[11] => op1.DATAA
dp0_read_data_a[11] => op1.DATAB
dp0_read_data_a[11] => op1.DATAB
dp0_read_data_a[12] => op1.DATAA
dp0_read_data_a[12] => op1.DATAB
dp0_read_data_a[12] => op1.DATAB
dp0_read_data_a[13] => op1.DATAA
dp0_read_data_a[13] => op1.DATAB
dp0_read_data_a[13] => op1.DATAB
dp0_read_data_a[14] => op1.DATAA
dp0_read_data_a[14] => op1.DATAB
dp0_read_data_a[14] => op1.DATAB
dp0_read_data_a[15] => op1.DATAA
dp0_read_data_a[15] => op1.DATAB
dp0_read_data_a[15] => op1.DATAB
dp0_read_data_a[16] => op1.DATAA
dp0_read_data_a[16] => op1.DATAB
dp0_read_data_a[16] => op1.DATAB
dp0_read_data_a[17] => op1.DATAA
dp0_read_data_a[17] => op1.DATAB
dp0_read_data_a[17] => op1.DATAB
dp0_read_data_a[18] => op1.DATAA
dp0_read_data_a[18] => op1.DATAB
dp0_read_data_a[18] => op1.DATAB
dp0_read_data_a[19] => op1.DATAA
dp0_read_data_a[19] => op1.DATAB
dp0_read_data_a[19] => op1.DATAB
dp0_read_data_a[20] => op1.DATAA
dp0_read_data_a[20] => op1.DATAB
dp0_read_data_a[20] => op1.DATAB
dp0_read_data_a[21] => op1.DATAA
dp0_read_data_a[21] => op1.DATAB
dp0_read_data_a[21] => op1.DATAB
dp0_read_data_a[22] => op1.DATAA
dp0_read_data_a[22] => op1.DATAB
dp0_read_data_a[22] => op1.DATAB
dp0_read_data_a[23] => op1.DATAA
dp0_read_data_a[23] => op1.DATAB
dp0_read_data_a[23] => op1.DATAB
dp0_read_data_a[24] => op1.DATAA
dp0_read_data_a[24] => op1.DATAB
dp0_read_data_a[24] => op1.DATAB
dp0_read_data_a[25] => op1.DATAA
dp0_read_data_a[25] => op1.DATAB
dp0_read_data_a[25] => op1.DATAB
dp0_read_data_a[26] => op1.DATAA
dp0_read_data_a[26] => op1.DATAB
dp0_read_data_a[26] => op1.DATAB
dp0_read_data_a[27] => op1.DATAA
dp0_read_data_a[27] => op1.DATAB
dp0_read_data_a[27] => op1.DATAB
dp0_read_data_a[28] => op1.DATAA
dp0_read_data_a[28] => op1.DATAB
dp0_read_data_a[28] => op1.DATAB
dp0_read_data_a[29] => op1.DATAA
dp0_read_data_a[29] => op1.DATAB
dp0_read_data_a[29] => op1.DATAB
dp0_read_data_a[30] => op1.DATAA
dp0_read_data_a[30] => op1.DATAB
dp0_read_data_a[30] => op1.DATAB
dp0_read_data_a[31] => op1.DATAA
dp0_read_data_a[31] => op1.DATAB
dp0_read_data_a[31] => op1.DATAB
dp0_read_data_b[0] => op2.DATAA
dp0_read_data_b[0] => op2.DATAB
dp0_read_data_b[0] => op2.DATAB
dp0_read_data_b[1] => op2.DATAA
dp0_read_data_b[1] => op2.DATAB
dp0_read_data_b[1] => op2.DATAB
dp0_read_data_b[2] => op2.DATAA
dp0_read_data_b[2] => op2.DATAB
dp0_read_data_b[2] => op2.DATAB
dp0_read_data_b[3] => op2.DATAA
dp0_read_data_b[3] => op2.DATAB
dp0_read_data_b[3] => op2.DATAB
dp0_read_data_b[4] => op2.DATAA
dp0_read_data_b[4] => op2.DATAB
dp0_read_data_b[4] => op2.DATAB
dp0_read_data_b[5] => op2.DATAA
dp0_read_data_b[5] => op2.DATAB
dp0_read_data_b[5] => op2.DATAB
dp0_read_data_b[6] => op2.DATAA
dp0_read_data_b[6] => op2.DATAB
dp0_read_data_b[6] => op2.DATAB
dp0_read_data_b[7] => op2.DATAA
dp0_read_data_b[7] => op2.DATAB
dp0_read_data_b[7] => op2.DATAB
dp0_read_data_b[8] => op2.DATAA
dp0_read_data_b[8] => op2.DATAB
dp0_read_data_b[8] => op2.DATAB
dp0_read_data_b[9] => op2.DATAA
dp0_read_data_b[9] => op2.DATAB
dp0_read_data_b[9] => op2.DATAB
dp0_read_data_b[10] => op2.DATAA
dp0_read_data_b[10] => op2.DATAB
dp0_read_data_b[10] => op2.DATAB
dp0_read_data_b[11] => op2.DATAA
dp0_read_data_b[11] => op2.DATAB
dp0_read_data_b[11] => op2.DATAB
dp0_read_data_b[12] => op2.DATAA
dp0_read_data_b[12] => op2.DATAB
dp0_read_data_b[12] => op2.DATAB
dp0_read_data_b[13] => op2.DATAA
dp0_read_data_b[13] => op2.DATAB
dp0_read_data_b[13] => op2.DATAB
dp0_read_data_b[14] => op2.DATAA
dp0_read_data_b[14] => op2.DATAB
dp0_read_data_b[14] => op2.DATAB
dp0_read_data_b[15] => op2.DATAA
dp0_read_data_b[15] => op2.DATAB
dp0_read_data_b[15] => op2.DATAB
dp0_read_data_b[16] => op2.DATAA
dp0_read_data_b[16] => op2.DATAB
dp0_read_data_b[16] => op2.DATAB
dp0_read_data_b[17] => op2.DATAA
dp0_read_data_b[17] => op2.DATAB
dp0_read_data_b[17] => op2.DATAB
dp0_read_data_b[18] => op2.DATAA
dp0_read_data_b[18] => op2.DATAB
dp0_read_data_b[18] => op2.DATAB
dp0_read_data_b[19] => op2.DATAA
dp0_read_data_b[19] => op2.DATAB
dp0_read_data_b[19] => op2.DATAB
dp0_read_data_b[20] => op2.DATAA
dp0_read_data_b[20] => op2.DATAB
dp0_read_data_b[20] => op2.DATAB
dp0_read_data_b[21] => op2.DATAA
dp0_read_data_b[21] => op2.DATAB
dp0_read_data_b[21] => op2.DATAB
dp0_read_data_b[22] => op2.DATAA
dp0_read_data_b[22] => op2.DATAB
dp0_read_data_b[22] => op2.DATAB
dp0_read_data_b[23] => op2.DATAA
dp0_read_data_b[23] => op2.DATAB
dp0_read_data_b[23] => op2.DATAB
dp0_read_data_b[24] => op2.DATAA
dp0_read_data_b[24] => op2.DATAB
dp0_read_data_b[24] => op2.DATAB
dp0_read_data_b[25] => op2.DATAA
dp0_read_data_b[25] => op2.DATAB
dp0_read_data_b[25] => op2.DATAB
dp0_read_data_b[26] => op2.DATAA
dp0_read_data_b[26] => op2.DATAB
dp0_read_data_b[26] => op2.DATAB
dp0_read_data_b[27] => op2.DATAA
dp0_read_data_b[27] => op2.DATAB
dp0_read_data_b[27] => op2.DATAB
dp0_read_data_b[28] => op2.DATAA
dp0_read_data_b[28] => op2.DATAB
dp0_read_data_b[28] => op2.DATAB
dp0_read_data_b[29] => op2.DATAA
dp0_read_data_b[29] => op2.DATAB
dp0_read_data_b[29] => op2.DATAB
dp0_read_data_b[30] => op2.DATAA
dp0_read_data_b[30] => op2.DATAB
dp0_read_data_b[30] => op2.DATAB
dp0_read_data_b[31] => op2.DATAA
dp0_read_data_b[31] => op2.DATAB
dp0_read_data_b[31] => op2.DATAB
dp1_adr_a[0] <= dp1_adr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_a[1] <= dp1_adr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_a[2] <= dp1_adr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_a[3] <= dp1_adr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_a[4] <= dp1_adr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_a[5] <= dp1_adr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_a[6] <= dp1_adr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[0] <= dp1_adr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[1] <= dp1_adr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[2] <= dp1_adr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[3] <= dp1_adr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[4] <= dp1_adr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[5] <= dp1_adr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_adr_b[6] <= dp1_adr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[0] <= dp1_write_data_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[1] <= dp1_write_data_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[2] <= dp1_write_data_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[3] <= dp1_write_data_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[4] <= dp1_write_data_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[5] <= dp1_write_data_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[6] <= dp1_write_data_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[7] <= dp1_write_data_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[8] <= dp1_write_data_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[9] <= dp1_write_data_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[10] <= dp1_write_data_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[11] <= dp1_write_data_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[12] <= dp1_write_data_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[13] <= dp1_write_data_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[14] <= dp1_write_data_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[15] <= dp1_write_data_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[16] <= dp1_write_data_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[17] <= dp1_write_data_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[18] <= dp1_write_data_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[19] <= dp1_write_data_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[20] <= dp1_write_data_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[21] <= dp1_write_data_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[22] <= dp1_write_data_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[23] <= dp1_write_data_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[24] <= dp1_write_data_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[25] <= dp1_write_data_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[26] <= dp1_write_data_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[27] <= dp1_write_data_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[28] <= dp1_write_data_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[29] <= dp1_write_data_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[30] <= dp1_write_data_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_a[31] <= dp1_write_data_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[0] <= dp1_write_data_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[1] <= dp1_write_data_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[2] <= dp1_write_data_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[3] <= dp1_write_data_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[4] <= dp1_write_data_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[5] <= dp1_write_data_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[6] <= dp1_write_data_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[7] <= dp1_write_data_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[8] <= dp1_write_data_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[9] <= dp1_write_data_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[10] <= dp1_write_data_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[11] <= dp1_write_data_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[12] <= dp1_write_data_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[13] <= dp1_write_data_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[14] <= dp1_write_data_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[15] <= dp1_write_data_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[16] <= dp1_write_data_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[17] <= dp1_write_data_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[18] <= dp1_write_data_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[19] <= dp1_write_data_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[20] <= dp1_write_data_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[21] <= dp1_write_data_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[22] <= dp1_write_data_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[23] <= dp1_write_data_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[24] <= dp1_write_data_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[25] <= dp1_write_data_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[26] <= dp1_write_data_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[27] <= dp1_write_data_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[28] <= dp1_write_data_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[29] <= dp1_write_data_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[30] <= dp1_write_data_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_write_data_b[31] <= dp1_write_data_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_enable_a <= dp1_enable_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_enable_b <= dp1_enable_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp1_read_data_a[0] => op1.DATAB
dp1_read_data_a[0] => Selector734.IN6
dp1_read_data_a[1] => op1.DATAB
dp1_read_data_a[1] => Selector733.IN6
dp1_read_data_a[2] => op1.DATAB
dp1_read_data_a[2] => Selector732.IN6
dp1_read_data_a[3] => op1.DATAB
dp1_read_data_a[3] => Selector731.IN6
dp1_read_data_a[4] => op1.DATAB
dp1_read_data_a[4] => Selector730.IN6
dp1_read_data_a[5] => op1.DATAB
dp1_read_data_a[5] => Selector729.IN6
dp1_read_data_a[6] => op1.DATAB
dp1_read_data_a[6] => Selector728.IN6
dp1_read_data_a[7] => op1.DATAB
dp1_read_data_a[7] => Selector727.IN6
dp1_read_data_a[8] => op1.DATAB
dp1_read_data_a[8] => Selector726.IN6
dp1_read_data_a[9] => op1.DATAB
dp1_read_data_a[9] => Selector725.IN6
dp1_read_data_a[10] => op1.DATAB
dp1_read_data_a[10] => Selector724.IN6
dp1_read_data_a[11] => op1.DATAB
dp1_read_data_a[11] => Selector723.IN6
dp1_read_data_a[12] => op1.DATAB
dp1_read_data_a[12] => Selector722.IN6
dp1_read_data_a[13] => op1.DATAB
dp1_read_data_a[13] => Selector721.IN6
dp1_read_data_a[14] => op1.DATAB
dp1_read_data_a[14] => Selector720.IN6
dp1_read_data_a[15] => op1.DATAB
dp1_read_data_a[15] => Selector719.IN6
dp1_read_data_a[16] => op1.DATAB
dp1_read_data_a[16] => Selector718.IN6
dp1_read_data_a[17] => op1.DATAB
dp1_read_data_a[17] => Selector717.IN6
dp1_read_data_a[18] => op1.DATAB
dp1_read_data_a[18] => Selector716.IN6
dp1_read_data_a[19] => op1.DATAB
dp1_read_data_a[19] => Selector715.IN6
dp1_read_data_a[20] => op1.DATAB
dp1_read_data_a[20] => Selector714.IN6
dp1_read_data_a[21] => op1.DATAB
dp1_read_data_a[21] => Selector713.IN6
dp1_read_data_a[22] => op1.DATAB
dp1_read_data_a[22] => Selector712.IN6
dp1_read_data_a[23] => op1.DATAB
dp1_read_data_a[23] => Selector711.IN6
dp1_read_data_a[24] => op1.DATAB
dp1_read_data_a[24] => Selector710.IN6
dp1_read_data_a[25] => op1.DATAB
dp1_read_data_a[25] => Selector709.IN6
dp1_read_data_a[26] => op1.DATAB
dp1_read_data_a[26] => Selector708.IN6
dp1_read_data_a[27] => op1.DATAB
dp1_read_data_a[27] => Selector707.IN6
dp1_read_data_a[28] => op1.DATAB
dp1_read_data_a[28] => Selector706.IN6
dp1_read_data_a[29] => op1.DATAB
dp1_read_data_a[29] => Selector705.IN6
dp1_read_data_a[30] => op1.DATAB
dp1_read_data_a[30] => Selector704.IN6
dp1_read_data_a[31] => op1.DATAB
dp1_read_data_a[31] => Selector703.IN6
dp1_read_data_b[0] => op2.DATAB
dp1_read_data_b[0] => Selector766.IN6
dp1_read_data_b[1] => op2.DATAB
dp1_read_data_b[1] => Selector765.IN6
dp1_read_data_b[2] => op2.DATAB
dp1_read_data_b[2] => Selector764.IN6
dp1_read_data_b[3] => op2.DATAB
dp1_read_data_b[3] => Selector763.IN6
dp1_read_data_b[4] => op2.DATAB
dp1_read_data_b[4] => Selector762.IN6
dp1_read_data_b[5] => op2.DATAB
dp1_read_data_b[5] => Selector761.IN6
dp1_read_data_b[6] => op2.DATAB
dp1_read_data_b[6] => Selector760.IN6
dp1_read_data_b[7] => op2.DATAB
dp1_read_data_b[7] => Selector759.IN6
dp1_read_data_b[8] => op2.DATAB
dp1_read_data_b[8] => Selector758.IN6
dp1_read_data_b[9] => op2.DATAB
dp1_read_data_b[9] => Selector757.IN6
dp1_read_data_b[10] => op2.DATAB
dp1_read_data_b[10] => Selector756.IN6
dp1_read_data_b[11] => op2.DATAB
dp1_read_data_b[11] => Selector755.IN6
dp1_read_data_b[12] => op2.DATAB
dp1_read_data_b[12] => Selector754.IN6
dp1_read_data_b[13] => op2.DATAB
dp1_read_data_b[13] => Selector753.IN6
dp1_read_data_b[14] => op2.DATAB
dp1_read_data_b[14] => Selector752.IN6
dp1_read_data_b[15] => op2.DATAB
dp1_read_data_b[15] => Selector751.IN6
dp1_read_data_b[16] => op2.DATAB
dp1_read_data_b[16] => Selector750.IN6
dp1_read_data_b[17] => op2.DATAB
dp1_read_data_b[17] => Selector749.IN6
dp1_read_data_b[18] => op2.DATAB
dp1_read_data_b[18] => Selector748.IN6
dp1_read_data_b[19] => op2.DATAB
dp1_read_data_b[19] => Selector747.IN6
dp1_read_data_b[20] => op2.DATAB
dp1_read_data_b[20] => Selector746.IN6
dp1_read_data_b[21] => op2.DATAB
dp1_read_data_b[21] => Selector745.IN6
dp1_read_data_b[22] => op2.DATAB
dp1_read_data_b[22] => Selector744.IN6
dp1_read_data_b[23] => op2.DATAB
dp1_read_data_b[23] => Selector743.IN6
dp1_read_data_b[24] => op2.DATAB
dp1_read_data_b[24] => Selector742.IN6
dp1_read_data_b[25] => op2.DATAB
dp1_read_data_b[25] => Selector741.IN6
dp1_read_data_b[26] => op2.DATAB
dp1_read_data_b[26] => Selector740.IN6
dp1_read_data_b[27] => op2.DATAB
dp1_read_data_b[27] => Selector739.IN6
dp1_read_data_b[28] => op2.DATAB
dp1_read_data_b[28] => Selector738.IN6
dp1_read_data_b[29] => op2.DATAB
dp1_read_data_b[29] => Selector737.IN6
dp1_read_data_b[30] => op2.DATAB
dp1_read_data_b[30] => Selector736.IN6
dp1_read_data_b[31] => op2.DATAB
dp1_read_data_b[31] => Selector735.IN6
dp2_adr_a[0] <= dp2_adr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_a[1] <= dp2_adr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_a[2] <= dp2_adr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_a[3] <= dp2_adr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_a[4] <= dp2_adr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_a[5] <= dp2_adr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_a[6] <= dp2_adr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[0] <= dp2_adr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[1] <= dp2_adr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[2] <= dp2_adr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[3] <= dp2_adr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[4] <= dp2_adr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[5] <= dp2_adr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_adr_b[6] <= dp2_adr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[0] <= dp2_write_data_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[1] <= dp2_write_data_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[2] <= dp2_write_data_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[3] <= dp2_write_data_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[4] <= dp2_write_data_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[5] <= dp2_write_data_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[6] <= dp2_write_data_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[7] <= dp2_write_data_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[8] <= dp2_write_data_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[9] <= dp2_write_data_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[10] <= dp2_write_data_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[11] <= dp2_write_data_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[12] <= dp2_write_data_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[13] <= dp2_write_data_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[14] <= dp2_write_data_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[15] <= dp2_write_data_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[16] <= dp2_write_data_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[17] <= dp2_write_data_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[18] <= dp2_write_data_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[19] <= dp2_write_data_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[20] <= dp2_write_data_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[21] <= dp2_write_data_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[22] <= dp2_write_data_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[23] <= dp2_write_data_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[24] <= dp2_write_data_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[25] <= dp2_write_data_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[26] <= dp2_write_data_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[27] <= dp2_write_data_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[28] <= dp2_write_data_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[29] <= dp2_write_data_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[30] <= dp2_write_data_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_a[31] <= dp2_write_data_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[0] <= dp2_write_data_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[1] <= dp2_write_data_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[2] <= dp2_write_data_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[3] <= dp2_write_data_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[4] <= dp2_write_data_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[5] <= dp2_write_data_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[6] <= dp2_write_data_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[7] <= dp2_write_data_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[8] <= dp2_write_data_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[9] <= dp2_write_data_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[10] <= dp2_write_data_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[11] <= dp2_write_data_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[12] <= dp2_write_data_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[13] <= dp2_write_data_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[14] <= dp2_write_data_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[15] <= dp2_write_data_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[16] <= dp2_write_data_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[17] <= dp2_write_data_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[18] <= dp2_write_data_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[19] <= dp2_write_data_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[20] <= dp2_write_data_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[21] <= dp2_write_data_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[22] <= dp2_write_data_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[23] <= dp2_write_data_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[24] <= dp2_write_data_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[25] <= dp2_write_data_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[26] <= dp2_write_data_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[27] <= dp2_write_data_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[28] <= dp2_write_data_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[29] <= dp2_write_data_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[30] <= dp2_write_data_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_write_data_b[31] <= dp2_write_data_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_enable_a <= dp2_enable_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_enable_b <= dp2_enable_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp2_read_data_a[0] => ~NO_FANOUT~
dp2_read_data_a[1] => ~NO_FANOUT~
dp2_read_data_a[2] => ~NO_FANOUT~
dp2_read_data_a[3] => ~NO_FANOUT~
dp2_read_data_a[4] => ~NO_FANOUT~
dp2_read_data_a[5] => ~NO_FANOUT~
dp2_read_data_a[6] => ~NO_FANOUT~
dp2_read_data_a[7] => ~NO_FANOUT~
dp2_read_data_a[8] => ~NO_FANOUT~
dp2_read_data_a[9] => ~NO_FANOUT~
dp2_read_data_a[10] => ~NO_FANOUT~
dp2_read_data_a[11] => ~NO_FANOUT~
dp2_read_data_a[12] => ~NO_FANOUT~
dp2_read_data_a[13] => ~NO_FANOUT~
dp2_read_data_a[14] => ~NO_FANOUT~
dp2_read_data_a[15] => ~NO_FANOUT~
dp2_read_data_a[16] => SRAM_write_data.DATAA
dp2_read_data_a[17] => SRAM_write_data.DATAA
dp2_read_data_a[18] => SRAM_write_data.DATAA
dp2_read_data_a[19] => SRAM_write_data.DATAA
dp2_read_data_a[20] => SRAM_write_data.DATAA
dp2_read_data_a[21] => SRAM_write_data.DATAA
dp2_read_data_a[22] => SRAM_write_data.DATAA
dp2_read_data_a[23] => SRAM_write_data.DATAA
dp2_read_data_a[24] => WideOr9.IN0
dp2_read_data_a[25] => WideOr9.IN1
dp2_read_data_a[26] => WideOr9.IN2
dp2_read_data_a[27] => WideOr9.IN3
dp2_read_data_a[28] => WideOr9.IN4
dp2_read_data_a[29] => WideOr9.IN5
dp2_read_data_a[30] => WideOr9.IN6
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_a[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[0] => ~NO_FANOUT~
dp2_read_data_b[1] => ~NO_FANOUT~
dp2_read_data_b[2] => ~NO_FANOUT~
dp2_read_data_b[3] => ~NO_FANOUT~
dp2_read_data_b[4] => ~NO_FANOUT~
dp2_read_data_b[5] => ~NO_FANOUT~
dp2_read_data_b[6] => ~NO_FANOUT~
dp2_read_data_b[7] => ~NO_FANOUT~
dp2_read_data_b[8] => ~NO_FANOUT~
dp2_read_data_b[9] => ~NO_FANOUT~
dp2_read_data_b[10] => ~NO_FANOUT~
dp2_read_data_b[11] => ~NO_FANOUT~
dp2_read_data_b[12] => ~NO_FANOUT~
dp2_read_data_b[13] => ~NO_FANOUT~
dp2_read_data_b[14] => ~NO_FANOUT~
dp2_read_data_b[15] => ~NO_FANOUT~
dp2_read_data_b[16] => SRAM_write_data.DATAA
dp2_read_data_b[17] => SRAM_write_data.DATAA
dp2_read_data_b[18] => SRAM_write_data.DATAA
dp2_read_data_b[19] => SRAM_write_data.DATAA
dp2_read_data_b[20] => SRAM_write_data.DATAA
dp2_read_data_b[21] => SRAM_write_data.DATAA
dp2_read_data_b[22] => SRAM_write_data.DATAA
dp2_read_data_b[23] => SRAM_write_data.DATAA
dp2_read_data_b[24] => WideOr10.IN0
dp2_read_data_b[25] => WideOr10.IN1
dp2_read_data_b[26] => WideOr10.IN2
dp2_read_data_b[27] => WideOr10.IN3
dp2_read_data_b[28] => WideOr10.IN4
dp2_read_data_b[29] => WideOr10.IN5
dp2_read_data_b[30] => WideOr10.IN6
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
dp2_read_data_b[31] => SRAM_write_data.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[0] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[1] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[2] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[3] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[4] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[5] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[6] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[7] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[8] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[9] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[10] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[11] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[12] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[13] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[14] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_read_data[15] => dp0_write_data_a.DATAB
SRAM_we_enable <= SRAM_we_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|Milestone1:M1_unit
CLOCK => SRAM_address[0]~reg0.CLK
CLOCK => SRAM_address[1]~reg0.CLK
CLOCK => SRAM_address[2]~reg0.CLK
CLOCK => SRAM_address[3]~reg0.CLK
CLOCK => SRAM_address[4]~reg0.CLK
CLOCK => SRAM_address[5]~reg0.CLK
CLOCK => SRAM_address[6]~reg0.CLK
CLOCK => SRAM_address[7]~reg0.CLK
CLOCK => SRAM_address[8]~reg0.CLK
CLOCK => SRAM_address[9]~reg0.CLK
CLOCK => SRAM_address[10]~reg0.CLK
CLOCK => SRAM_address[11]~reg0.CLK
CLOCK => SRAM_address[12]~reg0.CLK
CLOCK => SRAM_address[13]~reg0.CLK
CLOCK => SRAM_address[14]~reg0.CLK
CLOCK => SRAM_address[15]~reg0.CLK
CLOCK => SRAM_address[16]~reg0.CLK
CLOCK => SRAM_address[17]~reg0.CLK
CLOCK => op8[0].CLK
CLOCK => op8[1].CLK
CLOCK => op8[2].CLK
CLOCK => op8[3].CLK
CLOCK => op8[4].CLK
CLOCK => op8[5].CLK
CLOCK => op8[6].CLK
CLOCK => op8[7].CLK
CLOCK => op8[8].CLK
CLOCK => op8[9].CLK
CLOCK => op8[10].CLK
CLOCK => op8[11].CLK
CLOCK => op8[12].CLK
CLOCK => op8[13].CLK
CLOCK => op8[14].CLK
CLOCK => op8[15].CLK
CLOCK => op8[16].CLK
CLOCK => op8[17].CLK
CLOCK => op8[18].CLK
CLOCK => op8[19].CLK
CLOCK => op8[20].CLK
CLOCK => op8[21].CLK
CLOCK => op8[22].CLK
CLOCK => op8[23].CLK
CLOCK => op8[24].CLK
CLOCK => op8[25].CLK
CLOCK => op8[26].CLK
CLOCK => op8[27].CLK
CLOCK => op8[28].CLK
CLOCK => op8[29].CLK
CLOCK => op8[30].CLK
CLOCK => op8[31].CLK
CLOCK => op7[0].CLK
CLOCK => op7[1].CLK
CLOCK => op7[2].CLK
CLOCK => op7[3].CLK
CLOCK => op7[4].CLK
CLOCK => op7[5].CLK
CLOCK => op7[6].CLK
CLOCK => op7[7].CLK
CLOCK => op7[8].CLK
CLOCK => op7[9].CLK
CLOCK => op7[10].CLK
CLOCK => op7[11].CLK
CLOCK => op7[12].CLK
CLOCK => op7[13].CLK
CLOCK => op7[14].CLK
CLOCK => op7[15].CLK
CLOCK => op7[16].CLK
CLOCK => op7[17].CLK
CLOCK => op7[18].CLK
CLOCK => op7[19].CLK
CLOCK => op7[20].CLK
CLOCK => op7[21].CLK
CLOCK => op7[22].CLK
CLOCK => op7[23].CLK
CLOCK => op7[24].CLK
CLOCK => op7[25].CLK
CLOCK => op7[26].CLK
CLOCK => op7[27].CLK
CLOCK => op7[28].CLK
CLOCK => op7[29].CLK
CLOCK => op7[30].CLK
CLOCK => op7[31].CLK
CLOCK => op6[0].CLK
CLOCK => op6[1].CLK
CLOCK => op6[2].CLK
CLOCK => op6[3].CLK
CLOCK => op6[4].CLK
CLOCK => op6[5].CLK
CLOCK => op6[6].CLK
CLOCK => op6[7].CLK
CLOCK => op6[8].CLK
CLOCK => op6[9].CLK
CLOCK => op6[10].CLK
CLOCK => op6[11].CLK
CLOCK => op6[12].CLK
CLOCK => op6[13].CLK
CLOCK => op6[14].CLK
CLOCK => op6[15].CLK
CLOCK => op6[16].CLK
CLOCK => op6[17].CLK
CLOCK => op6[18].CLK
CLOCK => op6[19].CLK
CLOCK => op6[20].CLK
CLOCK => op6[21].CLK
CLOCK => op6[22].CLK
CLOCK => op6[23].CLK
CLOCK => op6[24].CLK
CLOCK => op6[25].CLK
CLOCK => op6[26].CLK
CLOCK => op6[27].CLK
CLOCK => op6[28].CLK
CLOCK => op6[29].CLK
CLOCK => op6[30].CLK
CLOCK => op6[31].CLK
CLOCK => op5[0].CLK
CLOCK => op5[1].CLK
CLOCK => op5[2].CLK
CLOCK => op5[3].CLK
CLOCK => op5[4].CLK
CLOCK => op5[5].CLK
CLOCK => op5[6].CLK
CLOCK => op5[7].CLK
CLOCK => op5[8].CLK
CLOCK => op5[9].CLK
CLOCK => op5[10].CLK
CLOCK => op5[11].CLK
CLOCK => op5[12].CLK
CLOCK => op5[13].CLK
CLOCK => op5[14].CLK
CLOCK => op5[15].CLK
CLOCK => op5[16].CLK
CLOCK => op5[17].CLK
CLOCK => op5[18].CLK
CLOCK => op5[19].CLK
CLOCK => op5[20].CLK
CLOCK => op5[21].CLK
CLOCK => op5[22].CLK
CLOCK => op5[23].CLK
CLOCK => op5[24].CLK
CLOCK => op5[25].CLK
CLOCK => op5[26].CLK
CLOCK => op5[27].CLK
CLOCK => op5[28].CLK
CLOCK => op5[29].CLK
CLOCK => op5[30].CLK
CLOCK => op5[31].CLK
CLOCK => op4[0].CLK
CLOCK => op4[1].CLK
CLOCK => op4[2].CLK
CLOCK => op4[3].CLK
CLOCK => op4[4].CLK
CLOCK => op4[5].CLK
CLOCK => op4[6].CLK
CLOCK => op4[7].CLK
CLOCK => op4[8].CLK
CLOCK => op4[9].CLK
CLOCK => op4[10].CLK
CLOCK => op4[11].CLK
CLOCK => op4[12].CLK
CLOCK => op4[13].CLK
CLOCK => op4[14].CLK
CLOCK => op4[15].CLK
CLOCK => op4[16].CLK
CLOCK => op4[17].CLK
CLOCK => op4[18].CLK
CLOCK => op4[19].CLK
CLOCK => op4[20].CLK
CLOCK => op4[21].CLK
CLOCK => op4[22].CLK
CLOCK => op4[23].CLK
CLOCK => op4[24].CLK
CLOCK => op4[25].CLK
CLOCK => op4[26].CLK
CLOCK => op4[27].CLK
CLOCK => op4[28].CLK
CLOCK => op4[29].CLK
CLOCK => op4[30].CLK
CLOCK => op4[31].CLK
CLOCK => op3[0].CLK
CLOCK => op3[1].CLK
CLOCK => op3[2].CLK
CLOCK => op3[3].CLK
CLOCK => op3[4].CLK
CLOCK => op3[5].CLK
CLOCK => op3[6].CLK
CLOCK => op3[7].CLK
CLOCK => op3[8].CLK
CLOCK => op3[9].CLK
CLOCK => op3[10].CLK
CLOCK => op3[11].CLK
CLOCK => op3[12].CLK
CLOCK => op3[13].CLK
CLOCK => op3[14].CLK
CLOCK => op3[15].CLK
CLOCK => op3[16].CLK
CLOCK => op3[17].CLK
CLOCK => op3[18].CLK
CLOCK => op3[19].CLK
CLOCK => op3[20].CLK
CLOCK => op3[21].CLK
CLOCK => op3[22].CLK
CLOCK => op3[23].CLK
CLOCK => op3[24].CLK
CLOCK => op3[25].CLK
CLOCK => op3[26].CLK
CLOCK => op3[27].CLK
CLOCK => op3[28].CLK
CLOCK => op3[29].CLK
CLOCK => op3[30].CLK
CLOCK => op3[31].CLK
CLOCK => op2[0].CLK
CLOCK => op2[1].CLK
CLOCK => op2[2].CLK
CLOCK => op2[3].CLK
CLOCK => op2[4].CLK
CLOCK => op2[5].CLK
CLOCK => op2[6].CLK
CLOCK => op2[7].CLK
CLOCK => op2[8].CLK
CLOCK => op2[9].CLK
CLOCK => op2[10].CLK
CLOCK => op2[11].CLK
CLOCK => op2[12].CLK
CLOCK => op2[13].CLK
CLOCK => op2[14].CLK
CLOCK => op2[15].CLK
CLOCK => op2[16].CLK
CLOCK => op2[17].CLK
CLOCK => op2[18].CLK
CLOCK => op2[19].CLK
CLOCK => op2[20].CLK
CLOCK => op2[21].CLK
CLOCK => op2[22].CLK
CLOCK => op2[23].CLK
CLOCK => op2[24].CLK
CLOCK => op2[25].CLK
CLOCK => op2[26].CLK
CLOCK => op2[27].CLK
CLOCK => op2[28].CLK
CLOCK => op2[29].CLK
CLOCK => op2[30].CLK
CLOCK => op2[31].CLK
CLOCK => op1[0].CLK
CLOCK => op1[1].CLK
CLOCK => op1[2].CLK
CLOCK => op1[3].CLK
CLOCK => op1[4].CLK
CLOCK => op1[5].CLK
CLOCK => op1[6].CLK
CLOCK => op1[7].CLK
CLOCK => op1[8].CLK
CLOCK => op1[9].CLK
CLOCK => op1[10].CLK
CLOCK => op1[11].CLK
CLOCK => op1[12].CLK
CLOCK => op1[13].CLK
CLOCK => op1[14].CLK
CLOCK => op1[15].CLK
CLOCK => op1[16].CLK
CLOCK => op1[17].CLK
CLOCK => op1[18].CLK
CLOCK => op1[19].CLK
CLOCK => op1[20].CLK
CLOCK => op1[21].CLK
CLOCK => op1[22].CLK
CLOCK => op1[23].CLK
CLOCK => op1[24].CLK
CLOCK => op1[25].CLK
CLOCK => op1[26].CLK
CLOCK => op1[27].CLK
CLOCK => op1[28].CLK
CLOCK => op1[29].CLK
CLOCK => op1[30].CLK
CLOCK => op1[31].CLK
CLOCK => B_accO[0].CLK
CLOCK => B_accO[1].CLK
CLOCK => B_accO[2].CLK
CLOCK => B_accO[3].CLK
CLOCK => B_accO[4].CLK
CLOCK => B_accO[5].CLK
CLOCK => B_accO[6].CLK
CLOCK => B_accO[7].CLK
CLOCK => B_accO[8].CLK
CLOCK => B_accO[9].CLK
CLOCK => B_accO[10].CLK
CLOCK => B_accO[11].CLK
CLOCK => B_accO[12].CLK
CLOCK => B_accO[13].CLK
CLOCK => B_accO[14].CLK
CLOCK => B_accO[15].CLK
CLOCK => B_accO[16].CLK
CLOCK => B_accO[17].CLK
CLOCK => B_accO[18].CLK
CLOCK => B_accO[19].CLK
CLOCK => B_accO[20].CLK
CLOCK => B_accO[21].CLK
CLOCK => B_accO[22].CLK
CLOCK => B_accO[23].CLK
CLOCK => B_accO[24].CLK
CLOCK => B_accO[25].CLK
CLOCK => B_accO[26].CLK
CLOCK => B_accO[27].CLK
CLOCK => B_accO[28].CLK
CLOCK => B_accO[29].CLK
CLOCK => B_accO[30].CLK
CLOCK => B_accO[31].CLK
CLOCK => B_accE[0].CLK
CLOCK => B_accE[1].CLK
CLOCK => B_accE[2].CLK
CLOCK => B_accE[3].CLK
CLOCK => B_accE[4].CLK
CLOCK => B_accE[5].CLK
CLOCK => B_accE[6].CLK
CLOCK => B_accE[7].CLK
CLOCK => B_accE[8].CLK
CLOCK => B_accE[9].CLK
CLOCK => B_accE[10].CLK
CLOCK => B_accE[11].CLK
CLOCK => B_accE[12].CLK
CLOCK => B_accE[13].CLK
CLOCK => B_accE[14].CLK
CLOCK => B_accE[15].CLK
CLOCK => B_accE[16].CLK
CLOCK => B_accE[17].CLK
CLOCK => B_accE[18].CLK
CLOCK => B_accE[19].CLK
CLOCK => B_accE[20].CLK
CLOCK => B_accE[21].CLK
CLOCK => B_accE[22].CLK
CLOCK => B_accE[23].CLK
CLOCK => B_accE[24].CLK
CLOCK => B_accE[25].CLK
CLOCK => B_accE[26].CLK
CLOCK => B_accE[27].CLK
CLOCK => B_accE[28].CLK
CLOCK => B_accE[29].CLK
CLOCK => B_accE[30].CLK
CLOCK => B_accE[31].CLK
CLOCK => G_accO[0].CLK
CLOCK => G_accO[1].CLK
CLOCK => G_accO[2].CLK
CLOCK => G_accO[3].CLK
CLOCK => G_accO[4].CLK
CLOCK => G_accO[5].CLK
CLOCK => G_accO[6].CLK
CLOCK => G_accO[7].CLK
CLOCK => G_accO[8].CLK
CLOCK => G_accO[9].CLK
CLOCK => G_accO[10].CLK
CLOCK => G_accO[11].CLK
CLOCK => G_accO[12].CLK
CLOCK => G_accO[13].CLK
CLOCK => G_accO[14].CLK
CLOCK => G_accO[15].CLK
CLOCK => G_accO[16].CLK
CLOCK => G_accO[17].CLK
CLOCK => G_accO[18].CLK
CLOCK => G_accO[19].CLK
CLOCK => G_accO[20].CLK
CLOCK => G_accO[21].CLK
CLOCK => G_accO[22].CLK
CLOCK => G_accO[23].CLK
CLOCK => G_accO[24].CLK
CLOCK => G_accO[25].CLK
CLOCK => G_accO[26].CLK
CLOCK => G_accO[27].CLK
CLOCK => G_accO[28].CLK
CLOCK => G_accO[29].CLK
CLOCK => G_accO[30].CLK
CLOCK => G_accO[31].CLK
CLOCK => G_accE[0].CLK
CLOCK => G_accE[1].CLK
CLOCK => G_accE[2].CLK
CLOCK => G_accE[3].CLK
CLOCK => G_accE[4].CLK
CLOCK => G_accE[5].CLK
CLOCK => G_accE[6].CLK
CLOCK => G_accE[7].CLK
CLOCK => G_accE[8].CLK
CLOCK => G_accE[9].CLK
CLOCK => G_accE[10].CLK
CLOCK => G_accE[11].CLK
CLOCK => G_accE[12].CLK
CLOCK => G_accE[13].CLK
CLOCK => G_accE[14].CLK
CLOCK => G_accE[15].CLK
CLOCK => G_accE[16].CLK
CLOCK => G_accE[17].CLK
CLOCK => G_accE[18].CLK
CLOCK => G_accE[19].CLK
CLOCK => G_accE[20].CLK
CLOCK => G_accE[21].CLK
CLOCK => G_accE[22].CLK
CLOCK => G_accE[23].CLK
CLOCK => G_accE[24].CLK
CLOCK => G_accE[25].CLK
CLOCK => G_accE[26].CLK
CLOCK => G_accE[27].CLK
CLOCK => G_accE[28].CLK
CLOCK => G_accE[29].CLK
CLOCK => G_accE[30].CLK
CLOCK => G_accE[31].CLK
CLOCK => R_accO[0].CLK
CLOCK => R_accO[1].CLK
CLOCK => R_accO[2].CLK
CLOCK => R_accO[3].CLK
CLOCK => R_accO[4].CLK
CLOCK => R_accO[5].CLK
CLOCK => R_accO[6].CLK
CLOCK => R_accO[7].CLK
CLOCK => R_accO[8].CLK
CLOCK => R_accO[9].CLK
CLOCK => R_accO[10].CLK
CLOCK => R_accO[11].CLK
CLOCK => R_accO[12].CLK
CLOCK => R_accO[13].CLK
CLOCK => R_accO[14].CLK
CLOCK => R_accO[15].CLK
CLOCK => R_accO[16].CLK
CLOCK => R_accO[17].CLK
CLOCK => R_accO[18].CLK
CLOCK => R_accO[19].CLK
CLOCK => R_accO[20].CLK
CLOCK => R_accO[21].CLK
CLOCK => R_accO[22].CLK
CLOCK => R_accO[23].CLK
CLOCK => R_accO[24].CLK
CLOCK => R_accO[25].CLK
CLOCK => R_accO[26].CLK
CLOCK => R_accO[27].CLK
CLOCK => R_accO[28].CLK
CLOCK => R_accO[29].CLK
CLOCK => R_accO[30].CLK
CLOCK => R_accO[31].CLK
CLOCK => R_accE[0].CLK
CLOCK => R_accE[1].CLK
CLOCK => R_accE[2].CLK
CLOCK => R_accE[3].CLK
CLOCK => R_accE[4].CLK
CLOCK => R_accE[5].CLK
CLOCK => R_accE[6].CLK
CLOCK => R_accE[7].CLK
CLOCK => R_accE[8].CLK
CLOCK => R_accE[9].CLK
CLOCK => R_accE[10].CLK
CLOCK => R_accE[11].CLK
CLOCK => R_accE[12].CLK
CLOCK => R_accE[13].CLK
CLOCK => R_accE[14].CLK
CLOCK => R_accE[15].CLK
CLOCK => R_accE[16].CLK
CLOCK => R_accE[17].CLK
CLOCK => R_accE[18].CLK
CLOCK => R_accE[19].CLK
CLOCK => R_accE[20].CLK
CLOCK => R_accE[21].CLK
CLOCK => R_accE[22].CLK
CLOCK => R_accE[23].CLK
CLOCK => R_accE[24].CLK
CLOCK => R_accE[25].CLK
CLOCK => R_accE[26].CLK
CLOCK => R_accE[27].CLK
CLOCK => R_accE[28].CLK
CLOCK => R_accE[29].CLK
CLOCK => R_accE[30].CLK
CLOCK => R_accE[31].CLK
CLOCK => v_acc[0].CLK
CLOCK => v_acc[1].CLK
CLOCK => v_acc[2].CLK
CLOCK => v_acc[3].CLK
CLOCK => v_acc[4].CLK
CLOCK => v_acc[5].CLK
CLOCK => v_acc[6].CLK
CLOCK => v_acc[7].CLK
CLOCK => v_acc[8].CLK
CLOCK => v_acc[9].CLK
CLOCK => v_acc[10].CLK
CLOCK => v_acc[11].CLK
CLOCK => v_acc[12].CLK
CLOCK => v_acc[13].CLK
CLOCK => v_acc[14].CLK
CLOCK => v_acc[15].CLK
CLOCK => v_acc[16].CLK
CLOCK => v_acc[17].CLK
CLOCK => v_acc[18].CLK
CLOCK => v_acc[19].CLK
CLOCK => v_acc[20].CLK
CLOCK => v_acc[21].CLK
CLOCK => v_acc[22].CLK
CLOCK => v_acc[23].CLK
CLOCK => v_acc[24].CLK
CLOCK => v_acc[25].CLK
CLOCK => v_acc[26].CLK
CLOCK => v_acc[27].CLK
CLOCK => v_acc[28].CLK
CLOCK => v_acc[29].CLK
CLOCK => v_acc[30].CLK
CLOCK => v_acc[31].CLK
CLOCK => u_acc[0].CLK
CLOCK => u_acc[1].CLK
CLOCK => u_acc[2].CLK
CLOCK => u_acc[3].CLK
CLOCK => u_acc[4].CLK
CLOCK => u_acc[5].CLK
CLOCK => u_acc[6].CLK
CLOCK => u_acc[7].CLK
CLOCK => u_acc[8].CLK
CLOCK => u_acc[9].CLK
CLOCK => u_acc[10].CLK
CLOCK => u_acc[11].CLK
CLOCK => u_acc[12].CLK
CLOCK => u_acc[13].CLK
CLOCK => u_acc[14].CLK
CLOCK => u_acc[15].CLK
CLOCK => u_acc[16].CLK
CLOCK => u_acc[17].CLK
CLOCK => u_acc[18].CLK
CLOCK => u_acc[19].CLK
CLOCK => u_acc[20].CLK
CLOCK => u_acc[21].CLK
CLOCK => u_acc[22].CLK
CLOCK => u_acc[23].CLK
CLOCK => u_acc[24].CLK
CLOCK => u_acc[25].CLK
CLOCK => u_acc[26].CLK
CLOCK => u_acc[27].CLK
CLOCK => u_acc[28].CLK
CLOCK => u_acc[29].CLK
CLOCK => u_acc[30].CLK
CLOCK => u_acc[31].CLK
CLOCK => v_odd[8].CLK
CLOCK => v_odd[9].CLK
CLOCK => v_odd[10].CLK
CLOCK => v_odd[11].CLK
CLOCK => v_odd[12].CLK
CLOCK => v_odd[13].CLK
CLOCK => v_odd[14].CLK
CLOCK => v_odd[15].CLK
CLOCK => v_odd[16].CLK
CLOCK => v_odd[17].CLK
CLOCK => v_odd[18].CLK
CLOCK => v_odd[19].CLK
CLOCK => v_odd[20].CLK
CLOCK => v_odd[21].CLK
CLOCK => v_odd[22].CLK
CLOCK => v_odd[23].CLK
CLOCK => v_even[0].CLK
CLOCK => v_even[1].CLK
CLOCK => v_even[2].CLK
CLOCK => v_even[3].CLK
CLOCK => v_even[4].CLK
CLOCK => v_even[5].CLK
CLOCK => v_even[6].CLK
CLOCK => v_even[7].CLK
CLOCK => v_even[8].CLK
CLOCK => v_even[9].CLK
CLOCK => v_even[10].CLK
CLOCK => v_even[11].CLK
CLOCK => v_even[12].CLK
CLOCK => v_even[13].CLK
CLOCK => v_even[14].CLK
CLOCK => v_even[15].CLK
CLOCK => u_odd[8].CLK
CLOCK => u_odd[9].CLK
CLOCK => u_odd[10].CLK
CLOCK => u_odd[11].CLK
CLOCK => u_odd[12].CLK
CLOCK => u_odd[13].CLK
CLOCK => u_odd[14].CLK
CLOCK => u_odd[15].CLK
CLOCK => u_odd[16].CLK
CLOCK => u_odd[17].CLK
CLOCK => u_odd[18].CLK
CLOCK => u_odd[19].CLK
CLOCK => u_odd[20].CLK
CLOCK => u_odd[21].CLK
CLOCK => u_odd[22].CLK
CLOCK => u_odd[23].CLK
CLOCK => u_even[0].CLK
CLOCK => u_even[1].CLK
CLOCK => u_even[2].CLK
CLOCK => u_even[3].CLK
CLOCK => u_even[4].CLK
CLOCK => u_even[5].CLK
CLOCK => u_even[6].CLK
CLOCK => u_even[7].CLK
CLOCK => u_even[8].CLK
CLOCK => u_even[9].CLK
CLOCK => u_even[10].CLK
CLOCK => u_even[11].CLK
CLOCK => u_even[12].CLK
CLOCK => u_even[13].CLK
CLOCK => u_even[14].CLK
CLOCK => u_even[15].CLK
CLOCK => B_odd[0]~reg0.CLK
CLOCK => B_odd[1]~reg0.CLK
CLOCK => B_odd[2]~reg0.CLK
CLOCK => B_odd[3]~reg0.CLK
CLOCK => B_odd[4]~reg0.CLK
CLOCK => B_odd[5]~reg0.CLK
CLOCK => B_odd[6]~reg0.CLK
CLOCK => B_odd[7]~reg0.CLK
CLOCK => B_even[0]~reg0.CLK
CLOCK => B_even[1]~reg0.CLK
CLOCK => B_even[2]~reg0.CLK
CLOCK => B_even[3]~reg0.CLK
CLOCK => B_even[4]~reg0.CLK
CLOCK => B_even[5]~reg0.CLK
CLOCK => B_even[6]~reg0.CLK
CLOCK => B_even[7]~reg0.CLK
CLOCK => G_odd[0]~reg0.CLK
CLOCK => G_odd[1]~reg0.CLK
CLOCK => G_odd[2]~reg0.CLK
CLOCK => G_odd[3]~reg0.CLK
CLOCK => G_odd[4]~reg0.CLK
CLOCK => G_odd[5]~reg0.CLK
CLOCK => G_odd[6]~reg0.CLK
CLOCK => G_odd[7]~reg0.CLK
CLOCK => G_even[0]~reg0.CLK
CLOCK => G_even[1]~reg0.CLK
CLOCK => G_even[2]~reg0.CLK
CLOCK => G_even[3]~reg0.CLK
CLOCK => G_even[4]~reg0.CLK
CLOCK => G_even[5]~reg0.CLK
CLOCK => G_even[6]~reg0.CLK
CLOCK => G_even[7]~reg0.CLK
CLOCK => R_odd[0]~reg0.CLK
CLOCK => R_odd[1]~reg0.CLK
CLOCK => R_odd[2]~reg0.CLK
CLOCK => R_odd[3]~reg0.CLK
CLOCK => R_odd[4]~reg0.CLK
CLOCK => R_odd[5]~reg0.CLK
CLOCK => R_odd[6]~reg0.CLK
CLOCK => R_odd[7]~reg0.CLK
CLOCK => R_even[0]~reg0.CLK
CLOCK => R_even[1]~reg0.CLK
CLOCK => R_even[2]~reg0.CLK
CLOCK => R_even[3]~reg0.CLK
CLOCK => R_even[4]~reg0.CLK
CLOCK => R_even[5]~reg0.CLK
CLOCK => R_even[6]~reg0.CLK
CLOCK => R_even[7]~reg0.CLK
CLOCK => v_m5[0].CLK
CLOCK => v_m5[1].CLK
CLOCK => v_m5[2].CLK
CLOCK => v_m5[3].CLK
CLOCK => v_m5[4].CLK
CLOCK => v_m5[5].CLK
CLOCK => v_m5[6].CLK
CLOCK => v_m5[7].CLK
CLOCK => v_m3[0].CLK
CLOCK => v_m3[1].CLK
CLOCK => v_m3[2].CLK
CLOCK => v_m3[3].CLK
CLOCK => v_m3[4].CLK
CLOCK => v_m3[5].CLK
CLOCK => v_m3[6].CLK
CLOCK => v_m3[7].CLK
CLOCK => v_m1[0].CLK
CLOCK => v_m1[1].CLK
CLOCK => v_m1[2].CLK
CLOCK => v_m1[3].CLK
CLOCK => v_m1[4].CLK
CLOCK => v_m1[5].CLK
CLOCK => v_m1[6].CLK
CLOCK => v_m1[7].CLK
CLOCK => v_p1[0].CLK
CLOCK => v_p1[1].CLK
CLOCK => v_p1[2].CLK
CLOCK => v_p1[3].CLK
CLOCK => v_p1[4].CLK
CLOCK => v_p1[5].CLK
CLOCK => v_p1[6].CLK
CLOCK => v_p1[7].CLK
CLOCK => v_p3[0].CLK
CLOCK => v_p3[1].CLK
CLOCK => v_p3[2].CLK
CLOCK => v_p3[3].CLK
CLOCK => v_p3[4].CLK
CLOCK => v_p3[5].CLK
CLOCK => v_p3[6].CLK
CLOCK => v_p3[7].CLK
CLOCK => v_p5[0].CLK
CLOCK => v_p5[1].CLK
CLOCK => v_p5[2].CLK
CLOCK => v_p5[3].CLK
CLOCK => v_p5[4].CLK
CLOCK => v_p5[5].CLK
CLOCK => v_p5[6].CLK
CLOCK => v_p5[7].CLK
CLOCK => u_m5[0].CLK
CLOCK => u_m5[1].CLK
CLOCK => u_m5[2].CLK
CLOCK => u_m5[3].CLK
CLOCK => u_m5[4].CLK
CLOCK => u_m5[5].CLK
CLOCK => u_m5[6].CLK
CLOCK => u_m5[7].CLK
CLOCK => u_m3[0].CLK
CLOCK => u_m3[1].CLK
CLOCK => u_m3[2].CLK
CLOCK => u_m3[3].CLK
CLOCK => u_m3[4].CLK
CLOCK => u_m3[5].CLK
CLOCK => u_m3[6].CLK
CLOCK => u_m3[7].CLK
CLOCK => u_m1[0].CLK
CLOCK => u_m1[1].CLK
CLOCK => u_m1[2].CLK
CLOCK => u_m1[3].CLK
CLOCK => u_m1[4].CLK
CLOCK => u_m1[5].CLK
CLOCK => u_m1[6].CLK
CLOCK => u_m1[7].CLK
CLOCK => u_p1[0].CLK
CLOCK => u_p1[1].CLK
CLOCK => u_p1[2].CLK
CLOCK => u_p1[3].CLK
CLOCK => u_p1[4].CLK
CLOCK => u_p1[5].CLK
CLOCK => u_p1[6].CLK
CLOCK => u_p1[7].CLK
CLOCK => u_p3[0].CLK
CLOCK => u_p3[1].CLK
CLOCK => u_p3[2].CLK
CLOCK => u_p3[3].CLK
CLOCK => u_p3[4].CLK
CLOCK => u_p3[5].CLK
CLOCK => u_p3[6].CLK
CLOCK => u_p3[7].CLK
CLOCK => u_p5[0].CLK
CLOCK => u_p5[1].CLK
CLOCK => u_p5[2].CLK
CLOCK => u_p5[3].CLK
CLOCK => u_p5[4].CLK
CLOCK => u_p5[5].CLK
CLOCK => u_p5[6].CLK
CLOCK => u_p5[7].CLK
CLOCK => y_buf[0].CLK
CLOCK => y_buf[1].CLK
CLOCK => y_buf[2].CLK
CLOCK => y_buf[3].CLK
CLOCK => y_buf[4].CLK
CLOCK => y_buf[5].CLK
CLOCK => y_buf[6].CLK
CLOCK => y_buf[7].CLK
CLOCK => y_buf[8].CLK
CLOCK => y_buf[9].CLK
CLOCK => y_buf[10].CLK
CLOCK => y_buf[11].CLK
CLOCK => y_buf[12].CLK
CLOCK => y_buf[13].CLK
CLOCK => y_buf[14].CLK
CLOCK => y_buf[15].CLK
CLOCK => v_buf[0].CLK
CLOCK => v_buf[1].CLK
CLOCK => v_buf[2].CLK
CLOCK => v_buf[3].CLK
CLOCK => v_buf[4].CLK
CLOCK => v_buf[5].CLK
CLOCK => v_buf[6].CLK
CLOCK => v_buf[7].CLK
CLOCK => v_buf[8].CLK
CLOCK => v_buf[9].CLK
CLOCK => v_buf[10].CLK
CLOCK => v_buf[11].CLK
CLOCK => v_buf[12].CLK
CLOCK => v_buf[13].CLK
CLOCK => v_buf[14].CLK
CLOCK => v_buf[15].CLK
CLOCK => u_buf[0].CLK
CLOCK => u_buf[1].CLK
CLOCK => u_buf[2].CLK
CLOCK => u_buf[3].CLK
CLOCK => u_buf[4].CLK
CLOCK => u_buf[5].CLK
CLOCK => u_buf[6].CLK
CLOCK => u_buf[7].CLK
CLOCK => u_buf[8].CLK
CLOCK => u_buf[9].CLK
CLOCK => u_buf[10].CLK
CLOCK => u_buf[11].CLK
CLOCK => u_buf[12].CLK
CLOCK => u_buf[13].CLK
CLOCK => u_buf[14].CLK
CLOCK => u_buf[15].CLK
CLOCK => j[0]~reg0.CLK
CLOCK => j[1]~reg0.CLK
CLOCK => j[2]~reg0.CLK
CLOCK => j[3]~reg0.CLK
CLOCK => j[4]~reg0.CLK
CLOCK => j[5]~reg0.CLK
CLOCK => j[6]~reg0.CLK
CLOCK => j[7]~reg0.CLK
CLOCK => row[0]~reg0.CLK
CLOCK => row[1]~reg0.CLK
CLOCK => row[2]~reg0.CLK
CLOCK => row[3]~reg0.CLK
CLOCK => row[4]~reg0.CLK
CLOCK => row[5]~reg0.CLK
CLOCK => row[6]~reg0.CLK
CLOCK => row[7]~reg0.CLK
CLOCK => first_row_value.CLK
CLOCK => SRAM_write_data[0]~reg0.CLK
CLOCK => SRAM_write_data[1]~reg0.CLK
CLOCK => SRAM_write_data[2]~reg0.CLK
CLOCK => SRAM_write_data[3]~reg0.CLK
CLOCK => SRAM_write_data[4]~reg0.CLK
CLOCK => SRAM_write_data[5]~reg0.CLK
CLOCK => SRAM_write_data[6]~reg0.CLK
CLOCK => SRAM_write_data[7]~reg0.CLK
CLOCK => SRAM_write_data[8]~reg0.CLK
CLOCK => SRAM_write_data[9]~reg0.CLK
CLOCK => SRAM_write_data[10]~reg0.CLK
CLOCK => SRAM_write_data[11]~reg0.CLK
CLOCK => SRAM_write_data[12]~reg0.CLK
CLOCK => SRAM_write_data[13]~reg0.CLK
CLOCK => SRAM_write_data[14]~reg0.CLK
CLOCK => SRAM_write_data[15]~reg0.CLK
CLOCK => SRAM_we_enable~reg0.CLK
CLOCK => rgb_adr[0].CLK
CLOCK => rgb_adr[1].CLK
CLOCK => rgb_adr[2].CLK
CLOCK => rgb_adr[3].CLK
CLOCK => rgb_adr[4].CLK
CLOCK => rgb_adr[5].CLK
CLOCK => rgb_adr[6].CLK
CLOCK => rgb_adr[7].CLK
CLOCK => rgb_adr[8].CLK
CLOCK => rgb_adr[9].CLK
CLOCK => rgb_adr[10].CLK
CLOCK => rgb_adr[11].CLK
CLOCK => rgb_adr[12].CLK
CLOCK => rgb_adr[13].CLK
CLOCK => rgb_adr[14].CLK
CLOCK => rgb_adr[15].CLK
CLOCK => rgb_adr[16].CLK
CLOCK => rgb_adr[17].CLK
CLOCK => v_adr[0].CLK
CLOCK => v_adr[1].CLK
CLOCK => v_adr[2].CLK
CLOCK => v_adr[3].CLK
CLOCK => v_adr[4].CLK
CLOCK => v_adr[5].CLK
CLOCK => v_adr[6].CLK
CLOCK => v_adr[7].CLK
CLOCK => v_adr[8].CLK
CLOCK => v_adr[9].CLK
CLOCK => v_adr[10].CLK
CLOCK => v_adr[11].CLK
CLOCK => v_adr[12].CLK
CLOCK => v_adr[13].CLK
CLOCK => v_adr[14].CLK
CLOCK => v_adr[15].CLK
CLOCK => v_adr[16].CLK
CLOCK => v_adr[17].CLK
CLOCK => u_adr[0].CLK
CLOCK => u_adr[1].CLK
CLOCK => u_adr[2].CLK
CLOCK => u_adr[3].CLK
CLOCK => u_adr[4].CLK
CLOCK => u_adr[5].CLK
CLOCK => u_adr[6].CLK
CLOCK => u_adr[7].CLK
CLOCK => u_adr[8].CLK
CLOCK => u_adr[9].CLK
CLOCK => u_adr[10].CLK
CLOCK => u_adr[11].CLK
CLOCK => u_adr[12].CLK
CLOCK => u_adr[13].CLK
CLOCK => u_adr[14].CLK
CLOCK => u_adr[15].CLK
CLOCK => u_adr[16].CLK
CLOCK => u_adr[17].CLK
CLOCK => y_adr[0].CLK
CLOCK => y_adr[1].CLK
CLOCK => y_adr[2].CLK
CLOCK => y_adr[3].CLK
CLOCK => y_adr[4].CLK
CLOCK => y_adr[5].CLK
CLOCK => y_adr[6].CLK
CLOCK => y_adr[7].CLK
CLOCK => y_adr[8].CLK
CLOCK => y_adr[9].CLK
CLOCK => y_adr[10].CLK
CLOCK => y_adr[11].CLK
CLOCK => y_adr[12].CLK
CLOCK => y_adr[13].CLK
CLOCK => y_adr[14].CLK
CLOCK => y_adr[15].CLK
CLOCK => y_adr[16].CLK
CLOCK => y_adr[17].CLK
CLOCK => m1_done~reg0.CLK
CLOCK => m1_state~26.DATAIN
Resetn => m1_done~reg0.ACLR
Resetn => m1_state~28.DATAIN
Resetn => y_adr[17].ENA
Resetn => y_adr[16].ENA
Resetn => y_adr[15].ENA
Resetn => y_adr[14].ENA
Resetn => y_adr[13].ENA
Resetn => y_adr[12].ENA
Resetn => y_adr[11].ENA
Resetn => y_adr[10].ENA
Resetn => y_adr[9].ENA
Resetn => y_adr[8].ENA
Resetn => y_adr[7].ENA
Resetn => y_adr[6].ENA
Resetn => y_adr[5].ENA
Resetn => y_adr[4].ENA
Resetn => y_adr[3].ENA
Resetn => y_adr[2].ENA
Resetn => y_adr[1].ENA
Resetn => y_adr[0].ENA
Resetn => u_adr[17].ENA
Resetn => u_adr[16].ENA
Resetn => u_adr[15].ENA
Resetn => u_adr[14].ENA
Resetn => u_adr[13].ENA
Resetn => u_adr[12].ENA
Resetn => u_adr[11].ENA
Resetn => u_adr[10].ENA
Resetn => u_adr[9].ENA
Resetn => u_adr[8].ENA
Resetn => u_adr[7].ENA
Resetn => u_adr[6].ENA
Resetn => u_adr[5].ENA
Resetn => u_adr[4].ENA
Resetn => u_adr[3].ENA
Resetn => u_adr[2].ENA
Resetn => u_adr[1].ENA
Resetn => u_adr[0].ENA
Resetn => v_adr[17].ENA
Resetn => v_adr[16].ENA
Resetn => v_adr[15].ENA
Resetn => v_adr[14].ENA
Resetn => v_adr[13].ENA
Resetn => v_adr[12].ENA
Resetn => v_adr[11].ENA
Resetn => v_adr[10].ENA
Resetn => v_adr[9].ENA
Resetn => v_adr[8].ENA
Resetn => v_adr[7].ENA
Resetn => v_adr[6].ENA
Resetn => v_adr[5].ENA
Resetn => v_adr[4].ENA
Resetn => v_adr[3].ENA
Resetn => v_adr[2].ENA
Resetn => v_adr[1].ENA
Resetn => v_adr[0].ENA
Resetn => rgb_adr[17].ENA
Resetn => rgb_adr[16].ENA
Resetn => rgb_adr[15].ENA
Resetn => rgb_adr[14].ENA
Resetn => rgb_adr[13].ENA
Resetn => rgb_adr[12].ENA
Resetn => rgb_adr[11].ENA
Resetn => rgb_adr[10].ENA
Resetn => rgb_adr[9].ENA
Resetn => rgb_adr[8].ENA
Resetn => rgb_adr[7].ENA
Resetn => rgb_adr[6].ENA
Resetn => rgb_adr[5].ENA
Resetn => rgb_adr[4].ENA
Resetn => rgb_adr[3].ENA
Resetn => rgb_adr[2].ENA
Resetn => rgb_adr[1].ENA
Resetn => rgb_adr[0].ENA
Resetn => SRAM_we_enable~reg0.ENA
Resetn => SRAM_write_data[15]~reg0.ENA
Resetn => SRAM_write_data[14]~reg0.ENA
Resetn => SRAM_write_data[13]~reg0.ENA
Resetn => SRAM_write_data[12]~reg0.ENA
Resetn => SRAM_write_data[11]~reg0.ENA
Resetn => SRAM_write_data[10]~reg0.ENA
Resetn => SRAM_write_data[9]~reg0.ENA
Resetn => SRAM_write_data[8]~reg0.ENA
Resetn => SRAM_write_data[7]~reg0.ENA
Resetn => SRAM_write_data[6]~reg0.ENA
Resetn => SRAM_write_data[5]~reg0.ENA
Resetn => SRAM_write_data[4]~reg0.ENA
Resetn => SRAM_write_data[3]~reg0.ENA
Resetn => SRAM_write_data[2]~reg0.ENA
Resetn => SRAM_write_data[1]~reg0.ENA
Resetn => SRAM_write_data[0]~reg0.ENA
Resetn => first_row_value.ENA
Resetn => row[7]~reg0.ENA
Resetn => row[6]~reg0.ENA
Resetn => row[5]~reg0.ENA
Resetn => row[4]~reg0.ENA
Resetn => row[3]~reg0.ENA
Resetn => row[2]~reg0.ENA
Resetn => row[1]~reg0.ENA
Resetn => row[0]~reg0.ENA
Resetn => j[7]~reg0.ENA
Resetn => j[6]~reg0.ENA
Resetn => j[5]~reg0.ENA
Resetn => j[4]~reg0.ENA
Resetn => j[3]~reg0.ENA
Resetn => j[2]~reg0.ENA
Resetn => j[1]~reg0.ENA
Resetn => j[0]~reg0.ENA
Resetn => u_buf[15].ENA
Resetn => u_buf[14].ENA
Resetn => u_buf[13].ENA
Resetn => u_buf[12].ENA
Resetn => u_buf[11].ENA
Resetn => u_buf[10].ENA
Resetn => u_buf[9].ENA
Resetn => u_buf[8].ENA
Resetn => u_buf[7].ENA
Resetn => u_buf[6].ENA
Resetn => u_buf[5].ENA
Resetn => u_buf[4].ENA
Resetn => u_buf[3].ENA
Resetn => u_buf[2].ENA
Resetn => u_buf[1].ENA
Resetn => u_buf[0].ENA
Resetn => v_buf[15].ENA
Resetn => v_buf[14].ENA
Resetn => v_buf[13].ENA
Resetn => v_buf[12].ENA
Resetn => v_buf[11].ENA
Resetn => v_buf[10].ENA
Resetn => v_buf[9].ENA
Resetn => v_buf[8].ENA
Resetn => v_buf[7].ENA
Resetn => v_buf[6].ENA
Resetn => v_buf[5].ENA
Resetn => v_buf[4].ENA
Resetn => v_buf[3].ENA
Resetn => v_buf[2].ENA
Resetn => v_buf[1].ENA
Resetn => v_buf[0].ENA
Resetn => y_buf[15].ENA
Resetn => y_buf[14].ENA
Resetn => y_buf[13].ENA
Resetn => y_buf[12].ENA
Resetn => y_buf[11].ENA
Resetn => y_buf[10].ENA
Resetn => y_buf[9].ENA
Resetn => y_buf[8].ENA
Resetn => y_buf[7].ENA
Resetn => y_buf[6].ENA
Resetn => y_buf[5].ENA
Resetn => y_buf[4].ENA
Resetn => y_buf[3].ENA
Resetn => y_buf[2].ENA
Resetn => y_buf[1].ENA
Resetn => y_buf[0].ENA
Resetn => u_p5[7].ENA
Resetn => u_p5[6].ENA
Resetn => u_p5[5].ENA
Resetn => u_p5[4].ENA
Resetn => u_p5[3].ENA
Resetn => u_p5[2].ENA
Resetn => u_p5[1].ENA
Resetn => u_p5[0].ENA
Resetn => u_p3[7].ENA
Resetn => u_p3[6].ENA
Resetn => u_p3[5].ENA
Resetn => u_p3[4].ENA
Resetn => u_p3[3].ENA
Resetn => u_p3[2].ENA
Resetn => u_p3[1].ENA
Resetn => u_p3[0].ENA
Resetn => u_p1[7].ENA
Resetn => u_p1[6].ENA
Resetn => u_p1[5].ENA
Resetn => u_p1[4].ENA
Resetn => u_p1[3].ENA
Resetn => u_p1[2].ENA
Resetn => u_p1[1].ENA
Resetn => u_p1[0].ENA
Resetn => u_m1[7].ENA
Resetn => u_m1[6].ENA
Resetn => u_m1[5].ENA
Resetn => u_m1[4].ENA
Resetn => u_m1[3].ENA
Resetn => u_m1[2].ENA
Resetn => u_m1[1].ENA
Resetn => u_m1[0].ENA
Resetn => u_m3[7].ENA
Resetn => u_m3[6].ENA
Resetn => u_m3[5].ENA
Resetn => u_m3[4].ENA
Resetn => u_m3[3].ENA
Resetn => u_m3[2].ENA
Resetn => u_m3[1].ENA
Resetn => u_m3[0].ENA
Resetn => u_m5[7].ENA
Resetn => u_m5[6].ENA
Resetn => u_m5[5].ENA
Resetn => u_m5[4].ENA
Resetn => u_m5[3].ENA
Resetn => u_m5[2].ENA
Resetn => u_m5[1].ENA
Resetn => u_m5[0].ENA
Resetn => v_p5[7].ENA
Resetn => v_p5[6].ENA
Resetn => v_p5[5].ENA
Resetn => v_p5[4].ENA
Resetn => v_p5[3].ENA
Resetn => v_p5[2].ENA
Resetn => v_p5[1].ENA
Resetn => v_p5[0].ENA
Resetn => v_p3[7].ENA
Resetn => v_p3[6].ENA
Resetn => v_p3[5].ENA
Resetn => v_p3[4].ENA
Resetn => v_p3[3].ENA
Resetn => v_p3[2].ENA
Resetn => v_p3[1].ENA
Resetn => v_p3[0].ENA
Resetn => v_p1[7].ENA
Resetn => v_p1[6].ENA
Resetn => v_p1[5].ENA
Resetn => v_p1[4].ENA
Resetn => v_p1[3].ENA
Resetn => v_p1[2].ENA
Resetn => v_p1[1].ENA
Resetn => v_p1[0].ENA
Resetn => v_m1[7].ENA
Resetn => v_m1[6].ENA
Resetn => v_m1[5].ENA
Resetn => v_m1[4].ENA
Resetn => v_m1[3].ENA
Resetn => v_m1[2].ENA
Resetn => v_m1[1].ENA
Resetn => v_m1[0].ENA
Resetn => v_m3[7].ENA
Resetn => v_m3[6].ENA
Resetn => v_m3[5].ENA
Resetn => v_m3[4].ENA
Resetn => v_m3[3].ENA
Resetn => v_m3[2].ENA
Resetn => v_m3[1].ENA
Resetn => v_m3[0].ENA
Resetn => v_m5[7].ENA
Resetn => v_m5[6].ENA
Resetn => v_m5[5].ENA
Resetn => v_m5[4].ENA
Resetn => v_m5[3].ENA
Resetn => v_m5[2].ENA
Resetn => v_m5[1].ENA
Resetn => v_m5[0].ENA
Resetn => R_even[7]~reg0.ENA
Resetn => R_even[6]~reg0.ENA
Resetn => R_even[5]~reg0.ENA
Resetn => R_even[4]~reg0.ENA
Resetn => R_even[3]~reg0.ENA
Resetn => R_even[2]~reg0.ENA
Resetn => R_even[1]~reg0.ENA
Resetn => R_even[0]~reg0.ENA
Resetn => R_odd[7]~reg0.ENA
Resetn => R_odd[6]~reg0.ENA
Resetn => R_odd[5]~reg0.ENA
Resetn => R_odd[4]~reg0.ENA
Resetn => R_odd[3]~reg0.ENA
Resetn => R_odd[2]~reg0.ENA
Resetn => R_odd[1]~reg0.ENA
Resetn => R_odd[0]~reg0.ENA
Resetn => G_even[7]~reg0.ENA
Resetn => G_even[6]~reg0.ENA
Resetn => G_even[5]~reg0.ENA
Resetn => G_even[4]~reg0.ENA
Resetn => G_even[3]~reg0.ENA
Resetn => G_even[2]~reg0.ENA
Resetn => G_even[1]~reg0.ENA
Resetn => G_even[0]~reg0.ENA
Resetn => G_odd[7]~reg0.ENA
Resetn => G_odd[6]~reg0.ENA
Resetn => G_odd[5]~reg0.ENA
Resetn => G_odd[4]~reg0.ENA
Resetn => G_odd[3]~reg0.ENA
Resetn => G_odd[2]~reg0.ENA
Resetn => G_odd[1]~reg0.ENA
Resetn => G_odd[0]~reg0.ENA
Resetn => B_even[7]~reg0.ENA
Resetn => B_even[6]~reg0.ENA
Resetn => B_even[5]~reg0.ENA
Resetn => B_even[4]~reg0.ENA
Resetn => B_even[3]~reg0.ENA
Resetn => B_even[2]~reg0.ENA
Resetn => B_even[1]~reg0.ENA
Resetn => B_even[0]~reg0.ENA
Resetn => B_odd[7]~reg0.ENA
Resetn => B_odd[6]~reg0.ENA
Resetn => B_odd[5]~reg0.ENA
Resetn => B_odd[4]~reg0.ENA
Resetn => B_odd[3]~reg0.ENA
Resetn => B_odd[2]~reg0.ENA
Resetn => B_odd[1]~reg0.ENA
Resetn => B_odd[0]~reg0.ENA
Resetn => u_even[15].ENA
Resetn => u_even[14].ENA
Resetn => u_even[13].ENA
Resetn => u_even[12].ENA
Resetn => u_even[11].ENA
Resetn => u_even[10].ENA
Resetn => u_even[9].ENA
Resetn => u_even[8].ENA
Resetn => u_even[7].ENA
Resetn => u_even[6].ENA
Resetn => u_even[5].ENA
Resetn => u_even[4].ENA
Resetn => u_even[3].ENA
Resetn => u_even[2].ENA
Resetn => u_even[1].ENA
Resetn => u_even[0].ENA
Resetn => u_odd[23].ENA
Resetn => u_odd[22].ENA
Resetn => u_odd[21].ENA
Resetn => u_odd[20].ENA
Resetn => u_odd[19].ENA
Resetn => u_odd[18].ENA
Resetn => u_odd[17].ENA
Resetn => u_odd[16].ENA
Resetn => u_odd[15].ENA
Resetn => u_odd[14].ENA
Resetn => u_odd[13].ENA
Resetn => u_odd[12].ENA
Resetn => u_odd[11].ENA
Resetn => u_odd[10].ENA
Resetn => u_odd[9].ENA
Resetn => u_odd[8].ENA
Resetn => v_even[15].ENA
Resetn => v_even[14].ENA
Resetn => v_even[13].ENA
Resetn => v_even[12].ENA
Resetn => v_even[11].ENA
Resetn => v_even[10].ENA
Resetn => v_even[9].ENA
Resetn => v_even[8].ENA
Resetn => v_even[7].ENA
Resetn => v_even[6].ENA
Resetn => v_even[5].ENA
Resetn => v_even[4].ENA
Resetn => v_even[3].ENA
Resetn => v_even[2].ENA
Resetn => v_even[1].ENA
Resetn => v_even[0].ENA
Resetn => v_odd[23].ENA
Resetn => v_odd[22].ENA
Resetn => v_odd[21].ENA
Resetn => v_odd[20].ENA
Resetn => v_odd[19].ENA
Resetn => v_odd[18].ENA
Resetn => v_odd[17].ENA
Resetn => v_odd[16].ENA
Resetn => v_odd[15].ENA
Resetn => v_odd[14].ENA
Resetn => v_odd[13].ENA
Resetn => v_odd[12].ENA
Resetn => v_odd[11].ENA
Resetn => v_odd[10].ENA
Resetn => v_odd[9].ENA
Resetn => SRAM_address[0]~reg0.ENA
Resetn => v_odd[8].ENA
Resetn => u_acc[31].ENA
Resetn => u_acc[30].ENA
Resetn => u_acc[29].ENA
Resetn => u_acc[28].ENA
Resetn => u_acc[27].ENA
Resetn => u_acc[26].ENA
Resetn => u_acc[25].ENA
Resetn => u_acc[24].ENA
Resetn => u_acc[23].ENA
Resetn => u_acc[22].ENA
Resetn => u_acc[21].ENA
Resetn => u_acc[20].ENA
Resetn => u_acc[19].ENA
Resetn => u_acc[18].ENA
Resetn => u_acc[17].ENA
Resetn => u_acc[16].ENA
Resetn => u_acc[15].ENA
Resetn => u_acc[14].ENA
Resetn => u_acc[13].ENA
Resetn => u_acc[12].ENA
Resetn => u_acc[11].ENA
Resetn => u_acc[10].ENA
Resetn => u_acc[9].ENA
Resetn => u_acc[8].ENA
Resetn => u_acc[7].ENA
Resetn => u_acc[6].ENA
Resetn => u_acc[5].ENA
Resetn => u_acc[4].ENA
Resetn => u_acc[3].ENA
Resetn => u_acc[2].ENA
Resetn => u_acc[1].ENA
Resetn => u_acc[0].ENA
Resetn => v_acc[31].ENA
Resetn => v_acc[30].ENA
Resetn => v_acc[29].ENA
Resetn => v_acc[28].ENA
Resetn => v_acc[27].ENA
Resetn => v_acc[26].ENA
Resetn => v_acc[25].ENA
Resetn => v_acc[24].ENA
Resetn => v_acc[23].ENA
Resetn => v_acc[22].ENA
Resetn => v_acc[21].ENA
Resetn => v_acc[20].ENA
Resetn => v_acc[19].ENA
Resetn => v_acc[18].ENA
Resetn => v_acc[17].ENA
Resetn => v_acc[16].ENA
Resetn => v_acc[15].ENA
Resetn => v_acc[14].ENA
Resetn => v_acc[13].ENA
Resetn => v_acc[12].ENA
Resetn => v_acc[11].ENA
Resetn => v_acc[10].ENA
Resetn => v_acc[9].ENA
Resetn => v_acc[8].ENA
Resetn => v_acc[7].ENA
Resetn => v_acc[6].ENA
Resetn => v_acc[5].ENA
Resetn => v_acc[4].ENA
Resetn => v_acc[3].ENA
Resetn => v_acc[2].ENA
Resetn => v_acc[1].ENA
Resetn => v_acc[0].ENA
Resetn => R_accE[31].ENA
Resetn => R_accE[30].ENA
Resetn => R_accE[29].ENA
Resetn => R_accE[28].ENA
Resetn => R_accE[27].ENA
Resetn => R_accE[26].ENA
Resetn => R_accE[25].ENA
Resetn => R_accE[24].ENA
Resetn => R_accE[23].ENA
Resetn => R_accE[22].ENA
Resetn => R_accE[21].ENA
Resetn => R_accE[20].ENA
Resetn => R_accE[19].ENA
Resetn => R_accE[18].ENA
Resetn => R_accE[17].ENA
Resetn => R_accE[16].ENA
Resetn => R_accE[15].ENA
Resetn => R_accE[14].ENA
Resetn => R_accE[13].ENA
Resetn => R_accE[12].ENA
Resetn => R_accE[11].ENA
Resetn => R_accE[10].ENA
Resetn => R_accE[9].ENA
Resetn => R_accE[8].ENA
Resetn => R_accE[7].ENA
Resetn => R_accE[6].ENA
Resetn => R_accE[5].ENA
Resetn => R_accE[4].ENA
Resetn => R_accE[3].ENA
Resetn => R_accE[2].ENA
Resetn => R_accE[1].ENA
Resetn => R_accE[0].ENA
Resetn => R_accO[31].ENA
Resetn => R_accO[30].ENA
Resetn => R_accO[29].ENA
Resetn => R_accO[28].ENA
Resetn => R_accO[27].ENA
Resetn => R_accO[26].ENA
Resetn => R_accO[25].ENA
Resetn => R_accO[24].ENA
Resetn => R_accO[23].ENA
Resetn => R_accO[22].ENA
Resetn => R_accO[21].ENA
Resetn => R_accO[20].ENA
Resetn => R_accO[19].ENA
Resetn => R_accO[18].ENA
Resetn => R_accO[17].ENA
Resetn => R_accO[16].ENA
Resetn => R_accO[15].ENA
Resetn => R_accO[14].ENA
Resetn => R_accO[13].ENA
Resetn => R_accO[12].ENA
Resetn => R_accO[11].ENA
Resetn => R_accO[10].ENA
Resetn => R_accO[9].ENA
Resetn => R_accO[8].ENA
Resetn => R_accO[7].ENA
Resetn => R_accO[6].ENA
Resetn => R_accO[5].ENA
Resetn => R_accO[4].ENA
Resetn => R_accO[3].ENA
Resetn => R_accO[2].ENA
Resetn => R_accO[1].ENA
Resetn => R_accO[0].ENA
Resetn => G_accE[31].ENA
Resetn => G_accE[30].ENA
Resetn => G_accE[29].ENA
Resetn => G_accE[28].ENA
Resetn => G_accE[27].ENA
Resetn => G_accE[26].ENA
Resetn => G_accE[25].ENA
Resetn => G_accE[24].ENA
Resetn => G_accE[23].ENA
Resetn => G_accE[22].ENA
Resetn => G_accE[21].ENA
Resetn => G_accE[20].ENA
Resetn => G_accE[19].ENA
Resetn => G_accE[18].ENA
Resetn => G_accE[17].ENA
Resetn => G_accE[16].ENA
Resetn => G_accE[15].ENA
Resetn => G_accE[14].ENA
Resetn => G_accE[13].ENA
Resetn => G_accE[12].ENA
Resetn => G_accE[11].ENA
Resetn => G_accE[10].ENA
Resetn => G_accE[9].ENA
Resetn => G_accE[8].ENA
Resetn => G_accE[7].ENA
Resetn => G_accE[6].ENA
Resetn => G_accE[5].ENA
Resetn => G_accE[4].ENA
Resetn => G_accE[3].ENA
Resetn => G_accE[2].ENA
Resetn => G_accE[1].ENA
Resetn => G_accE[0].ENA
Resetn => G_accO[31].ENA
Resetn => G_accO[30].ENA
Resetn => G_accO[29].ENA
Resetn => G_accO[28].ENA
Resetn => G_accO[27].ENA
Resetn => G_accO[26].ENA
Resetn => G_accO[25].ENA
Resetn => G_accO[24].ENA
Resetn => G_accO[23].ENA
Resetn => G_accO[22].ENA
Resetn => G_accO[21].ENA
Resetn => G_accO[20].ENA
Resetn => G_accO[19].ENA
Resetn => G_accO[18].ENA
Resetn => G_accO[17].ENA
Resetn => G_accO[16].ENA
Resetn => G_accO[15].ENA
Resetn => G_accO[14].ENA
Resetn => G_accO[13].ENA
Resetn => G_accO[12].ENA
Resetn => G_accO[11].ENA
Resetn => G_accO[10].ENA
Resetn => G_accO[9].ENA
Resetn => G_accO[8].ENA
Resetn => G_accO[7].ENA
Resetn => G_accO[6].ENA
Resetn => G_accO[5].ENA
Resetn => G_accO[4].ENA
Resetn => G_accO[3].ENA
Resetn => G_accO[2].ENA
Resetn => G_accO[1].ENA
Resetn => G_accO[0].ENA
Resetn => B_accE[31].ENA
Resetn => B_accE[30].ENA
Resetn => B_accE[29].ENA
Resetn => B_accE[28].ENA
Resetn => B_accE[27].ENA
Resetn => B_accE[26].ENA
Resetn => B_accE[25].ENA
Resetn => B_accE[24].ENA
Resetn => B_accE[23].ENA
Resetn => B_accE[22].ENA
Resetn => B_accE[21].ENA
Resetn => B_accE[20].ENA
Resetn => B_accE[19].ENA
Resetn => B_accE[18].ENA
Resetn => B_accE[17].ENA
Resetn => B_accE[16].ENA
Resetn => B_accE[15].ENA
Resetn => B_accE[14].ENA
Resetn => B_accE[13].ENA
Resetn => B_accE[12].ENA
Resetn => B_accE[11].ENA
Resetn => B_accE[10].ENA
Resetn => B_accE[9].ENA
Resetn => B_accE[8].ENA
Resetn => B_accE[7].ENA
Resetn => B_accE[6].ENA
Resetn => B_accE[5].ENA
Resetn => B_accE[4].ENA
Resetn => B_accE[3].ENA
Resetn => B_accE[2].ENA
Resetn => B_accE[1].ENA
Resetn => B_accE[0].ENA
Resetn => B_accO[31].ENA
Resetn => B_accO[30].ENA
Resetn => B_accO[29].ENA
Resetn => B_accO[28].ENA
Resetn => B_accO[27].ENA
Resetn => B_accO[26].ENA
Resetn => B_accO[25].ENA
Resetn => B_accO[24].ENA
Resetn => B_accO[23].ENA
Resetn => B_accO[22].ENA
Resetn => B_accO[21].ENA
Resetn => B_accO[20].ENA
Resetn => B_accO[19].ENA
Resetn => B_accO[18].ENA
Resetn => B_accO[17].ENA
Resetn => B_accO[16].ENA
Resetn => B_accO[15].ENA
Resetn => B_accO[14].ENA
Resetn => B_accO[13].ENA
Resetn => B_accO[12].ENA
Resetn => B_accO[11].ENA
Resetn => B_accO[10].ENA
Resetn => B_accO[9].ENA
Resetn => B_accO[8].ENA
Resetn => B_accO[7].ENA
Resetn => B_accO[6].ENA
Resetn => B_accO[5].ENA
Resetn => B_accO[4].ENA
Resetn => B_accO[3].ENA
Resetn => B_accO[2].ENA
Resetn => B_accO[1].ENA
Resetn => B_accO[0].ENA
Resetn => op1[31].ENA
Resetn => op1[30].ENA
Resetn => op1[29].ENA
Resetn => op1[28].ENA
Resetn => op1[27].ENA
Resetn => op1[26].ENA
Resetn => op1[25].ENA
Resetn => op1[24].ENA
Resetn => op1[23].ENA
Resetn => op1[22].ENA
Resetn => op1[21].ENA
Resetn => op1[20].ENA
Resetn => op1[19].ENA
Resetn => op1[18].ENA
Resetn => op1[17].ENA
Resetn => op1[16].ENA
Resetn => op1[15].ENA
Resetn => op1[14].ENA
Resetn => op1[13].ENA
Resetn => op1[12].ENA
Resetn => op1[11].ENA
Resetn => op1[10].ENA
Resetn => op1[9].ENA
Resetn => op1[8].ENA
Resetn => op1[7].ENA
Resetn => op1[6].ENA
Resetn => op1[5].ENA
Resetn => op1[4].ENA
Resetn => op1[3].ENA
Resetn => op1[2].ENA
Resetn => op1[1].ENA
Resetn => op1[0].ENA
Resetn => op2[31].ENA
Resetn => op2[30].ENA
Resetn => op2[29].ENA
Resetn => op2[28].ENA
Resetn => op2[27].ENA
Resetn => op2[26].ENA
Resetn => op2[25].ENA
Resetn => op2[24].ENA
Resetn => op2[23].ENA
Resetn => op2[22].ENA
Resetn => op2[21].ENA
Resetn => op2[20].ENA
Resetn => op2[19].ENA
Resetn => op2[18].ENA
Resetn => op2[17].ENA
Resetn => op2[16].ENA
Resetn => op2[15].ENA
Resetn => op2[14].ENA
Resetn => op2[13].ENA
Resetn => op2[12].ENA
Resetn => op2[11].ENA
Resetn => op2[10].ENA
Resetn => op2[9].ENA
Resetn => op2[8].ENA
Resetn => op2[7].ENA
Resetn => op2[6].ENA
Resetn => op2[5].ENA
Resetn => op2[4].ENA
Resetn => op2[3].ENA
Resetn => op2[2].ENA
Resetn => op2[1].ENA
Resetn => op2[0].ENA
Resetn => op3[31].ENA
Resetn => op3[30].ENA
Resetn => op3[29].ENA
Resetn => op3[28].ENA
Resetn => op3[27].ENA
Resetn => op3[26].ENA
Resetn => op3[25].ENA
Resetn => op3[24].ENA
Resetn => op3[23].ENA
Resetn => op3[22].ENA
Resetn => op3[21].ENA
Resetn => op3[20].ENA
Resetn => op3[19].ENA
Resetn => op3[18].ENA
Resetn => op3[17].ENA
Resetn => op3[16].ENA
Resetn => op3[15].ENA
Resetn => op3[14].ENA
Resetn => op3[13].ENA
Resetn => op3[12].ENA
Resetn => op3[11].ENA
Resetn => op3[10].ENA
Resetn => op3[9].ENA
Resetn => op3[8].ENA
Resetn => op3[7].ENA
Resetn => op3[6].ENA
Resetn => op3[5].ENA
Resetn => op3[4].ENA
Resetn => op3[3].ENA
Resetn => op3[2].ENA
Resetn => op3[1].ENA
Resetn => op3[0].ENA
Resetn => op4[31].ENA
Resetn => op4[30].ENA
Resetn => op4[29].ENA
Resetn => op4[28].ENA
Resetn => op4[27].ENA
Resetn => op4[26].ENA
Resetn => op4[25].ENA
Resetn => op4[24].ENA
Resetn => op4[23].ENA
Resetn => op4[22].ENA
Resetn => op4[21].ENA
Resetn => op4[20].ENA
Resetn => op4[19].ENA
Resetn => op4[18].ENA
Resetn => op4[17].ENA
Resetn => op4[16].ENA
Resetn => op4[15].ENA
Resetn => op4[14].ENA
Resetn => op4[13].ENA
Resetn => op4[12].ENA
Resetn => op4[11].ENA
Resetn => op4[10].ENA
Resetn => op4[9].ENA
Resetn => op4[8].ENA
Resetn => op4[7].ENA
Resetn => op4[6].ENA
Resetn => op4[5].ENA
Resetn => op4[4].ENA
Resetn => op4[3].ENA
Resetn => op4[2].ENA
Resetn => op4[1].ENA
Resetn => op4[0].ENA
Resetn => op5[31].ENA
Resetn => op5[30].ENA
Resetn => op5[29].ENA
Resetn => op5[28].ENA
Resetn => op5[27].ENA
Resetn => op5[26].ENA
Resetn => op5[25].ENA
Resetn => op5[24].ENA
Resetn => op5[23].ENA
Resetn => op5[22].ENA
Resetn => op5[21].ENA
Resetn => op5[20].ENA
Resetn => op5[19].ENA
Resetn => op5[18].ENA
Resetn => op5[17].ENA
Resetn => op5[16].ENA
Resetn => op5[15].ENA
Resetn => op5[14].ENA
Resetn => op5[13].ENA
Resetn => op5[12].ENA
Resetn => op5[11].ENA
Resetn => op5[10].ENA
Resetn => op5[9].ENA
Resetn => op5[8].ENA
Resetn => op5[7].ENA
Resetn => op5[6].ENA
Resetn => op5[5].ENA
Resetn => op5[4].ENA
Resetn => op5[3].ENA
Resetn => op5[2].ENA
Resetn => op5[1].ENA
Resetn => op5[0].ENA
Resetn => op6[31].ENA
Resetn => op6[30].ENA
Resetn => op6[29].ENA
Resetn => op6[28].ENA
Resetn => op6[27].ENA
Resetn => op6[26].ENA
Resetn => op6[25].ENA
Resetn => op6[24].ENA
Resetn => op6[23].ENA
Resetn => op6[22].ENA
Resetn => op6[21].ENA
Resetn => op6[20].ENA
Resetn => op6[19].ENA
Resetn => op6[18].ENA
Resetn => op6[17].ENA
Resetn => op6[16].ENA
Resetn => op6[15].ENA
Resetn => op6[14].ENA
Resetn => op6[13].ENA
Resetn => op6[12].ENA
Resetn => op6[11].ENA
Resetn => op6[10].ENA
Resetn => op6[9].ENA
Resetn => op6[8].ENA
Resetn => op6[7].ENA
Resetn => op6[6].ENA
Resetn => op6[5].ENA
Resetn => op6[4].ENA
Resetn => op6[3].ENA
Resetn => op6[2].ENA
Resetn => op6[1].ENA
Resetn => op6[0].ENA
Resetn => op7[31].ENA
Resetn => op7[30].ENA
Resetn => op7[29].ENA
Resetn => op7[28].ENA
Resetn => op7[27].ENA
Resetn => op7[26].ENA
Resetn => op7[25].ENA
Resetn => op7[24].ENA
Resetn => op7[23].ENA
Resetn => op7[22].ENA
Resetn => op7[21].ENA
Resetn => op7[20].ENA
Resetn => op7[19].ENA
Resetn => op7[18].ENA
Resetn => op7[17].ENA
Resetn => op7[16].ENA
Resetn => op7[15].ENA
Resetn => op7[14].ENA
Resetn => op7[13].ENA
Resetn => op7[12].ENA
Resetn => op7[11].ENA
Resetn => op7[10].ENA
Resetn => op7[9].ENA
Resetn => op7[8].ENA
Resetn => op7[7].ENA
Resetn => op7[6].ENA
Resetn => op7[5].ENA
Resetn => op7[4].ENA
Resetn => op7[3].ENA
Resetn => op7[2].ENA
Resetn => op7[1].ENA
Resetn => op7[0].ENA
Resetn => op8[31].ENA
Resetn => op8[30].ENA
Resetn => op8[29].ENA
Resetn => op8[28].ENA
Resetn => op8[27].ENA
Resetn => op8[26].ENA
Resetn => op8[25].ENA
Resetn => op8[24].ENA
Resetn => op8[23].ENA
Resetn => op8[22].ENA
Resetn => op8[21].ENA
Resetn => op8[20].ENA
Resetn => op8[19].ENA
Resetn => op8[18].ENA
Resetn => op8[17].ENA
Resetn => op8[16].ENA
Resetn => op8[15].ENA
Resetn => op8[14].ENA
Resetn => op8[13].ENA
Resetn => op8[12].ENA
Resetn => op8[11].ENA
Resetn => op8[10].ENA
Resetn => op8[9].ENA
Resetn => op8[8].ENA
Resetn => op8[7].ENA
Resetn => op8[6].ENA
Resetn => op8[5].ENA
Resetn => op8[4].ENA
Resetn => op8[3].ENA
Resetn => op8[2].ENA
Resetn => op8[1].ENA
Resetn => op8[0].ENA
Resetn => SRAM_address[17]~reg0.ENA
Resetn => SRAM_address[16]~reg0.ENA
Resetn => SRAM_address[15]~reg0.ENA
Resetn => SRAM_address[14]~reg0.ENA
Resetn => SRAM_address[13]~reg0.ENA
Resetn => SRAM_address[12]~reg0.ENA
Resetn => SRAM_address[11]~reg0.ENA
Resetn => SRAM_address[10]~reg0.ENA
Resetn => SRAM_address[9]~reg0.ENA
Resetn => SRAM_address[8]~reg0.ENA
Resetn => SRAM_address[7]~reg0.ENA
Resetn => SRAM_address[6]~reg0.ENA
Resetn => SRAM_address[5]~reg0.ENA
Resetn => SRAM_address[4]~reg0.ENA
Resetn => SRAM_address[3]~reg0.ENA
Resetn => SRAM_address[2]~reg0.ENA
Resetn => SRAM_address[1]~reg0.ENA
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_start => m1_state.OUTPUTSELECT
m1_done <= m1_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[0] <= j[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[1] <= j[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[2] <= j[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[3] <= j[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[4] <= j[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[5] <= j[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[6] <= j[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
j[7] <= j[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[0] <= R_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[1] <= R_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[2] <= R_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[3] <= R_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[4] <= R_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[5] <= R_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[6] <= R_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_even[7] <= R_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[0] <= R_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[1] <= R_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[2] <= R_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[3] <= R_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[4] <= R_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[5] <= R_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[6] <= R_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_odd[7] <= R_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[0] <= G_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[1] <= G_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[2] <= G_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[3] <= G_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[4] <= G_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[5] <= G_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[6] <= G_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_even[7] <= G_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[0] <= G_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[1] <= G_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[2] <= G_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[3] <= G_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[4] <= G_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[5] <= G_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[6] <= G_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_odd[7] <= G_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[0] <= B_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[1] <= B_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[2] <= B_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[3] <= B_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[4] <= B_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[5] <= B_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[6] <= B_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_even[7] <= B_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[0] <= B_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[1] <= B_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[2] <= B_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[3] <= B_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[4] <= B_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[5] <= B_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[6] <= B_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_odd[7] <= B_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => u_buf.DATAB
SRAM_read_data[0] => v_buf.DATAB
SRAM_read_data[0] => y_buf.DATAB
SRAM_read_data[0] => Selector122.IN4
SRAM_read_data[0] => Selector138.IN4
SRAM_read_data[0] => Selector154.IN3
SRAM_read_data[1] => u_buf.DATAB
SRAM_read_data[1] => v_buf.DATAB
SRAM_read_data[1] => y_buf.DATAB
SRAM_read_data[1] => Selector121.IN4
SRAM_read_data[1] => Selector137.IN4
SRAM_read_data[1] => Selector153.IN3
SRAM_read_data[2] => u_buf.DATAB
SRAM_read_data[2] => v_buf.DATAB
SRAM_read_data[2] => y_buf.DATAB
SRAM_read_data[2] => Selector120.IN4
SRAM_read_data[2] => Selector136.IN4
SRAM_read_data[2] => Selector152.IN3
SRAM_read_data[3] => u_buf.DATAB
SRAM_read_data[3] => v_buf.DATAB
SRAM_read_data[3] => y_buf.DATAB
SRAM_read_data[3] => Selector119.IN4
SRAM_read_data[3] => Selector135.IN4
SRAM_read_data[3] => Selector151.IN3
SRAM_read_data[4] => u_buf.DATAB
SRAM_read_data[4] => v_buf.DATAB
SRAM_read_data[4] => y_buf.DATAB
SRAM_read_data[4] => Selector118.IN4
SRAM_read_data[4] => Selector134.IN4
SRAM_read_data[4] => Selector150.IN3
SRAM_read_data[5] => u_buf.DATAB
SRAM_read_data[5] => v_buf.DATAB
SRAM_read_data[5] => y_buf.DATAB
SRAM_read_data[5] => Selector117.IN4
SRAM_read_data[5] => Selector133.IN4
SRAM_read_data[5] => Selector149.IN3
SRAM_read_data[6] => u_buf.DATAB
SRAM_read_data[6] => v_buf.DATAB
SRAM_read_data[6] => y_buf.DATAB
SRAM_read_data[6] => Selector116.IN4
SRAM_read_data[6] => Selector132.IN4
SRAM_read_data[6] => Selector148.IN3
SRAM_read_data[7] => u_buf.DATAB
SRAM_read_data[7] => v_buf.DATAB
SRAM_read_data[7] => y_buf.DATAB
SRAM_read_data[7] => Selector115.IN4
SRAM_read_data[7] => Selector131.IN4
SRAM_read_data[7] => Selector147.IN3
SRAM_read_data[8] => u_buf.DATAB
SRAM_read_data[8] => v_buf.DATAB
SRAM_read_data[8] => y_buf.DATAB
SRAM_read_data[8] => Selector114.IN4
SRAM_read_data[8] => Selector130.IN4
SRAM_read_data[8] => Selector146.IN3
SRAM_read_data[9] => u_buf.DATAB
SRAM_read_data[9] => v_buf.DATAB
SRAM_read_data[9] => y_buf.DATAB
SRAM_read_data[9] => Selector113.IN4
SRAM_read_data[9] => Selector129.IN4
SRAM_read_data[9] => Selector145.IN3
SRAM_read_data[10] => u_buf.DATAB
SRAM_read_data[10] => v_buf.DATAB
SRAM_read_data[10] => y_buf.DATAB
SRAM_read_data[10] => Selector112.IN4
SRAM_read_data[10] => Selector128.IN4
SRAM_read_data[10] => Selector144.IN3
SRAM_read_data[11] => u_buf.DATAB
SRAM_read_data[11] => v_buf.DATAB
SRAM_read_data[11] => y_buf.DATAB
SRAM_read_data[11] => Selector111.IN4
SRAM_read_data[11] => Selector127.IN4
SRAM_read_data[11] => Selector143.IN3
SRAM_read_data[12] => u_buf.DATAB
SRAM_read_data[12] => v_buf.DATAB
SRAM_read_data[12] => y_buf.DATAB
SRAM_read_data[12] => Selector110.IN4
SRAM_read_data[12] => Selector126.IN4
SRAM_read_data[12] => Selector142.IN3
SRAM_read_data[13] => u_buf.DATAB
SRAM_read_data[13] => v_buf.DATAB
SRAM_read_data[13] => y_buf.DATAB
SRAM_read_data[13] => Selector109.IN4
SRAM_read_data[13] => Selector125.IN4
SRAM_read_data[13] => Selector141.IN3
SRAM_read_data[14] => u_buf.DATAB
SRAM_read_data[14] => v_buf.DATAB
SRAM_read_data[14] => y_buf.DATAB
SRAM_read_data[14] => Selector108.IN4
SRAM_read_data[14] => Selector124.IN4
SRAM_read_data[14] => Selector140.IN3
SRAM_read_data[15] => u_buf.DATAB
SRAM_read_data[15] => v_buf.DATAB
SRAM_read_data[15] => y_buf.DATAB
SRAM_read_data[15] => Selector107.IN4
SRAM_read_data[15] => Selector123.IN4
SRAM_read_data[15] => Selector139.IN3
SRAM_we_enable <= SRAM_we_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|dual_port_RAM0:dual_port_RAM_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_tq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tq92:auto_generated.data_a[0]
data_a[1] => altsyncram_tq92:auto_generated.data_a[1]
data_a[2] => altsyncram_tq92:auto_generated.data_a[2]
data_a[3] => altsyncram_tq92:auto_generated.data_a[3]
data_a[4] => altsyncram_tq92:auto_generated.data_a[4]
data_a[5] => altsyncram_tq92:auto_generated.data_a[5]
data_a[6] => altsyncram_tq92:auto_generated.data_a[6]
data_a[7] => altsyncram_tq92:auto_generated.data_a[7]
data_a[8] => altsyncram_tq92:auto_generated.data_a[8]
data_a[9] => altsyncram_tq92:auto_generated.data_a[9]
data_a[10] => altsyncram_tq92:auto_generated.data_a[10]
data_a[11] => altsyncram_tq92:auto_generated.data_a[11]
data_a[12] => altsyncram_tq92:auto_generated.data_a[12]
data_a[13] => altsyncram_tq92:auto_generated.data_a[13]
data_a[14] => altsyncram_tq92:auto_generated.data_a[14]
data_a[15] => altsyncram_tq92:auto_generated.data_a[15]
data_a[16] => altsyncram_tq92:auto_generated.data_a[16]
data_a[17] => altsyncram_tq92:auto_generated.data_a[17]
data_a[18] => altsyncram_tq92:auto_generated.data_a[18]
data_a[19] => altsyncram_tq92:auto_generated.data_a[19]
data_a[20] => altsyncram_tq92:auto_generated.data_a[20]
data_a[21] => altsyncram_tq92:auto_generated.data_a[21]
data_a[22] => altsyncram_tq92:auto_generated.data_a[22]
data_a[23] => altsyncram_tq92:auto_generated.data_a[23]
data_a[24] => altsyncram_tq92:auto_generated.data_a[24]
data_a[25] => altsyncram_tq92:auto_generated.data_a[25]
data_a[26] => altsyncram_tq92:auto_generated.data_a[26]
data_a[27] => altsyncram_tq92:auto_generated.data_a[27]
data_a[28] => altsyncram_tq92:auto_generated.data_a[28]
data_a[29] => altsyncram_tq92:auto_generated.data_a[29]
data_a[30] => altsyncram_tq92:auto_generated.data_a[30]
data_a[31] => altsyncram_tq92:auto_generated.data_a[31]
data_b[0] => altsyncram_tq92:auto_generated.data_b[0]
data_b[1] => altsyncram_tq92:auto_generated.data_b[1]
data_b[2] => altsyncram_tq92:auto_generated.data_b[2]
data_b[3] => altsyncram_tq92:auto_generated.data_b[3]
data_b[4] => altsyncram_tq92:auto_generated.data_b[4]
data_b[5] => altsyncram_tq92:auto_generated.data_b[5]
data_b[6] => altsyncram_tq92:auto_generated.data_b[6]
data_b[7] => altsyncram_tq92:auto_generated.data_b[7]
data_b[8] => altsyncram_tq92:auto_generated.data_b[8]
data_b[9] => altsyncram_tq92:auto_generated.data_b[9]
data_b[10] => altsyncram_tq92:auto_generated.data_b[10]
data_b[11] => altsyncram_tq92:auto_generated.data_b[11]
data_b[12] => altsyncram_tq92:auto_generated.data_b[12]
data_b[13] => altsyncram_tq92:auto_generated.data_b[13]
data_b[14] => altsyncram_tq92:auto_generated.data_b[14]
data_b[15] => altsyncram_tq92:auto_generated.data_b[15]
data_b[16] => altsyncram_tq92:auto_generated.data_b[16]
data_b[17] => altsyncram_tq92:auto_generated.data_b[17]
data_b[18] => altsyncram_tq92:auto_generated.data_b[18]
data_b[19] => altsyncram_tq92:auto_generated.data_b[19]
data_b[20] => altsyncram_tq92:auto_generated.data_b[20]
data_b[21] => altsyncram_tq92:auto_generated.data_b[21]
data_b[22] => altsyncram_tq92:auto_generated.data_b[22]
data_b[23] => altsyncram_tq92:auto_generated.data_b[23]
data_b[24] => altsyncram_tq92:auto_generated.data_b[24]
data_b[25] => altsyncram_tq92:auto_generated.data_b[25]
data_b[26] => altsyncram_tq92:auto_generated.data_b[26]
data_b[27] => altsyncram_tq92:auto_generated.data_b[27]
data_b[28] => altsyncram_tq92:auto_generated.data_b[28]
data_b[29] => altsyncram_tq92:auto_generated.data_b[29]
data_b[30] => altsyncram_tq92:auto_generated.data_b[30]
data_b[31] => altsyncram_tq92:auto_generated.data_b[31]
address_a[0] => altsyncram_tq92:auto_generated.address_a[0]
address_a[1] => altsyncram_tq92:auto_generated.address_a[1]
address_a[2] => altsyncram_tq92:auto_generated.address_a[2]
address_a[3] => altsyncram_tq92:auto_generated.address_a[3]
address_a[4] => altsyncram_tq92:auto_generated.address_a[4]
address_a[5] => altsyncram_tq92:auto_generated.address_a[5]
address_a[6] => altsyncram_tq92:auto_generated.address_a[6]
address_b[0] => altsyncram_tq92:auto_generated.address_b[0]
address_b[1] => altsyncram_tq92:auto_generated.address_b[1]
address_b[2] => altsyncram_tq92:auto_generated.address_b[2]
address_b[3] => altsyncram_tq92:auto_generated.address_b[3]
address_b[4] => altsyncram_tq92:auto_generated.address_b[4]
address_b[5] => altsyncram_tq92:auto_generated.address_b[5]
address_b[6] => altsyncram_tq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_tq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_tq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_tq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_tq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_tq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_tq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_tq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_tq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_tq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_tq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_tq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_tq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_tq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_tq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_tq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_tq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_tq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_tq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_tq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_tq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_tq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_tq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_tq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_tq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_tq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_tq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_tq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_tq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_tq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_tq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_tq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_tq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_tq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|dual_port_RAM1:dual_port_RAM_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_uq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_uq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uq92:auto_generated.data_a[0]
data_a[1] => altsyncram_uq92:auto_generated.data_a[1]
data_a[2] => altsyncram_uq92:auto_generated.data_a[2]
data_a[3] => altsyncram_uq92:auto_generated.data_a[3]
data_a[4] => altsyncram_uq92:auto_generated.data_a[4]
data_a[5] => altsyncram_uq92:auto_generated.data_a[5]
data_a[6] => altsyncram_uq92:auto_generated.data_a[6]
data_a[7] => altsyncram_uq92:auto_generated.data_a[7]
data_a[8] => altsyncram_uq92:auto_generated.data_a[8]
data_a[9] => altsyncram_uq92:auto_generated.data_a[9]
data_a[10] => altsyncram_uq92:auto_generated.data_a[10]
data_a[11] => altsyncram_uq92:auto_generated.data_a[11]
data_a[12] => altsyncram_uq92:auto_generated.data_a[12]
data_a[13] => altsyncram_uq92:auto_generated.data_a[13]
data_a[14] => altsyncram_uq92:auto_generated.data_a[14]
data_a[15] => altsyncram_uq92:auto_generated.data_a[15]
data_a[16] => altsyncram_uq92:auto_generated.data_a[16]
data_a[17] => altsyncram_uq92:auto_generated.data_a[17]
data_a[18] => altsyncram_uq92:auto_generated.data_a[18]
data_a[19] => altsyncram_uq92:auto_generated.data_a[19]
data_a[20] => altsyncram_uq92:auto_generated.data_a[20]
data_a[21] => altsyncram_uq92:auto_generated.data_a[21]
data_a[22] => altsyncram_uq92:auto_generated.data_a[22]
data_a[23] => altsyncram_uq92:auto_generated.data_a[23]
data_a[24] => altsyncram_uq92:auto_generated.data_a[24]
data_a[25] => altsyncram_uq92:auto_generated.data_a[25]
data_a[26] => altsyncram_uq92:auto_generated.data_a[26]
data_a[27] => altsyncram_uq92:auto_generated.data_a[27]
data_a[28] => altsyncram_uq92:auto_generated.data_a[28]
data_a[29] => altsyncram_uq92:auto_generated.data_a[29]
data_a[30] => altsyncram_uq92:auto_generated.data_a[30]
data_a[31] => altsyncram_uq92:auto_generated.data_a[31]
data_b[0] => altsyncram_uq92:auto_generated.data_b[0]
data_b[1] => altsyncram_uq92:auto_generated.data_b[1]
data_b[2] => altsyncram_uq92:auto_generated.data_b[2]
data_b[3] => altsyncram_uq92:auto_generated.data_b[3]
data_b[4] => altsyncram_uq92:auto_generated.data_b[4]
data_b[5] => altsyncram_uq92:auto_generated.data_b[5]
data_b[6] => altsyncram_uq92:auto_generated.data_b[6]
data_b[7] => altsyncram_uq92:auto_generated.data_b[7]
data_b[8] => altsyncram_uq92:auto_generated.data_b[8]
data_b[9] => altsyncram_uq92:auto_generated.data_b[9]
data_b[10] => altsyncram_uq92:auto_generated.data_b[10]
data_b[11] => altsyncram_uq92:auto_generated.data_b[11]
data_b[12] => altsyncram_uq92:auto_generated.data_b[12]
data_b[13] => altsyncram_uq92:auto_generated.data_b[13]
data_b[14] => altsyncram_uq92:auto_generated.data_b[14]
data_b[15] => altsyncram_uq92:auto_generated.data_b[15]
data_b[16] => altsyncram_uq92:auto_generated.data_b[16]
data_b[17] => altsyncram_uq92:auto_generated.data_b[17]
data_b[18] => altsyncram_uq92:auto_generated.data_b[18]
data_b[19] => altsyncram_uq92:auto_generated.data_b[19]
data_b[20] => altsyncram_uq92:auto_generated.data_b[20]
data_b[21] => altsyncram_uq92:auto_generated.data_b[21]
data_b[22] => altsyncram_uq92:auto_generated.data_b[22]
data_b[23] => altsyncram_uq92:auto_generated.data_b[23]
data_b[24] => altsyncram_uq92:auto_generated.data_b[24]
data_b[25] => altsyncram_uq92:auto_generated.data_b[25]
data_b[26] => altsyncram_uq92:auto_generated.data_b[26]
data_b[27] => altsyncram_uq92:auto_generated.data_b[27]
data_b[28] => altsyncram_uq92:auto_generated.data_b[28]
data_b[29] => altsyncram_uq92:auto_generated.data_b[29]
data_b[30] => altsyncram_uq92:auto_generated.data_b[30]
data_b[31] => altsyncram_uq92:auto_generated.data_b[31]
address_a[0] => altsyncram_uq92:auto_generated.address_a[0]
address_a[1] => altsyncram_uq92:auto_generated.address_a[1]
address_a[2] => altsyncram_uq92:auto_generated.address_a[2]
address_a[3] => altsyncram_uq92:auto_generated.address_a[3]
address_a[4] => altsyncram_uq92:auto_generated.address_a[4]
address_a[5] => altsyncram_uq92:auto_generated.address_a[5]
address_a[6] => altsyncram_uq92:auto_generated.address_a[6]
address_b[0] => altsyncram_uq92:auto_generated.address_b[0]
address_b[1] => altsyncram_uq92:auto_generated.address_b[1]
address_b[2] => altsyncram_uq92:auto_generated.address_b[2]
address_b[3] => altsyncram_uq92:auto_generated.address_b[3]
address_b[4] => altsyncram_uq92:auto_generated.address_b[4]
address_b[5] => altsyncram_uq92:auto_generated.address_b[5]
address_b[6] => altsyncram_uq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_uq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_uq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_uq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_uq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_uq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_uq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_uq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_uq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_uq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_uq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_uq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_uq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_uq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_uq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_uq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_uq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_uq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_uq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_uq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_uq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_uq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_uq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_uq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_uq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_uq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_uq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_uq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_uq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_uq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_uq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_uq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_uq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_uq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_uq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_uq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_uq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_uq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_uq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_uq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_uq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_uq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_uq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_uq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_uq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_uq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_uq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_uq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_uq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_uq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_uq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_uq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_uq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_uq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_uq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_uq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_uq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_uq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_uq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_uq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_uq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_uq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_uq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_uq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|dual_port_RAM2:dual_port_RAM_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_vq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_vq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vq92:auto_generated.data_a[0]
data_a[1] => altsyncram_vq92:auto_generated.data_a[1]
data_a[2] => altsyncram_vq92:auto_generated.data_a[2]
data_a[3] => altsyncram_vq92:auto_generated.data_a[3]
data_a[4] => altsyncram_vq92:auto_generated.data_a[4]
data_a[5] => altsyncram_vq92:auto_generated.data_a[5]
data_a[6] => altsyncram_vq92:auto_generated.data_a[6]
data_a[7] => altsyncram_vq92:auto_generated.data_a[7]
data_a[8] => altsyncram_vq92:auto_generated.data_a[8]
data_a[9] => altsyncram_vq92:auto_generated.data_a[9]
data_a[10] => altsyncram_vq92:auto_generated.data_a[10]
data_a[11] => altsyncram_vq92:auto_generated.data_a[11]
data_a[12] => altsyncram_vq92:auto_generated.data_a[12]
data_a[13] => altsyncram_vq92:auto_generated.data_a[13]
data_a[14] => altsyncram_vq92:auto_generated.data_a[14]
data_a[15] => altsyncram_vq92:auto_generated.data_a[15]
data_a[16] => altsyncram_vq92:auto_generated.data_a[16]
data_a[17] => altsyncram_vq92:auto_generated.data_a[17]
data_a[18] => altsyncram_vq92:auto_generated.data_a[18]
data_a[19] => altsyncram_vq92:auto_generated.data_a[19]
data_a[20] => altsyncram_vq92:auto_generated.data_a[20]
data_a[21] => altsyncram_vq92:auto_generated.data_a[21]
data_a[22] => altsyncram_vq92:auto_generated.data_a[22]
data_a[23] => altsyncram_vq92:auto_generated.data_a[23]
data_a[24] => altsyncram_vq92:auto_generated.data_a[24]
data_a[25] => altsyncram_vq92:auto_generated.data_a[25]
data_a[26] => altsyncram_vq92:auto_generated.data_a[26]
data_a[27] => altsyncram_vq92:auto_generated.data_a[27]
data_a[28] => altsyncram_vq92:auto_generated.data_a[28]
data_a[29] => altsyncram_vq92:auto_generated.data_a[29]
data_a[30] => altsyncram_vq92:auto_generated.data_a[30]
data_a[31] => altsyncram_vq92:auto_generated.data_a[31]
data_b[0] => altsyncram_vq92:auto_generated.data_b[0]
data_b[1] => altsyncram_vq92:auto_generated.data_b[1]
data_b[2] => altsyncram_vq92:auto_generated.data_b[2]
data_b[3] => altsyncram_vq92:auto_generated.data_b[3]
data_b[4] => altsyncram_vq92:auto_generated.data_b[4]
data_b[5] => altsyncram_vq92:auto_generated.data_b[5]
data_b[6] => altsyncram_vq92:auto_generated.data_b[6]
data_b[7] => altsyncram_vq92:auto_generated.data_b[7]
data_b[8] => altsyncram_vq92:auto_generated.data_b[8]
data_b[9] => altsyncram_vq92:auto_generated.data_b[9]
data_b[10] => altsyncram_vq92:auto_generated.data_b[10]
data_b[11] => altsyncram_vq92:auto_generated.data_b[11]
data_b[12] => altsyncram_vq92:auto_generated.data_b[12]
data_b[13] => altsyncram_vq92:auto_generated.data_b[13]
data_b[14] => altsyncram_vq92:auto_generated.data_b[14]
data_b[15] => altsyncram_vq92:auto_generated.data_b[15]
data_b[16] => altsyncram_vq92:auto_generated.data_b[16]
data_b[17] => altsyncram_vq92:auto_generated.data_b[17]
data_b[18] => altsyncram_vq92:auto_generated.data_b[18]
data_b[19] => altsyncram_vq92:auto_generated.data_b[19]
data_b[20] => altsyncram_vq92:auto_generated.data_b[20]
data_b[21] => altsyncram_vq92:auto_generated.data_b[21]
data_b[22] => altsyncram_vq92:auto_generated.data_b[22]
data_b[23] => altsyncram_vq92:auto_generated.data_b[23]
data_b[24] => altsyncram_vq92:auto_generated.data_b[24]
data_b[25] => altsyncram_vq92:auto_generated.data_b[25]
data_b[26] => altsyncram_vq92:auto_generated.data_b[26]
data_b[27] => altsyncram_vq92:auto_generated.data_b[27]
data_b[28] => altsyncram_vq92:auto_generated.data_b[28]
data_b[29] => altsyncram_vq92:auto_generated.data_b[29]
data_b[30] => altsyncram_vq92:auto_generated.data_b[30]
data_b[31] => altsyncram_vq92:auto_generated.data_b[31]
address_a[0] => altsyncram_vq92:auto_generated.address_a[0]
address_a[1] => altsyncram_vq92:auto_generated.address_a[1]
address_a[2] => altsyncram_vq92:auto_generated.address_a[2]
address_a[3] => altsyncram_vq92:auto_generated.address_a[3]
address_a[4] => altsyncram_vq92:auto_generated.address_a[4]
address_a[5] => altsyncram_vq92:auto_generated.address_a[5]
address_a[6] => altsyncram_vq92:auto_generated.address_a[6]
address_b[0] => altsyncram_vq92:auto_generated.address_b[0]
address_b[1] => altsyncram_vq92:auto_generated.address_b[1]
address_b[2] => altsyncram_vq92:auto_generated.address_b[2]
address_b[3] => altsyncram_vq92:auto_generated.address_b[3]
address_b[4] => altsyncram_vq92:auto_generated.address_b[4]
address_b[5] => altsyncram_vq92:auto_generated.address_b[5]
address_b[6] => altsyncram_vq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_vq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_vq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_vq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_vq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_vq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_vq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_vq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_vq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_vq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_vq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_vq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_vq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_vq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_vq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_vq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_vq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_vq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_vq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_vq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_vq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_vq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_vq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_vq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_vq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_vq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_vq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_vq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_vq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_vq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_vq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_vq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_vq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_vq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_vq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_vq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_vq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_vq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_vq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_vq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_vq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_vq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_vq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_vq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_vq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_vq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_vq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_vq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_vq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_vq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_vq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_vq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_vq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_vq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_vq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_vq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_vq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_vq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_vq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_vq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_vq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_vq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_vq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_vq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|PB_Controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= VGA_Controller:VGA_unit.oVGA_CLOCK
VGA_HSYNC_O <= VGA_Controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_Controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_Controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_Controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[8] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[9] <= VGA_Controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[8] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[9] <= VGA_Controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[8] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[9] <= VGA_Controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_B[8]~reg0.CLK
Clock => oVGA_B[9]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_G[8]~reg0.CLK
Clock => oVGA_G[9]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_R[8]~reg0.CLK
Clock => oVGA_R[9]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Clock => counter_enable.CLK
Clock => oVGA_CLOCK.DATAIN
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_B[8]~reg0.ACLR
Resetn => oVGA_B[9]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_G[8]~reg0.ACLR
Resetn => oVGA_G[9]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_R[8]~reg0.ACLR
Resetn => oVGA_R[9]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Resetn => counter_enable.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= Clock.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[1] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[2] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[3] <= UART_Receive_Controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error[0]~reg0.CLK
Clock_50 => Frame_error[1]~reg0.CLK
Clock_50 => Frame_error[2]~reg0.CLK
Clock_50 => Frame_error[3]~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error[0]~reg0.ACLR
Resetn => Frame_error[1]~reg0.ACLR
Resetn => Frame_error[2]~reg0.ACLR
Resetn => Frame_error[3]~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= Frame_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[1] <= Frame_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[2] <= Frame_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[3] <= Frame_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_Controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


