/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  reg [2:0] _02_;
  reg [10:0] _03_;
  reg [21:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [25:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [22:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [17:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_61z;
  wire [16:0] celloutsig_0_62z;
  wire [8:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire [10:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [8:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = ~((celloutsig_0_24z[1] | celloutsig_0_17z) & (celloutsig_0_42z | celloutsig_0_8z[7]));
  assign celloutsig_0_44z = _00_ | ~(celloutsig_0_14z);
  assign celloutsig_0_14z = in_data[33] | ~(celloutsig_0_4z[2]);
  assign celloutsig_0_20z = celloutsig_0_18z[2] | ~(celloutsig_0_17z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[16] ^ celloutsig_0_1z[1]);
  assign celloutsig_1_6z = ~(in_data[171] ^ celloutsig_1_5z[8]);
  reg [12:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 13'h0000;
    else _11_ <= { celloutsig_0_19z[2:1], celloutsig_0_18z, celloutsig_0_21z };
  assign { _01_[12], _00_, _01_[10:0] } = _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_47z[4:2];
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_1_5z[10:1], celloutsig_1_3z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 22'h000000;
    else _04_ <= { celloutsig_0_9z[6:3], celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_8z[7:0] / { 1'h1, in_data[44:38] };
  assign celloutsig_0_18z = celloutsig_0_4z[16:7] / { 1'h1, celloutsig_0_8z };
  assign celloutsig_0_3z = celloutsig_0_1z[9:6] === celloutsig_0_1z[6:3];
  assign celloutsig_0_42z = celloutsig_0_23z[8:4] >= { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[158:142] > in_data[134:118];
  assign celloutsig_0_16z = { _04_[7:1], celloutsig_0_4z, celloutsig_0_6z } > in_data[44:19];
  assign celloutsig_0_35z = { celloutsig_0_8z[7:1], celloutsig_0_34z } || { celloutsig_0_32z, celloutsig_0_28z };
  assign celloutsig_0_82z = { celloutsig_0_79z, celloutsig_0_66z } || celloutsig_0_43z[22:10];
  assign celloutsig_0_26z = { celloutsig_0_9z[6:1], celloutsig_0_17z } || celloutsig_0_22z[9:3];
  assign celloutsig_0_27z = { celloutsig_0_1z[8:0], celloutsig_0_24z } || { in_data[72:62], celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_25z = 1'h0 & ~(celloutsig_0_7z[1]);
  assign celloutsig_0_55z = { celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_35z } % { 1'h1, celloutsig_0_43z[21:14] };
  assign celloutsig_0_7z = { in_data[68:61], 3'h0 } % { 1'h1, celloutsig_0_1z[6:0], celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[30:22] % { 1'h1, in_data[68:61] };
  assign celloutsig_1_7z = in_data[177:171] % { 1'h1, celloutsig_1_2z[4:1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_4z[16:14], celloutsig_0_16z } % { 1'h1, celloutsig_0_9z[6:4] };
  assign celloutsig_0_4z = { in_data[21], 3'h0, celloutsig_0_0z, celloutsig_0_1z } * { in_data[17:14], 3'h0, celloutsig_0_1z };
  assign celloutsig_0_45z = { celloutsig_0_30z[1:0], celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_40z } * in_data[29:7];
  assign celloutsig_1_5z = { celloutsig_1_1z[9:5], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } * { in_data[131:128], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_9z[6:0], celloutsig_0_11z } * { celloutsig_0_10z[4:0], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[41:31] * in_data[64:54];
  assign celloutsig_0_22z = { celloutsig_0_10z[8:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_16z } * { celloutsig_0_7z[10:2], celloutsig_0_16z };
  assign celloutsig_0_28z = { celloutsig_0_10z[13:10], celloutsig_0_25z } * { celloutsig_0_18z[4:1], celloutsig_0_16z };
  assign celloutsig_0_33z = celloutsig_0_23z[5] ? { celloutsig_0_28z[4:3], celloutsig_0_15z } : { celloutsig_0_19z[6:3], celloutsig_0_14z };
  assign celloutsig_1_19z = celloutsig_1_10z[4] ? { celloutsig_1_7z[1:0], celloutsig_1_0z, celloutsig_1_17z } : { celloutsig_1_10z[3:1], celloutsig_1_11z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z } != { in_data[108:100], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_9z[6:3], celloutsig_0_1z } != { celloutsig_0_8z[2:0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_41z = celloutsig_0_1z[5:0] !== { _01_[2:0], celloutsig_0_0z };
  assign celloutsig_0_79z = { celloutsig_0_33z[2:0], celloutsig_0_44z } !== celloutsig_0_24z;
  assign celloutsig_1_4z = in_data[168:164] !== celloutsig_1_2z[4:0];
  assign celloutsig_1_9z = _03_[8:0] !== { celloutsig_1_5z[9:3], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_1z[10:3], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_9z } !== { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_66z = celloutsig_0_43z[14:6] | celloutsig_0_62z[9:1];
  assign celloutsig_1_1z = in_data[119:106] | in_data[165:152];
  assign celloutsig_0_40z = celloutsig_0_4z[8] & celloutsig_0_12z[6];
  assign celloutsig_1_3z = celloutsig_1_2z[5] & celloutsig_1_2z[0];
  assign celloutsig_0_34z = ^ { celloutsig_0_19z[6:3], celloutsig_0_11z };
  assign celloutsig_1_12z = ^ celloutsig_1_7z[3:0];
  assign celloutsig_1_18z = ^ celloutsig_1_10z[3:1];
  assign celloutsig_0_17z = ^ { celloutsig_0_8z[6:2], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_37z = { celloutsig_0_32z, celloutsig_0_30z } >> celloutsig_0_4z[6:1];
  assign celloutsig_0_38z = { celloutsig_0_10z[10:5], celloutsig_0_16z } >> in_data[90:84];
  assign celloutsig_0_47z = _04_[9:5] >> { 1'h0, celloutsig_0_24z };
  assign celloutsig_1_2z = { celloutsig_1_1z[7:3], celloutsig_1_0z } >> in_data[183:178];
  assign celloutsig_0_30z = celloutsig_0_8z[4:2] >> celloutsig_0_7z[6:4];
  assign celloutsig_0_0z = in_data[23:21] >> in_data[12:10];
  assign celloutsig_0_43z = { celloutsig_0_3z, celloutsig_0_38z, celloutsig_0_4z } >> { _04_[12:6], celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_62z = { celloutsig_0_55z[5:0], celloutsig_0_41z, celloutsig_0_22z } >> { celloutsig_0_25z, celloutsig_0_50z, celloutsig_0_30z };
  assign celloutsig_0_32z = celloutsig_0_0z >> celloutsig_0_23z[6:4];
  assign celloutsig_0_50z = { celloutsig_0_9z[6:0], celloutsig_0_14z, celloutsig_0_28z } - { celloutsig_0_37z[5:1], celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_48z };
  assign celloutsig_0_61z = { celloutsig_0_19z[6:3], celloutsig_0_40z, celloutsig_0_48z, celloutsig_0_40z } - celloutsig_0_45z[19:13];
  assign celloutsig_1_10z = celloutsig_1_5z[7:3] - { in_data[117:116], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_1z[5:3], 3'h0, celloutsig_0_8z } - { in_data[62:52], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_8z[3:1] - in_data[88:86];
  assign celloutsig_0_19z = celloutsig_0_8z[7:1] - { _04_[12:9], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_23z = _04_[19:10] - celloutsig_0_10z[13:4];
  assign celloutsig_0_81z = { celloutsig_0_61z[6:3], _02_, celloutsig_0_27z } ^ celloutsig_0_55z[7:0];
  assign celloutsig_1_11z = ~((celloutsig_1_9z & celloutsig_1_10z[1]) | _03_[4]);
  assign celloutsig_0_21z = ~((celloutsig_0_11z & celloutsig_0_1z[4]) | celloutsig_0_3z);
  assign _01_[11] = _00_;
  assign { out_data[128], out_data[99:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
