
Gameing101.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000df8  08006eb8  08006eb8  00016eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cb0  08007cb0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007cb0  08007cb0  00017cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cb8  08007cb8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cb8  08007cb8  00017cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cbc  08007cbc  00017cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007cc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  20000078  08007d38  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08007d38  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0bd  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e9  00000000  00000000  0002e165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00030650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb0  00000000  00000000  00031410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d10  00000000  00000000  000320c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f881  00000000  00000000  00049dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f614  00000000  00000000  00059651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e8c65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044f0  00000000  00000000  000e8cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006ea0 	.word	0x08006ea0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08006ea0 	.word	0x08006ea0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_uldivmod>:
 8000c6c:	b953      	cbnz	r3, 8000c84 <__aeabi_uldivmod+0x18>
 8000c6e:	b94a      	cbnz	r2, 8000c84 <__aeabi_uldivmod+0x18>
 8000c70:	2900      	cmp	r1, #0
 8000c72:	bf08      	it	eq
 8000c74:	2800      	cmpeq	r0, #0
 8000c76:	bf1c      	itt	ne
 8000c78:	f04f 31ff 	movne.w	r1, #4294967295
 8000c7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c80:	f000 b974 	b.w	8000f6c <__aeabi_idiv0>
 8000c84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c8c:	f000 f806 	bl	8000c9c <__udivmoddi4>
 8000c90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c98:	b004      	add	sp, #16
 8000c9a:	4770      	bx	lr

08000c9c <__udivmoddi4>:
 8000c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca0:	9d08      	ldr	r5, [sp, #32]
 8000ca2:	4604      	mov	r4, r0
 8000ca4:	468e      	mov	lr, r1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d14d      	bne.n	8000d46 <__udivmoddi4+0xaa>
 8000caa:	428a      	cmp	r2, r1
 8000cac:	4694      	mov	ip, r2
 8000cae:	d969      	bls.n	8000d84 <__udivmoddi4+0xe8>
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	b152      	cbz	r2, 8000ccc <__udivmoddi4+0x30>
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	f1c2 0120 	rsb	r1, r2, #32
 8000cbe:	fa20 f101 	lsr.w	r1, r0, r1
 8000cc2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc6:	ea41 0e03 	orr.w	lr, r1, r3
 8000cca:	4094      	lsls	r4, r2
 8000ccc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd0:	0c21      	lsrs	r1, r4, #16
 8000cd2:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd6:	fa1f f78c 	uxth.w	r7, ip
 8000cda:	fb08 e316 	mls	r3, r8, r6, lr
 8000cde:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ce2:	fb06 f107 	mul.w	r1, r6, r7
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	d90a      	bls.n	8000d00 <__udivmoddi4+0x64>
 8000cea:	eb1c 0303 	adds.w	r3, ip, r3
 8000cee:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cf2:	f080 811f 	bcs.w	8000f34 <__udivmoddi4+0x298>
 8000cf6:	4299      	cmp	r1, r3
 8000cf8:	f240 811c 	bls.w	8000f34 <__udivmoddi4+0x298>
 8000cfc:	3e02      	subs	r6, #2
 8000cfe:	4463      	add	r3, ip
 8000d00:	1a5b      	subs	r3, r3, r1
 8000d02:	b2a4      	uxth	r4, r4
 8000d04:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d08:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d10:	fb00 f707 	mul.w	r7, r0, r7
 8000d14:	42a7      	cmp	r7, r4
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x92>
 8000d18:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d20:	f080 810a 	bcs.w	8000f38 <__udivmoddi4+0x29c>
 8000d24:	42a7      	cmp	r7, r4
 8000d26:	f240 8107 	bls.w	8000f38 <__udivmoddi4+0x29c>
 8000d2a:	4464      	add	r4, ip
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d32:	1be4      	subs	r4, r4, r7
 8000d34:	2600      	movs	r6, #0
 8000d36:	b11d      	cbz	r5, 8000d40 <__udivmoddi4+0xa4>
 8000d38:	40d4      	lsrs	r4, r2
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e9c5 4300 	strd	r4, r3, [r5]
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d909      	bls.n	8000d5e <__udivmoddi4+0xc2>
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	f000 80ef 	beq.w	8000f2e <__udivmoddi4+0x292>
 8000d50:	2600      	movs	r6, #0
 8000d52:	e9c5 0100 	strd	r0, r1, [r5]
 8000d56:	4630      	mov	r0, r6
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	fab3 f683 	clz	r6, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d14a      	bne.n	8000dfc <__udivmoddi4+0x160>
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xd4>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 80f9 	bhi.w	8000f62 <__udivmoddi4+0x2c6>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb61 0303 	sbc.w	r3, r1, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	469e      	mov	lr, r3
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e0      	beq.n	8000d40 <__udivmoddi4+0xa4>
 8000d7e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d82:	e7dd      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000d84:	b902      	cbnz	r2, 8000d88 <__udivmoddi4+0xec>
 8000d86:	deff      	udf	#255	; 0xff
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	2a00      	cmp	r2, #0
 8000d8e:	f040 8092 	bne.w	8000eb6 <__udivmoddi4+0x21a>
 8000d92:	eba1 010c 	sub.w	r1, r1, ip
 8000d96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9a:	fa1f fe8c 	uxth.w	lr, ip
 8000d9e:	2601      	movs	r6, #1
 8000da0:	0c20      	lsrs	r0, r4, #16
 8000da2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da6:	fb07 1113 	mls	r1, r7, r3, r1
 8000daa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dae:	fb0e f003 	mul.w	r0, lr, r3
 8000db2:	4288      	cmp	r0, r1
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x12c>
 8000db6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dba:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dbe:	d202      	bcs.n	8000dc6 <__udivmoddi4+0x12a>
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	f200 80cb 	bhi.w	8000f5c <__udivmoddi4+0x2c0>
 8000dc6:	4643      	mov	r3, r8
 8000dc8:	1a09      	subs	r1, r1, r0
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd0:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x156>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de8:	d202      	bcs.n	8000df0 <__udivmoddi4+0x154>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	f200 80bb 	bhi.w	8000f66 <__udivmoddi4+0x2ca>
 8000df0:	4608      	mov	r0, r1
 8000df2:	eba4 040e 	sub.w	r4, r4, lr
 8000df6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dfa:	e79c      	b.n	8000d36 <__udivmoddi4+0x9a>
 8000dfc:	f1c6 0720 	rsb	r7, r6, #32
 8000e00:	40b3      	lsls	r3, r6
 8000e02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000e12:	431c      	orrs	r4, r3
 8000e14:	40f9      	lsrs	r1, r7
 8000e16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1a:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e22:	0c20      	lsrs	r0, r4, #16
 8000e24:	fa1f fe8c 	uxth.w	lr, ip
 8000e28:	fb09 1118 	mls	r1, r9, r8, r1
 8000e2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e30:	fb08 f00e 	mul.w	r0, r8, lr
 8000e34:	4288      	cmp	r0, r1
 8000e36:	fa02 f206 	lsl.w	r2, r2, r6
 8000e3a:	d90b      	bls.n	8000e54 <__udivmoddi4+0x1b8>
 8000e3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e40:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e44:	f080 8088 	bcs.w	8000f58 <__udivmoddi4+0x2bc>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f240 8085 	bls.w	8000f58 <__udivmoddi4+0x2bc>
 8000e4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e52:	4461      	add	r1, ip
 8000e54:	1a09      	subs	r1, r1, r0
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e5c:	fb09 1110 	mls	r1, r9, r0, r1
 8000e60:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e64:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e68:	458e      	cmp	lr, r1
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x1e2>
 8000e6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e70:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e74:	d26c      	bcs.n	8000f50 <__udivmoddi4+0x2b4>
 8000e76:	458e      	cmp	lr, r1
 8000e78:	d96a      	bls.n	8000f50 <__udivmoddi4+0x2b4>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	4461      	add	r1, ip
 8000e7e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e82:	fba0 9402 	umull	r9, r4, r0, r2
 8000e86:	eba1 010e 	sub.w	r1, r1, lr
 8000e8a:	42a1      	cmp	r1, r4
 8000e8c:	46c8      	mov	r8, r9
 8000e8e:	46a6      	mov	lr, r4
 8000e90:	d356      	bcc.n	8000f40 <__udivmoddi4+0x2a4>
 8000e92:	d053      	beq.n	8000f3c <__udivmoddi4+0x2a0>
 8000e94:	b15d      	cbz	r5, 8000eae <__udivmoddi4+0x212>
 8000e96:	ebb3 0208 	subs.w	r2, r3, r8
 8000e9a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9e:	fa01 f707 	lsl.w	r7, r1, r7
 8000ea2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea6:	40f1      	lsrs	r1, r6
 8000ea8:	431f      	orrs	r7, r3
 8000eaa:	e9c5 7100 	strd	r7, r1, [r5]
 8000eae:	2600      	movs	r6, #0
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	f1c2 0320 	rsb	r3, r2, #32
 8000eba:	40d8      	lsrs	r0, r3
 8000ebc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec4:	4091      	lsls	r1, r2
 8000ec6:	4301      	orrs	r1, r0
 8000ec8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed8:	0c0b      	lsrs	r3, r1, #16
 8000eda:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ede:	fb00 f60e 	mul.w	r6, r0, lr
 8000ee2:	429e      	cmp	r6, r3
 8000ee4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee8:	d908      	bls.n	8000efc <__udivmoddi4+0x260>
 8000eea:	eb1c 0303 	adds.w	r3, ip, r3
 8000eee:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef2:	d22f      	bcs.n	8000f54 <__udivmoddi4+0x2b8>
 8000ef4:	429e      	cmp	r6, r3
 8000ef6:	d92d      	bls.n	8000f54 <__udivmoddi4+0x2b8>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	4463      	add	r3, ip
 8000efc:	1b9b      	subs	r3, r3, r6
 8000efe:	b289      	uxth	r1, r1
 8000f00:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f04:	fb07 3316 	mls	r3, r7, r6, r3
 8000f08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0c:	fb06 f30e 	mul.w	r3, r6, lr
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x28a>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f1c:	d216      	bcs.n	8000f4c <__udivmoddi4+0x2b0>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d914      	bls.n	8000f4c <__udivmoddi4+0x2b0>
 8000f22:	3e02      	subs	r6, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f2c:	e738      	b.n	8000da0 <__udivmoddi4+0x104>
 8000f2e:	462e      	mov	r6, r5
 8000f30:	4628      	mov	r0, r5
 8000f32:	e705      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000f34:	4606      	mov	r6, r0
 8000f36:	e6e3      	b.n	8000d00 <__udivmoddi4+0x64>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6f8      	b.n	8000d2e <__udivmoddi4+0x92>
 8000f3c:	454b      	cmp	r3, r9
 8000f3e:	d2a9      	bcs.n	8000e94 <__udivmoddi4+0x1f8>
 8000f40:	ebb9 0802 	subs.w	r8, r9, r2
 8000f44:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f48:	3801      	subs	r0, #1
 8000f4a:	e7a3      	b.n	8000e94 <__udivmoddi4+0x1f8>
 8000f4c:	4646      	mov	r6, r8
 8000f4e:	e7ea      	b.n	8000f26 <__udivmoddi4+0x28a>
 8000f50:	4620      	mov	r0, r4
 8000f52:	e794      	b.n	8000e7e <__udivmoddi4+0x1e2>
 8000f54:	4640      	mov	r0, r8
 8000f56:	e7d1      	b.n	8000efc <__udivmoddi4+0x260>
 8000f58:	46d0      	mov	r8, sl
 8000f5a:	e77b      	b.n	8000e54 <__udivmoddi4+0x1b8>
 8000f5c:	3b02      	subs	r3, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	e732      	b.n	8000dc8 <__udivmoddi4+0x12c>
 8000f62:	4630      	mov	r0, r6
 8000f64:	e709      	b.n	8000d7a <__udivmoddi4+0xde>
 8000f66:	4464      	add	r4, ip
 8000f68:	3802      	subs	r0, #2
 8000f6a:	e742      	b.n	8000df2 <__udivmoddi4+0x156>

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <smallRbit>:
static uint8_t SendBuf[2];

//This buffer holds 1 Character bitmap image (8x8)
//static uint8_t chBuf[8];

uint8_t smallRbit(uint8_t re) {
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
	return (uint8_t) (__RBIT(re) >> 24);
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	fa93 f3a3 	rbit	r3, r3
 8000f84:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	0e1b      	lsrs	r3, r3, #24
 8000f8a:	b2db      	uxtb	r3, r3
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <modulo>:

int modulo(int x, int N) {
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
	return (x % N + N) % N;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	fb93 f2f2 	sdiv	r2, r3, r2
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	fb01 f202 	mul.w	r2, r1, r2
 8000fb0:	1a9a      	subs	r2, r3, r2
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	fb01 f202 	mul.w	r2, r1, r2
 8000fc2:	1a9b      	subs	r3, r3, r2
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <LCD_Init>:

// Display Initialization
void LCD_Init(LS013B4DN04 *MemDisp, SPI_HandleTypeDef *Bus,
		GPIO_TypeDef *dispGPIO, uint16_t LCDcs) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
 8000fdc:	807b      	strh	r3, [r7, #2]

	//Store params into our struct
	MemDisp->Bus = Bus;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	601a      	str	r2, [r3, #0]
	MemDisp->dispGPIO = dispGPIO;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	605a      	str	r2, [r3, #4]
	MemDisp->LCDcs = LCDcs;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	887a      	ldrh	r2, [r7, #2]
 8000fee:	811a      	strh	r2, [r3, #8]

	DispBuf = malloc(1152);
 8000ff0:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8000ff4:	f004 fdd4 	bl	8005ba0 <malloc>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b21      	ldr	r3, [pc, #132]	; (8001084 <LCD_Init+0xb4>)
 8000ffe:	601a      	str	r2, [r3, #0]
	DispBuf2 = malloc(1152);
 8001000:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8001004:	f004 fdcc 	bl	8005ba0 <malloc>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <LCD_Init+0xb8>)
 800100e:	601a      	str	r2, [r3, #0]
	TextBuf = malloc(8);
 8001010:	2008      	movs	r0, #8
 8001012:	f004 fdc5 	bl	8005ba0 <malloc>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <LCD_Init+0xbc>)
 800101c:	601a      	str	r2, [r3, #0]

	memset(DispBuf, 0x00, 1152);
 800101e:	4b19      	ldr	r3, [pc, #100]	; (8001084 <LCD_Init+0xb4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f004 fdcf 	bl	8005bcc <memset>
	memset(DispBuf2, 0x00, 1152);
 800102e:	4b16      	ldr	r3, [pc, #88]	; (8001088 <LCD_Init+0xb8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f004 fdc7 	bl	8005bcc <memset>
	memset(TextBuf, 0x00, 1152);
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <LCD_Init+0xbc>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f004 fdbf 	bl	8005bcc <memset>

	//At lease 3 + 13 clock is needed for Display clear (16 Clock = 8x2 bit = 2 byte)
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6858      	ldr	r0, [r3, #4]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	891b      	ldrh	r3, [r3, #8]
 8001056:	2201      	movs	r2, #1
 8001058:	4619      	mov	r1, r3
 800105a:	f003 fa09 	bl	8004470 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, (uint8_t*) clearCMD, 2, 150); //According to data sheet
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	2396      	movs	r3, #150	; 0x96
 8001064:	2202      	movs	r2, #2
 8001066:	490a      	ldr	r1, [pc, #40]	; (8001090 <LCD_Init+0xc0>)
 8001068:	f003 ff23 	bl	8004eb2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6858      	ldr	r0, [r3, #4]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	891b      	ldrh	r3, [r3, #8]
 8001074:	2200      	movs	r2, #0
 8001076:	4619      	mov	r1, r3
 8001078:	f003 f9fa 	bl	8004470 <HAL_GPIO_WritePin>
}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000098 	.word	0x20000098
 8001088:	2000009c 	.word	0x2000009c
 800108c:	200000a0 	.word	0x200000a0
 8001090:	20000000 	.word	0x20000000

08001094 <LCD_UpdateFull>:

// Display update (Transmit data)
void LCD_UpdateFull(LS013B4DN04 *MemDisp) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 800109c:	4b31      	ldr	r3, [pc, #196]	; (8001164 <LCD_UpdateFull+0xd0>)
 800109e:	781a      	ldrb	r2, [r3, #0]
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <LCD_UpdateFull+0xd4>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010aa:	701a      	strb	r2, [r3, #0]
	SendBuf[0] ^= 1 << 6;
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010b8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6858      	ldr	r0, [r3, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	891b      	ldrh	r3, [r3, #8]
 80010c2:	2201      	movs	r2, #1
 80010c4:	4619      	mov	r1, r3
 80010c6:	f003 f9d3 	bl	8004470 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6818      	ldr	r0, [r3, #0]
 80010ce:	2396      	movs	r3, #150	; 0x96
 80010d0:	2201      	movs	r2, #1
 80010d2:	4924      	ldr	r1, [pc, #144]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010d4:	f003 feed 	bl	8004eb2 <HAL_SPI_Transmit>

	for (uint8_t row = 0; row < 96; row++) {
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e02b      	b.n	8001136 <LCD_UpdateFull+0xa2>
		SendBuf[1] = smallRbit(row + 1); // counting from row number 1 to row number 96
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	3301      	adds	r3, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff43 	bl	8000f70 <smallRbit>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010f0:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	491d      	ldr	r1, [pc, #116]	; (800116c <LCD_UpdateFull+0xd8>)
 80010f8:	2396      	movs	r3, #150	; 0x96
 80010fa:	2201      	movs	r2, #1
 80010fc:	f003 fed9 	bl	8004eb2 <HAL_SPI_Transmit>

		uint16_t offset = row * 12;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	b29b      	uxth	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	0052      	lsls	r2, r2, #1
 8001108:	4413      	add	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	81bb      	strh	r3, [r7, #12]
		HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <LCD_UpdateFull+0xdc>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	89bb      	ldrh	r3, [r7, #12]
 8001118:	18d1      	adds	r1, r2, r3
 800111a:	2396      	movs	r3, #150	; 0x96
 800111c:	220c      	movs	r2, #12
 800111e:	f003 fec8 	bl	8004eb2 <HAL_SPI_Transmit>

		HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6818      	ldr	r0, [r3, #0]
 8001126:	2396      	movs	r3, #150	; 0x96
 8001128:	2201      	movs	r2, #1
 800112a:	4912      	ldr	r1, [pc, #72]	; (8001174 <LCD_UpdateFull+0xe0>)
 800112c:	f003 fec1 	bl	8004eb2 <HAL_SPI_Transmit>
	for (uint8_t row = 0; row < 96; row++) {
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	3301      	adds	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	2b5f      	cmp	r3, #95	; 0x5f
 800113a:	d9d0      	bls.n	80010de <LCD_UpdateFull+0x4a>
	}

	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6818      	ldr	r0, [r3, #0]
 8001140:	2396      	movs	r3, #150	; 0x96
 8001142:	2201      	movs	r2, #1
 8001144:	490b      	ldr	r1, [pc, #44]	; (8001174 <LCD_UpdateFull+0xe0>)
 8001146:	f003 feb4 	bl	8004eb2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6858      	ldr	r0, [r3, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	891b      	ldrh	r3, [r3, #8]
 8001152:	2200      	movs	r2, #0
 8001154:	4619      	mov	r1, r3
 8001156:	f003 f98b 	bl	8004470 <HAL_GPIO_WritePin>
}
 800115a:	bf00      	nop
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200000a4 	.word	0x200000a4
 8001168:	20000004 	.word	0x20000004
 800116c:	200000a5 	.word	0x200000a5
 8001170:	20000098 	.word	0x20000098
 8001174:	20000094 	.word	0x20000094

08001178 <LCD_UpdateLine>:

// Display update (Transmit data)
void LCD_UpdateLine(LS013B4DN04 *MemDisp, uint8_t lineNum) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 8001184:	4b25      	ldr	r3, [pc, #148]	; (800121c <LCD_UpdateLine+0xa4>)
 8001186:	781a      	ldrb	r2, [r3, #0]
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <LCD_UpdateLine+0xa8>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4313      	orrs	r3, r2
 800118e:	b2da      	uxtb	r2, r3
 8001190:	4b22      	ldr	r3, [pc, #136]	; (800121c <LCD_UpdateLine+0xa4>)
 8001192:	701a      	strb	r2, [r3, #0]
//	SendBuf[0] ^= 1 << 6;

	// CS On
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6858      	ldr	r0, [r3, #4]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	891b      	ldrh	r3, [r3, #8]
 800119c:	2201      	movs	r2, #1
 800119e:	4619      	mov	r1, r3
 80011a0:	f003 f966 	bl	8004470 <HAL_GPIO_WritePin>

	// Command
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	2396      	movs	r3, #150	; 0x96
 80011aa:	2201      	movs	r2, #1
 80011ac:	491b      	ldr	r1, [pc, #108]	; (800121c <LCD_UpdateLine+0xa4>)
 80011ae:	f003 fe80 	bl	8004eb2 <HAL_SPI_Transmit>

	// Line num
	SendBuf[1] = smallRbit(lineNum + 1); // counting from row number 1 to row number 96
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fed9 	bl	8000f70 <smallRbit>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <LCD_UpdateLine+0xa4>)
 80011c4:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	4916      	ldr	r1, [pc, #88]	; (8001224 <LCD_UpdateLine+0xac>)
 80011cc:	2396      	movs	r3, #150	; 0x96
 80011ce:	2201      	movs	r2, #1
 80011d0:	f003 fe6f 	bl	8004eb2 <HAL_SPI_Transmit>

	uint16_t offset = lineNum * 12;
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	461a      	mov	r2, r3
 80011da:	0052      	lsls	r2, r2, #1
 80011dc:	4413      	add	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	81fb      	strh	r3, [r7, #14]
	HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6818      	ldr	r0, [r3, #0]
 80011e6:	4b10      	ldr	r3, [pc, #64]	; (8001228 <LCD_UpdateLine+0xb0>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	89fb      	ldrh	r3, [r7, #14]
 80011ec:	18d1      	adds	r1, r2, r3
 80011ee:	2396      	movs	r3, #150	; 0x96
 80011f0:	220c      	movs	r2, #12
 80011f2:	f003 fe5e 	bl	8004eb2 <HAL_SPI_Transmit>

	// Trailer
	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 2, 150);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	2396      	movs	r3, #150	; 0x96
 80011fc:	2202      	movs	r2, #2
 80011fe:	490b      	ldr	r1, [pc, #44]	; (800122c <LCD_UpdateLine+0xb4>)
 8001200:	f003 fe57 	bl	8004eb2 <HAL_SPI_Transmit>

	// Cs Off
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6858      	ldr	r0, [r3, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	891b      	ldrh	r3, [r3, #8]
 800120c:	2200      	movs	r2, #0
 800120e:	4619      	mov	r1, r3
 8001210:	f003 f92e 	bl	8004470 <HAL_GPIO_WritePin>
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200000a4 	.word	0x200000a4
 8001220:	20000004 	.word	0x20000004
 8001224:	200000a5 	.word	0x200000a5
 8001228:	20000098 	.word	0x20000098
 800122c:	20000094 	.word	0x20000094

08001230 <LCD_SaveBuf>:
// Load full pic
void LCD_LoadFull(uint8_t *BMP) {
	memcpy(DispBuf, BMP, 1152);
}

void LCD_SaveBuf() {
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	memcpy(DispBuf2, DispBuf, 1152);
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <LCD_SaveBuf+0x1c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a05      	ldr	r2, [pc, #20]	; (8001250 <LCD_SaveBuf+0x20>)
 800123a:	6811      	ldr	r1, [r2, #0]
 800123c:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001240:	4618      	mov	r0, r3
 8001242:	f004 fcb5 	bl	8005bb0 <memcpy>
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	2000009c 	.word	0x2000009c
 8001250:	20000098 	.word	0x20000098

08001254 <LCD_LoadBuf>:

// Load full pic
void LCD_LoadBuf() {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	memcpy(DispBuf, DispBuf2, 1152);
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <LCD_LoadBuf+0x1c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a05      	ldr	r2, [pc, #20]	; (8001274 <LCD_LoadBuf+0x20>)
 800125e:	6811      	ldr	r1, [r2, #0]
 8001260:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001264:	4618      	mov	r0, r3
 8001266:	f004 fca3 	bl	8005bb0 <memcpy>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000098 	.word	0x20000098
 8001274:	2000009c 	.word	0x2000009c

08001278 <LCD_LoadObjs>:

void LCD_LoadObjs(GameObj *header, uint8_t drawMode, uint8_t repeatMode,
		bool flip) {
 8001278:	b5b0      	push	{r4, r5, r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af04      	add	r7, sp, #16
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	4608      	mov	r0, r1
 8001282:	4611      	mov	r1, r2
 8001284:	461a      	mov	r2, r3
 8001286:	4603      	mov	r3, r0
 8001288:	70fb      	strb	r3, [r7, #3]
 800128a:	460b      	mov	r3, r1
 800128c:	70bb      	strb	r3, [r7, #2]
 800128e:	4613      	mov	r3, r2
 8001290:	707b      	strb	r3, [r7, #1]
	GameObj *ptr = header;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	60fb      	str	r3, [r7, #12]

	if (!ptr->full)
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	7c1b      	ldrb	r3, [r3, #16]
 800129a:	f083 0301 	eor.w	r3, r3, #1
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d12c      	bne.n	80012fe <LCD_LoadObjs+0x86>
		return;

	for (;;) {
		LCD_LoadObj(ptr->bmpAsset, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	6818      	ldr	r0, [r3, #0]
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	7b19      	ldrb	r1, [r3, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	7b5c      	ldrb	r4, [r3, #13]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	7bdb      	ldrb	r3, [r3, #15]
 80012c0:	78fd      	ldrb	r5, [r7, #3]
 80012c2:	787a      	ldrb	r2, [r7, #1]
 80012c4:	9202      	str	r2, [sp, #8]
 80012c6:	9301      	str	r3, [sp, #4]
 80012c8:	78bb      	ldrb	r3, [r7, #2]
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	462b      	mov	r3, r5
 80012ce:	4622      	mov	r2, r4
 80012d0:	eef0 0a47 	vmov.f32	s1, s14
 80012d4:	eeb0 0a67 	vmov.f32	s0, s15
 80012d8:	f000 f818 	bl	800130c <LCD_LoadObj>
				repeatMode, ptr->index, flip);

		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == header)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	695b      	ldr	r3, [r3, #20]
 80012e0:	7c1b      	ldrb	r3, [r3, #16]
 80012e2:	f083 0301 	eor.w	r3, r3, #1
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d10a      	bne.n	8001302 <LCD_LoadObjs+0x8a>
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	695b      	ldr	r3, [r3, #20]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d005      	beq.n	8001302 <LCD_LoadObjs+0x8a>
			return;
		ptr = ptr->next;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	60fb      	str	r3, [r7, #12]
		LCD_LoadObj(ptr->bmpAsset, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 80012fc:	e7d2      	b.n	80012a4 <LCD_LoadObjs+0x2c>
		return;
 80012fe:	bf00      	nop
 8001300:	e000      	b.n	8001304 <LCD_LoadObjs+0x8c>
			return;
 8001302:	bf00      	nop
	}
}
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800130c <LCD_LoadObj>:

void LCD_LoadObj(uint8_t *bmpAsset, float posX, float posY, uint8_t width,
		uint8_t height, uint8_t drawMode, uint8_t repeatMode, uint8_t index,
		bool flip) {
 800130c:	b5b0      	push	{r4, r5, r7, lr}
 800130e:	b08a      	sub	sp, #40	; 0x28
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	ed87 0a02 	vstr	s0, [r7, #8]
 8001318:	edc7 0a01 	vstr	s1, [r7, #4]
 800131c:	4608      	mov	r0, r1
 800131e:	4611      	mov	r1, r2
 8001320:	461a      	mov	r2, r3
 8001322:	4603      	mov	r3, r0
 8001324:	70fb      	strb	r3, [r7, #3]
 8001326:	460b      	mov	r3, r1
 8001328:	70bb      	strb	r3, [r7, #2]
 800132a:	4613      	mov	r3, r2
 800132c:	707b      	strb	r3, [r7, #1]
	short displayRow;
	short displayRowOffset;

	//Counting from Y origin point to bmpH using for loop
	for (uint8_t y = 0; y < height; y++) {
 800132e:	2300      	movs	r3, #0
 8001330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001334:	e18e      	b.n	8001654 <LCD_LoadObj+0x348>
		displayRow = modulo(floor(posY) + y, 96);
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff f90e 	bl	8000558 <__aeabi_f2d>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	ec43 2b10 	vmov	d0, r2, r3
 8001344:	f005 fd2c 	bl	8006da0 <floor>
 8001348:	ec55 4b10 	vmov	r4, r5, d0
 800134c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f8ef 	bl	8000534 <__aeabi_i2d>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4620      	mov	r0, r4
 800135c:	4629      	mov	r1, r5
 800135e:	f7fe ff9d 	bl	800029c <__adddf3>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	4610      	mov	r0, r2
 8001368:	4619      	mov	r1, r3
 800136a:	f7ff fbe7 	bl	8000b3c <__aeabi_d2iz>
 800136e:	4603      	mov	r3, r0
 8001370:	2160      	movs	r1, #96	; 0x60
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fe10 	bl	8000f98 <modulo>
 8001378:	4603      	mov	r3, r0
 800137a:	847b      	strh	r3, [r7, #34]	; 0x22

		if ((repeatMode == REPEATMODE_NONE)
 800137c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001380:	2b00      	cmp	r3, #0
 8001382:	d109      	bne.n	8001398 <LCD_LoadObj+0x8c>
				&& (displayRow < 0 || displayRow >= 96)) {
 8001384:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001388:	2b00      	cmp	r3, #0
 800138a:	f2c0 815d 	blt.w	8001648 <LCD_LoadObj+0x33c>
 800138e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001392:	2b5f      	cmp	r3, #95	; 0x5f
 8001394:	f300 8158 	bgt.w	8001648 <LCD_LoadObj+0x33c>
			continue;
		}

		displayRowOffset = displayRow * 12;
 8001398:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800139a:	461a      	mov	r2, r3
 800139c:	0052      	lsls	r2, r2, #1
 800139e:	4413      	add	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	843b      	strh	r3, [r7, #32]

		int firstXByte = floor(floor(posX) / 8);
 80013a6:	68b8      	ldr	r0, [r7, #8]
 80013a8:	f7ff f8d6 	bl	8000558 <__aeabi_f2d>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	ec43 2b10 	vmov	d0, r2, r3
 80013b4:	f005 fcf4 	bl	8006da0 <floor>
 80013b8:	ec51 0b10 	vmov	r0, r1, d0
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	4baa      	ldr	r3, [pc, #680]	; (800166c <LCD_LoadObj+0x360>)
 80013c2:	f7ff fa4b 	bl	800085c <__aeabi_ddiv>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	ec43 2b17 	vmov	d7, r2, r3
 80013ce:	eeb0 0a47 	vmov.f32	s0, s14
 80013d2:	eef0 0a67 	vmov.f32	s1, s15
 80013d6:	f005 fce3 	bl	8006da0 <floor>
 80013da:	ec53 2b10 	vmov	r2, r3, d0
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	f7ff fbab 	bl	8000b3c <__aeabi_d2iz>
 80013e6:	4603      	mov	r3, r0
 80013e8:	61fb      	str	r3, [r7, #28]
		uint8_t leftOffset = modulo(floor(posX), 8);
 80013ea:	68b8      	ldr	r0, [r7, #8]
 80013ec:	f7ff f8b4 	bl	8000558 <__aeabi_f2d>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	ec43 2b10 	vmov	d0, r2, r3
 80013f8:	f005 fcd2 	bl	8006da0 <floor>
 80013fc:	ec53 2b10 	vmov	r2, r3, d0
 8001400:	4610      	mov	r0, r2
 8001402:	4619      	mov	r1, r3
 8001404:	f7ff fb9a 	bl	8000b3c <__aeabi_d2iz>
 8001408:	4603      	mov	r3, r0
 800140a:	2108      	movs	r1, #8
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff fdc3 	bl	8000f98 <modulo>
 8001412:	4603      	mov	r3, r0
 8001414:	76fb      	strb	r3, [r7, #27]

		uint8_t v1 = 0x00, v2 = 0x00;
 8001416:	2300      	movs	r3, #0
 8001418:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800141c:	2300      	movs	r3, #0
 800141e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint8_t *currentEditingBuf;

		for (uint8_t j = 0; j < width + 1; j++) {
 8001422:	2300      	movs	r3, #0
 8001424:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001428:	e107      	b.n	800163a <LCD_LoadObj+0x32e>
			if (j == width)
 800142a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800142e:	78fb      	ldrb	r3, [r7, #3]
 8001430:	429a      	cmp	r2, r3
 8001432:	d103      	bne.n	800143c <LCD_LoadObj+0x130>
				v2 = 0x00;
 8001434:	2300      	movs	r3, #0
 8001436:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800143a:	e016      	b.n	800146a <LCD_LoadObj+0x15e>
			else
				v2 = *(bmpAsset + width * y + j + index * (height * width));
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001442:	fb02 f303 	mul.w	r3, r2, r3
 8001446:	4618      	mov	r0, r3
 8001448:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800144c:	78ba      	ldrb	r2, [r7, #2]
 800144e:	78f9      	ldrb	r1, [r7, #3]
 8001450:	fb01 f202 	mul.w	r2, r1, r2
 8001454:	fb02 f303 	mul.w	r3, r2, r3
 8001458:	18c2      	adds	r2, r0, r3
 800145a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800145e:	4413      	add	r3, r2
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4413      	add	r3, r2
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

			if (repeatMode == REPEATMODE_NONE
 800146a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800146e:	2b00      	cmp	r3, #0
 8001470:	d110      	bne.n	8001494 <LCD_LoadObj+0x188>
					&& (firstXByte + j < 0 || firstXByte + j > 11)) {
 8001472:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	4413      	add	r3, r2
 800147a:	2b00      	cmp	r3, #0
 800147c:	db05      	blt.n	800148a <LCD_LoadObj+0x17e>
 800147e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	4413      	add	r3, r2
 8001486:	2b0b      	cmp	r3, #11
 8001488:	dd04      	ble.n	8001494 <LCD_LoadObj+0x188>
				v1 = v2;
 800148a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800148e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				continue;
 8001492:	e0cd      	b.n	8001630 <LCD_LoadObj+0x324>
			}

			currentEditingBuf = DispBuf + displayRowOffset
					+ (firstXByte + j) % 12;
 8001494:	4b76      	ldr	r3, [pc, #472]	; (8001670 <LCD_LoadObj+0x364>)
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 800149c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	441a      	add	r2, r3
 80014a4:	4b73      	ldr	r3, [pc, #460]	; (8001674 <LCD_LoadObj+0x368>)
 80014a6:	fb83 1302 	smull	r1, r3, r3, r2
 80014aa:	1059      	asrs	r1, r3, #1
 80014ac:	17d3      	asrs	r3, r2, #31
 80014ae:	1ac9      	subs	r1, r1, r3
 80014b0:	460b      	mov	r3, r1
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	440b      	add	r3, r1
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	1ad1      	subs	r1, r2, r3
 80014ba:	460b      	mov	r3, r1
 80014bc:	4423      	add	r3, r4
			currentEditingBuf = DispBuf + displayRowOffset
 80014be:	4403      	add	r3, r0
 80014c0:	617b      	str	r3, [r7, #20]

			if (flip) {
 80014c2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d057      	beq.n	800157a <LCD_LoadObj+0x26e>
				switch (drawMode) {
 80014ca:	787b      	ldrb	r3, [r7, #1]
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d03b      	beq.n	8001548 <LCD_LoadObj+0x23c>
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	f300 80a9 	bgt.w	8001628 <LCD_LoadObj+0x31c>
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <LCD_LoadObj+0x1d4>
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d01b      	beq.n	8001516 <LCD_LoadObj+0x20a>
 80014de:	e0a3      	b.n	8001628 <LCD_LoadObj+0x31c>
				case DRAWMODE_ADD:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b25a      	sxtb	r2, r3
 80014e6:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80014ea:	7efb      	ldrb	r3, [r7, #27]
 80014ec:	f1c3 0308 	rsb	r3, r3, #8
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80014f4:	b259      	sxtb	r1, r3
 80014f6:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80014fa:	7efb      	ldrb	r3, [r7, #27]
 80014fc:	fa40 f303 	asr.w	r3, r0, r3
 8001500:	b25b      	sxtb	r3, r3
 8001502:	430b      	orrs	r3, r1
 8001504:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001506:	43db      	mvns	r3, r3
 8001508:	b25b      	sxtb	r3, r3
 800150a:	4013      	ands	r3, r2
 800150c:	b25b      	sxtb	r3, r3
 800150e:	b2da      	uxtb	r2, r3
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	701a      	strb	r2, [r3, #0]
					break;
 8001514:	e088      	b.n	8001628 <LCD_LoadObj+0x31c>
				case DRAWMODE_CULL:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b25a      	sxtb	r2, r3
 800151c:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001520:	7efb      	ldrb	r3, [r7, #27]
 8001522:	f1c3 0308 	rsb	r3, r3, #8
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800152a:	b259      	sxtb	r1, r3
 800152c:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001530:	7efb      	ldrb	r3, [r7, #27]
 8001532:	fa40 f303 	asr.w	r3, r0, r3
 8001536:	b25b      	sxtb	r3, r3
 8001538:	430b      	orrs	r3, r1
 800153a:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 800153c:	4313      	orrs	r3, r2
 800153e:	b25b      	sxtb	r3, r3
 8001540:	b2da      	uxtb	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	701a      	strb	r2, [r3, #0]
					break;
 8001546:	e06f      	b.n	8001628 <LCD_LoadObj+0x31c>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b25a      	sxtb	r2, r3
 800154e:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001552:	7efb      	ldrb	r3, [r7, #27]
 8001554:	f1c3 0308 	rsb	r3, r3, #8
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800155c:	b259      	sxtb	r1, r3
 800155e:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001562:	7efb      	ldrb	r3, [r7, #27]
 8001564:	fa40 f303 	asr.w	r3, r0, r3
 8001568:	b25b      	sxtb	r3, r3
 800156a:	430b      	orrs	r3, r1
 800156c:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 800156e:	4053      	eors	r3, r2
 8001570:	b25b      	sxtb	r3, r3
 8001572:	b2da      	uxtb	r2, r3
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	701a      	strb	r2, [r3, #0]
					break;
 8001578:	e056      	b.n	8001628 <LCD_LoadObj+0x31c>
				}
			} else {
				switch (drawMode) {
 800157a:	787b      	ldrb	r3, [r7, #1]
 800157c:	2b02      	cmp	r3, #2
 800157e:	d03a      	beq.n	80015f6 <LCD_LoadObj+0x2ea>
 8001580:	2b02      	cmp	r3, #2
 8001582:	dc51      	bgt.n	8001628 <LCD_LoadObj+0x31c>
 8001584:	2b00      	cmp	r3, #0
 8001586:	d002      	beq.n	800158e <LCD_LoadObj+0x282>
 8001588:	2b01      	cmp	r3, #1
 800158a:	d019      	beq.n	80015c0 <LCD_LoadObj+0x2b4>
 800158c:	e04c      	b.n	8001628 <LCD_LoadObj+0x31c>
				case DRAWMODE_ADD:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	b25a      	sxtb	r2, r3
 8001594:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001598:	7efb      	ldrb	r3, [r7, #27]
 800159a:	f1c3 0308 	rsb	r3, r3, #8
 800159e:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80015a2:	b259      	sxtb	r1, r3
 80015a4:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80015a8:	7efb      	ldrb	r3, [r7, #27]
 80015aa:	fa40 f303 	asr.w	r3, r0, r3
 80015ae:	b25b      	sxtb	r3, r3
 80015b0:	430b      	orrs	r3, r1
 80015b2:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b25b      	sxtb	r3, r3
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	701a      	strb	r2, [r3, #0]
					break;
 80015be:	e033      	b.n	8001628 <LCD_LoadObj+0x31c>
				case DRAWMODE_CULL:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	b25a      	sxtb	r2, r3
 80015c6:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80015ca:	7efb      	ldrb	r3, [r7, #27]
 80015cc:	f1c3 0308 	rsb	r3, r3, #8
 80015d0:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80015d4:	b259      	sxtb	r1, r3
 80015d6:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80015da:	7efb      	ldrb	r3, [r7, #27]
 80015dc:	fa40 f303 	asr.w	r3, r0, r3
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	430b      	orrs	r3, r1
 80015e4:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 80015e6:	43db      	mvns	r3, r3
 80015e8:	b25b      	sxtb	r3, r3
 80015ea:	4013      	ands	r3, r2
 80015ec:	b25b      	sxtb	r3, r3
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	701a      	strb	r2, [r3, #0]
					break;
 80015f4:	e018      	b.n	8001628 <LCD_LoadObj+0x31c>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	b25a      	sxtb	r2, r3
 80015fc:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001600:	7efb      	ldrb	r3, [r7, #27]
 8001602:	f1c3 0308 	rsb	r3, r3, #8
 8001606:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800160a:	b259      	sxtb	r1, r3
 800160c:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001610:	7efb      	ldrb	r3, [r7, #27]
 8001612:	fa40 f303 	asr.w	r3, r0, r3
 8001616:	b25b      	sxtb	r3, r3
 8001618:	430b      	orrs	r3, r1
 800161a:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 800161c:	4053      	eors	r3, r2
 800161e:	b25b      	sxtb	r3, r3
 8001620:	b2da      	uxtb	r2, r3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	701a      	strb	r2, [r3, #0]
					break;
 8001626:	bf00      	nop
				}
			}

			v1 = v2;
 8001628:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800162c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		for (uint8_t j = 0; j < width + 1; j++) {
 8001630:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001634:	3301      	adds	r3, #1
 8001636:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800163a:	78fa      	ldrb	r2, [r7, #3]
 800163c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001640:	429a      	cmp	r2, r3
 8001642:	f4bf aef2 	bcs.w	800142a <LCD_LoadObj+0x11e>
 8001646:	e000      	b.n	800164a <LCD_LoadObj+0x33e>
			continue;
 8001648:	bf00      	nop
	for (uint8_t y = 0; y < height; y++) {
 800164a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800164e:	3301      	adds	r3, #1
 8001650:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001654:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001658:	78bb      	ldrb	r3, [r7, #2]
 800165a:	429a      	cmp	r2, r3
 800165c:	f4ff ae6b 	bcc.w	8001336 <LCD_LoadObj+0x2a>
		}
	}
}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	3728      	adds	r7, #40	; 0x28
 8001666:	46bd      	mov	sp, r7
 8001668:	bdb0      	pop	{r4, r5, r7, pc}
 800166a:	bf00      	nop
 800166c:	40200000 	.word	0x40200000
 8001670:	20000098 	.word	0x20000098
 8001674:	2aaaaaab 	.word	0x2aaaaaab

08001678 <LCD_DrawLine>:

void LCD_DrawLine(uint8_t startingRow, int startingPoint, uint8_t length,
		uint8_t drawMode, bool flip) {
 8001678:	b480      	push	{r7}
 800167a:	b087      	sub	sp, #28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6039      	str	r1, [r7, #0]
 8001680:	4611      	mov	r1, r2
 8001682:	461a      	mov	r2, r3
 8001684:	4603      	mov	r3, r0
 8001686:	71fb      	strb	r3, [r7, #7]
 8001688:	460b      	mov	r3, r1
 800168a:	71bb      	strb	r3, [r7, #6]
 800168c:	4613      	mov	r3, r2
 800168e:	717b      	strb	r3, [r7, #5]
	uint16_t rowOffset = (startingRow % 96) * 12;
 8001690:	79fa      	ldrb	r2, [r7, #7]
 8001692:	4b78      	ldr	r3, [pc, #480]	; (8001874 <LCD_DrawLine+0x1fc>)
 8001694:	fba3 1302 	umull	r1, r3, r3, r2
 8001698:	0999      	lsrs	r1, r3, #6
 800169a:	460b      	mov	r3, r1
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	440b      	add	r3, r1
 80016a0:	015b      	lsls	r3, r3, #5
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	461a      	mov	r2, r3
 80016aa:	0052      	lsls	r2, r2, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	82bb      	strh	r3, [r7, #20]

	for (uint8_t j = 0; j < length; j++) {
 80016b2:	2300      	movs	r3, #0
 80016b4:	75fb      	strb	r3, [r7, #23]
 80016b6:	e0d1      	b.n	800185c <LCD_DrawLine+0x1e4>
		if (startingPoint + j < 0 || startingPoint + j > 95)
 80016b8:	7dfa      	ldrb	r2, [r7, #23]
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	4413      	add	r3, r2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f2c0 80c8 	blt.w	8001854 <LCD_DrawLine+0x1dc>
 80016c4:	7dfa      	ldrb	r2, [r7, #23]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	4413      	add	r3, r2
 80016ca:	2b5f      	cmp	r3, #95	; 0x5f
 80016cc:	f300 80c2 	bgt.w	8001854 <LCD_DrawLine+0x1dc>
			continue;
		uint8_t additionalOffset = ((startingPoint + j) % 96) / 8;
 80016d0:	7dfa      	ldrb	r2, [r7, #23]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	441a      	add	r2, r3
 80016d6:	4b68      	ldr	r3, [pc, #416]	; (8001878 <LCD_DrawLine+0x200>)
 80016d8:	fb83 1302 	smull	r1, r3, r3, r2
 80016dc:	1119      	asrs	r1, r3, #4
 80016de:	17d3      	asrs	r3, r2, #31
 80016e0:	1ac9      	subs	r1, r1, r3
 80016e2:	460b      	mov	r3, r1
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	440b      	add	r3, r1
 80016e8:	015b      	lsls	r3, r3, #5
 80016ea:	1ad1      	subs	r1, r2, r3
 80016ec:	460b      	mov	r3, r1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	da00      	bge.n	80016f4 <LCD_DrawLine+0x7c>
 80016f2:	3307      	adds	r3, #7
 80016f4:	10db      	asrs	r3, r3, #3
 80016f6:	74fb      	strb	r3, [r7, #19]

		uint8_t *currentEditingBuf = DispBuf + rowOffset + additionalOffset;
 80016f8:	4b60      	ldr	r3, [pc, #384]	; (800187c <LCD_DrawLine+0x204>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	8ab9      	ldrh	r1, [r7, #20]
 80016fe:	7cfb      	ldrb	r3, [r7, #19]
 8001700:	440b      	add	r3, r1
 8001702:	4413      	add	r3, r2
 8001704:	60fb      	str	r3, [r7, #12]
		if (flip) {
 8001706:	f897 3020 	ldrb.w	r3, [r7, #32]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d051      	beq.n	80017b2 <LCD_DrawLine+0x13a>
			switch (drawMode) {
 800170e:	797b      	ldrb	r3, [r7, #5]
 8001710:	2b02      	cmp	r3, #2
 8001712:	d037      	beq.n	8001784 <LCD_DrawLine+0x10c>
 8001714:	2b02      	cmp	r3, #2
 8001716:	f300 809e 	bgt.w	8001856 <LCD_DrawLine+0x1de>
 800171a:	2b00      	cmp	r3, #0
 800171c:	d002      	beq.n	8001724 <LCD_DrawLine+0xac>
 800171e:	2b01      	cmp	r3, #1
 8001720:	d019      	beq.n	8001756 <LCD_DrawLine+0xde>
 8001722:	e098      	b.n	8001856 <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	b25a      	sxtb	r2, r3
 800172a:	7df9      	ldrb	r1, [r7, #23]
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	440b      	add	r3, r1
 8001730:	4259      	negs	r1, r3
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	f001 0107 	and.w	r1, r1, #7
 800173a:	bf58      	it	pl
 800173c:	424b      	negpl	r3, r1
 800173e:	2180      	movs	r1, #128	; 0x80
 8001740:	fa41 f303 	asr.w	r3, r1, r3
 8001744:	b25b      	sxtb	r3, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	b25b      	sxtb	r3, r3
 800174a:	4013      	ands	r3, r2
 800174c:	b25b      	sxtb	r3, r3
 800174e:	b2da      	uxtb	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	701a      	strb	r2, [r3, #0]
				break;
 8001754:	e07f      	b.n	8001856 <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	b25a      	sxtb	r2, r3
 800175c:	7df9      	ldrb	r1, [r7, #23]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	440b      	add	r3, r1
 8001762:	4259      	negs	r1, r3
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	f001 0107 	and.w	r1, r1, #7
 800176c:	bf58      	it	pl
 800176e:	424b      	negpl	r3, r1
 8001770:	2180      	movs	r1, #128	; 0x80
 8001772:	fa41 f303 	asr.w	r3, r1, r3
 8001776:	b25b      	sxtb	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b25b      	sxtb	r3, r3
 800177c:	b2da      	uxtb	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	701a      	strb	r2, [r3, #0]
				break;
 8001782:	e068      	b.n	8001856 <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b25a      	sxtb	r2, r3
 800178a:	7df9      	ldrb	r1, [r7, #23]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	440b      	add	r3, r1
 8001790:	4259      	negs	r1, r3
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	f001 0107 	and.w	r1, r1, #7
 800179a:	bf58      	it	pl
 800179c:	424b      	negpl	r3, r1
 800179e:	2180      	movs	r1, #128	; 0x80
 80017a0:	fa41 f303 	asr.w	r3, r1, r3
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	4053      	eors	r3, r2
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	701a      	strb	r2, [r3, #0]
				break;
 80017b0:	e051      	b.n	8001856 <LCD_DrawLine+0x1de>
			}
		} else {
			switch (drawMode) {
 80017b2:	797b      	ldrb	r3, [r7, #5]
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d036      	beq.n	8001826 <LCD_DrawLine+0x1ae>
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	dc4c      	bgt.n	8001856 <LCD_DrawLine+0x1de>
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d002      	beq.n	80017c6 <LCD_DrawLine+0x14e>
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d017      	beq.n	80017f4 <LCD_DrawLine+0x17c>
 80017c4:	e047      	b.n	8001856 <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b25a      	sxtb	r2, r3
 80017cc:	7df9      	ldrb	r1, [r7, #23]
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	440b      	add	r3, r1
 80017d2:	4259      	negs	r1, r3
 80017d4:	f003 0307 	and.w	r3, r3, #7
 80017d8:	f001 0107 	and.w	r1, r1, #7
 80017dc:	bf58      	it	pl
 80017de:	424b      	negpl	r3, r1
 80017e0:	2180      	movs	r1, #128	; 0x80
 80017e2:	fa41 f303 	asr.w	r3, r1, r3
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	4313      	orrs	r3, r2
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	701a      	strb	r2, [r3, #0]
				break;
 80017f2:	e030      	b.n	8001856 <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	b25a      	sxtb	r2, r3
 80017fa:	7df9      	ldrb	r1, [r7, #23]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	440b      	add	r3, r1
 8001800:	4259      	negs	r1, r3
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	f001 0107 	and.w	r1, r1, #7
 800180a:	bf58      	it	pl
 800180c:	424b      	negpl	r3, r1
 800180e:	2180      	movs	r1, #128	; 0x80
 8001810:	fa41 f303 	asr.w	r3, r1, r3
 8001814:	b25b      	sxtb	r3, r3
 8001816:	43db      	mvns	r3, r3
 8001818:	b25b      	sxtb	r3, r3
 800181a:	4013      	ands	r3, r2
 800181c:	b25b      	sxtb	r3, r3
 800181e:	b2da      	uxtb	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	701a      	strb	r2, [r3, #0]
				break;
 8001824:	e017      	b.n	8001856 <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	b25a      	sxtb	r2, r3
 800182c:	7df9      	ldrb	r1, [r7, #23]
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	440b      	add	r3, r1
 8001832:	4259      	negs	r1, r3
 8001834:	f003 0307 	and.w	r3, r3, #7
 8001838:	f001 0107 	and.w	r1, r1, #7
 800183c:	bf58      	it	pl
 800183e:	424b      	negpl	r3, r1
 8001840:	2180      	movs	r1, #128	; 0x80
 8001842:	fa41 f303 	asr.w	r3, r1, r3
 8001846:	b25b      	sxtb	r3, r3
 8001848:	4053      	eors	r3, r2
 800184a:	b25b      	sxtb	r3, r3
 800184c:	b2da      	uxtb	r2, r3
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	701a      	strb	r2, [r3, #0]
				break;
 8001852:	e000      	b.n	8001856 <LCD_DrawLine+0x1de>
			continue;
 8001854:	bf00      	nop
	for (uint8_t j = 0; j < length; j++) {
 8001856:	7dfb      	ldrb	r3, [r7, #23]
 8001858:	3301      	adds	r3, #1
 800185a:	75fb      	strb	r3, [r7, #23]
 800185c:	7dfa      	ldrb	r2, [r7, #23]
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	429a      	cmp	r2, r3
 8001862:	f4ff af29 	bcc.w	80016b8 <LCD_DrawLine+0x40>
			}
		}

	}
}
 8001866:	bf00      	nop
 8001868:	bf00      	nop
 800186a:	371c      	adds	r7, #28
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	aaaaaaab 	.word	0xaaaaaaab
 8001878:	2aaaaaab 	.word	0x2aaaaaab
 800187c:	20000098 	.word	0x20000098

08001880 <LCD_Invert>:

// Inverts color, WILL CAUSE PERFORMANCE LOSS
void LCD_Invert(void) {
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
	uint16_t invt = 1152;
 8001886:	f44f 6390 	mov.w	r3, #1152	; 0x480
 800188a:	80fb      	strh	r3, [r7, #6]
	do {
		invt--;
 800188c:	88fb      	ldrh	r3, [r7, #6]
 800188e:	3b01      	subs	r3, #1
 8001890:	80fb      	strh	r3, [r7, #6]
		DispBuf[invt] = ~DispBuf[invt];
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <LCD_Invert+0x40>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	4413      	add	r3, r2
 800189a:	781a      	ldrb	r2, [r3, #0]
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <LCD_Invert+0x40>)
 800189e:	6819      	ldr	r1, [r3, #0]
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	440b      	add	r3, r1
 80018a4:	43d2      	mvns	r2, r2
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	701a      	strb	r2, [r3, #0]
	} while (invt);
 80018aa:	88fb      	ldrh	r3, [r7, #6]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1ed      	bne.n	800188c <LCD_Invert+0xc>
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000098 	.word	0x20000098

080018c4 <LCD_Fill>:

//Fill screen with either black or white color
void LCD_Fill(bool flip) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
	memset(DispBuf, (flip ? 0xFF : 0x00), 1152);
 80018ce:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <LCD_Fill+0x2c>)
 80018d0:	6818      	ldr	r0, [r3, #0]
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <LCD_Fill+0x18>
 80018d8:	23ff      	movs	r3, #255	; 0xff
 80018da:	e000      	b.n	80018de <LCD_Fill+0x1a>
 80018dc:	2300      	movs	r3, #0
 80018de:	f44f 6290 	mov.w	r2, #1152	; 0x480
 80018e2:	4619      	mov	r1, r3
 80018e4:	f004 f972 	bl	8005bcc <memset>
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000098 	.word	0x20000098

080018f4 <LCD_Print>:
	}

}

void LCD_Print(char *str, short xPos, short yPos, uint8_t drawMode,
		uint8_t repeatMode, bool flip) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	; 0x30
 80018f8:	af04      	add	r7, sp, #16
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	4608      	mov	r0, r1
 80018fe:	4611      	mov	r1, r2
 8001900:	461a      	mov	r2, r3
 8001902:	4603      	mov	r3, r0
 8001904:	817b      	strh	r3, [r7, #10]
 8001906:	460b      	mov	r3, r1
 8001908:	813b      	strh	r3, [r7, #8]
 800190a:	4613      	mov	r3, r2
 800190c:	71fb      	strb	r3, [r7, #7]
	short strLength = strlen(str);
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	f7fe fc66 	bl	80001e0 <strlen>
 8001914:	4603      	mov	r3, r0
 8001916:	833b      	strh	r3, [r7, #24]
	short lineSpacing = 1;
 8001918:	2301      	movs	r3, #1
 800191a:	82fb      	strh	r3, [r7, #22]
	short charSpacing = -1;
 800191c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001920:	82bb      	strh	r3, [r7, #20]
	short spaceSpacing = 1;
 8001922:	2301      	movs	r3, #1
 8001924:	827b      	strh	r3, [r7, #18]
	short tabSpacing = 8 + charSpacing;
 8001926:	8abb      	ldrh	r3, [r7, #20]
 8001928:	3308      	adds	r3, #8
 800192a:	b29b      	uxth	r3, r3
 800192c:	823b      	strh	r3, [r7, #16]

	short lineOff = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	83fb      	strh	r3, [r7, #30]
	short charOff = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	83bb      	strh	r3, [r7, #28]

	for (short i = 0; i < strLength; i++) {
 8001936:	2300      	movs	r3, #0
 8001938:	837b      	strh	r3, [r7, #26]
 800193a:	e067      	b.n	8001a0c <LCD_Print+0x118>
		if (str[i] == '\n') {
 800193c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	4413      	add	r3, r2
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b0a      	cmp	r3, #10
 8001948:	d109      	bne.n	800195e <LCD_Print+0x6a>
			lineOff += (8 + lineSpacing);
 800194a:	8afa      	ldrh	r2, [r7, #22]
 800194c:	8bfb      	ldrh	r3, [r7, #30]
 800194e:	4413      	add	r3, r2
 8001950:	b29b      	uxth	r3, r3
 8001952:	3308      	adds	r3, #8
 8001954:	b29b      	uxth	r3, r3
 8001956:	83fb      	strh	r3, [r7, #30]
			charOff = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	83bb      	strh	r3, [r7, #28]
			continue;
 800195c:	e050      	b.n	8001a00 <LCD_Print+0x10c>
		}
		if (str[i] == ' ') {
 800195e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	4413      	add	r3, r2
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b20      	cmp	r3, #32
 800196a:	d105      	bne.n	8001978 <LCD_Print+0x84>
			charOff += spaceSpacing;
 800196c:	8bba      	ldrh	r2, [r7, #28]
 800196e:	8a7b      	ldrh	r3, [r7, #18]
 8001970:	4413      	add	r3, r2
 8001972:	b29b      	uxth	r3, r3
 8001974:	83bb      	strh	r3, [r7, #28]
			continue;
 8001976:	e043      	b.n	8001a00 <LCD_Print+0x10c>
		}
		if (str[i] == '\t') {
 8001978:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b09      	cmp	r3, #9
 8001984:	d105      	bne.n	8001992 <LCD_Print+0x9e>
			charOff += tabSpacing;
 8001986:	8bba      	ldrh	r2, [r7, #28]
 8001988:	8a3b      	ldrh	r3, [r7, #16]
 800198a:	4413      	add	r3, r2
 800198c:	b29b      	uxth	r3, r3
 800198e:	83bb      	strh	r3, [r7, #28]
			continue;
 8001990:	e036      	b.n	8001a00 <LCD_Print+0x10c>
		}

		FetchText(TextBuf, str[i]);
 8001992:	4b24      	ldr	r3, [pc, #144]	; (8001a24 <LCD_Print+0x130>)
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	4413      	add	r3, r2
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	f001 ffe5 	bl	8003970 <FetchText>
		LCD_LoadObj(TextBuf, xPos + charOff, yPos + lineOff, 1, 8, drawMode,
 80019a6:	4b1f      	ldr	r3, [pc, #124]	; (8001a24 <LCD_Print+0x130>)
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80019ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80019b2:	4413      	add	r3, r2
 80019b4:	ee07 3a90 	vmov	s15, r3
 80019b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019bc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80019c0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80019c4:	4413      	add	r3, r2
 80019c6:	ee07 3a10 	vmov	s14, r3
 80019ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80019ce:	79fa      	ldrb	r2, [r7, #7]
 80019d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019d4:	9302      	str	r3, [sp, #8]
 80019d6:	2300      	movs	r3, #0
 80019d8:	9301      	str	r3, [sp, #4]
 80019da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	4613      	mov	r3, r2
 80019e2:	2208      	movs	r2, #8
 80019e4:	2101      	movs	r1, #1
 80019e6:	eef0 0a47 	vmov.f32	s1, s14
 80019ea:	eeb0 0a67 	vmov.f32	s0, s15
 80019ee:	f7ff fc8d 	bl	800130c <LCD_LoadObj>
				repeatMode, 0, flip);
		charOff += (8 + charSpacing);
 80019f2:	8aba      	ldrh	r2, [r7, #20]
 80019f4:	8bbb      	ldrh	r3, [r7, #28]
 80019f6:	4413      	add	r3, r2
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	3308      	adds	r3, #8
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	83bb      	strh	r3, [r7, #28]
	for (short i = 0; i < strLength; i++) {
 8001a00:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	3301      	adds	r3, #1
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	837b      	strh	r3, [r7, #26]
 8001a0c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001a10:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	db91      	blt.n	800193c <LCD_Print+0x48>
	}
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3720      	adds	r7, #32
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	200000a0 	.word	0x200000a0

08001a28 <LookupKeyState>:

static uint8_t KeyBuffer[4] = { 0, 0, 0, 0 };
static bool KeyStates[4] = { 0, 0, 0, 0 };
static bool KeysUsedToBeLow[4] = { 0, 0, 0, 0 };

uint8_t LookupKeyState(uint8_t n) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
	if (HAL_GPIO_ReadPin(KEYS_GPIO_Port, KeyPins[n])) {
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	4a08      	ldr	r2, [pc, #32]	; (8001a58 <LookupKeyState+0x30>)
 8001a36:	5cd3      	ldrb	r3, [r2, r3]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4807      	ldr	r0, [pc, #28]	; (8001a5c <LookupKeyState+0x34>)
 8001a3e:	f002 fcff 	bl	8004440 <HAL_GPIO_ReadPin>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <LookupKeyState+0x24>
		return 0xff;
 8001a48:	23ff      	movs	r3, #255	; 0xff
 8001a4a:	e000      	b.n	8001a4e <LookupKeyState+0x26>
	}
	return 0x00;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	08006ec8 	.word	0x08006ec8
 8001a5c:	40020800 	.word	0x40020800

08001a60 <KeyScan>:

void KeyScan() {
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
	for (uint8_t j = 0; j < 4; j++) {
 8001a66:	2300      	movs	r3, #0
 8001a68:	71fb      	strb	r3, [r7, #7]
 8001a6a:	e02f      	b.n	8001acc <KeyScan+0x6c>
		KeyBuffer[j] = ((KeyBuffer[j] << 1) | (LookupKeyState(j) & 0x01));
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	4a1b      	ldr	r2, [pc, #108]	; (8001adc <KeyScan+0x7c>)
 8001a70:	5cd3      	ldrb	r3, [r2, r3]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	b25c      	sxtb	r4, r3
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ffd5 	bl	8001a28 <LookupKeyState>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	b25b      	sxtb	r3, r3
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	b25b      	sxtb	r3, r3
 8001a88:	4323      	orrs	r3, r4
 8001a8a:	b25a      	sxtb	r2, r3
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	b2d1      	uxtb	r1, r2
 8001a90:	4a12      	ldr	r2, [pc, #72]	; (8001adc <KeyScan+0x7c>)
 8001a92:	54d1      	strb	r1, [r2, r3]

		if ((KeyBuffer[j] | 0xf0) == 0xff) {
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	4a11      	ldr	r2, [pc, #68]	; (8001adc <KeyScan+0x7c>)
 8001a98:	5cd3      	ldrb	r3, [r2, r3]
 8001a9a:	f063 030f 	orn	r3, r3, #15
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2bff      	cmp	r3, #255	; 0xff
 8001aa2:	d104      	bne.n	8001aae <KeyScan+0x4e>
			KeyStates[j] = 1;
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	; (8001ae0 <KeyScan+0x80>)
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	54d1      	strb	r1, [r2, r3]
 8001aac:	e00b      	b.n	8001ac6 <KeyScan+0x66>
		} else if ((KeyBuffer[j] | 0xf0) == 0xf0) {
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	4a0a      	ldr	r2, [pc, #40]	; (8001adc <KeyScan+0x7c>)
 8001ab2:	5cd3      	ldrb	r3, [r2, r3]
 8001ab4:	f063 030f 	orn	r3, r3, #15
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2bf0      	cmp	r3, #240	; 0xf0
 8001abc:	d103      	bne.n	8001ac6 <KeyScan+0x66>
			KeyStates[j] = 0;
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4a07      	ldr	r2, [pc, #28]	; (8001ae0 <KeyScan+0x80>)
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 4; j++) {
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	71fb      	strb	r3, [r7, #7]
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	2b03      	cmp	r3, #3
 8001ad0:	d9cc      	bls.n	8001a6c <KeyScan+0xc>
		}
	}
}
 8001ad2:	bf00      	nop
 8001ad4:	bf00      	nop
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd90      	pop	{r4, r7, pc}
 8001adc:	200000a8 	.word	0x200000a8
 8001ae0:	200000ac 	.word	0x200000ac

08001ae4 <GetButton>:

bool GetButton(uint8_t buttonIndex) {
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	71fb      	strb	r3, [r7, #7]
	// To machine index
	buttonIndex--;
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	3b01      	subs	r3, #1
 8001af2:	71fb      	strb	r3, [r7, #7]
	return KeyStates[buttonIndex];
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	4a04      	ldr	r2, [pc, #16]	; (8001b08 <GetButton+0x24>)
 8001af8:	5cd3      	ldrb	r3, [r2, r3]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	200000ac 	.word	0x200000ac

08001b0c <GetButtonDown>:

bool GetButtonDown(uint8_t buttonIndex) {
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]
	// To machine index
	buttonIndex--;
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	71fb      	strb	r3, [r7, #7]

	if(!KeyStates[buttonIndex]){
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	4a11      	ldr	r2, [pc, #68]	; (8001b64 <GetButtonDown+0x58>)
 8001b20:	5cd3      	ldrb	r3, [r2, r3]
 8001b22:	f083 0301 	eor.w	r3, r3, #1
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <GetButtonDown+0x28>
		KeysUsedToBeLow[buttonIndex] = true;
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <GetButtonDown+0x5c>)
 8001b30:	2101      	movs	r1, #1
 8001b32:	54d1      	strb	r1, [r2, r3]
	}

	if (KeyStates[buttonIndex] && KeysUsedToBeLow[buttonIndex]) {
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <GetButtonDown+0x58>)
 8001b38:	5cd3      	ldrb	r3, [r2, r3]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00a      	beq.n	8001b54 <GetButtonDown+0x48>
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	4a09      	ldr	r2, [pc, #36]	; (8001b68 <GetButtonDown+0x5c>)
 8001b42:	5cd3      	ldrb	r3, [r2, r3]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <GetButtonDown+0x48>
		KeysUsedToBeLow[buttonIndex] = false;
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <GetButtonDown+0x5c>)
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	54d1      	strb	r1, [r2, r3]
		return 1;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <GetButtonDown+0x4a>
	}
	return 0;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	200000ac 	.word	0x200000ac
 8001b68:	200000b0 	.word	0x200000b0

08001b6c <GenerateGameBuffers>:

void RenderDino(GameObj *dino, uint8_t dinoState, bool isDead);
bool DinoGetsStuck();
void MeltPlants();

void GenerateGameBuffers() {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	dinoHeader = GenLoopBuf(1);
 8001b70:	2001      	movs	r0, #1
 8001b72:	f001 fbed 	bl	8003350 <GenLoopBuf>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a19      	ldr	r2, [pc, #100]	; (8001be0 <GenerateGameBuffers+0x74>)
 8001b7a:	6013      	str	r3, [r2, #0]
	fireHeader = GenLoopBuf(1);
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	f001 fbe7 	bl	8003350 <GenLoopBuf>
 8001b82:	4603      	mov	r3, r0
 8001b84:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <GenerateGameBuffers+0x78>)
 8001b86:	6013      	str	r3, [r2, #0]
	lavaHeader = GenLoopBuf(2);
 8001b88:	2002      	movs	r0, #2
 8001b8a:	f001 fbe1 	bl	8003350 <GenLoopBuf>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4a15      	ldr	r2, [pc, #84]	; (8001be8 <GenerateGameBuffers+0x7c>)
 8001b92:	6013      	str	r3, [r2, #0]
	cloudHeader = GenLoopBuf(2);
 8001b94:	2002      	movs	r0, #2
 8001b96:	f001 fbdb 	bl	8003350 <GenLoopBuf>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	4a13      	ldr	r2, [pc, #76]	; (8001bec <GenerateGameBuffers+0x80>)
 8001b9e:	6013      	str	r3, [r2, #0]
	plantHeader = GenLoopBuf(4);
 8001ba0:	2004      	movs	r0, #4
 8001ba2:	f001 fbd5 	bl	8003350 <GenLoopBuf>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a11      	ldr	r2, [pc, #68]	; (8001bf0 <GenerateGameBuffers+0x84>)
 8001baa:	6013      	str	r3, [r2, #0]
	birdHeader = GenLoopBuf(2);
 8001bac:	2002      	movs	r0, #2
 8001bae:	f001 fbcf 	bl	8003350 <GenLoopBuf>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	4a0f      	ldr	r2, [pc, #60]	; (8001bf4 <GenerateGameBuffers+0x88>)
 8001bb6:	6013      	str	r3, [r2, #0]
	signsHeader = GenLoopBuf(2);
 8001bb8:	2002      	movs	r0, #2
 8001bba:	f001 fbc9 	bl	8003350 <GenLoopBuf>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	; (8001bf8 <GenerateGameBuffers+0x8c>)
 8001bc2:	6013      	str	r3, [r2, #0]
	dirtTexHeader = GenLoopBuf(12);
 8001bc4:	200c      	movs	r0, #12
 8001bc6:	f001 fbc3 	bl	8003350 <GenLoopBuf>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	4a0b      	ldr	r2, [pc, #44]	; (8001bfc <GenerateGameBuffers+0x90>)
 8001bce:	6013      	str	r3, [r2, #0]
	bumpAndDepressionHeader = GenLoopBuf(4);
 8001bd0:	2004      	movs	r0, #4
 8001bd2:	f001 fbbd 	bl	8003350 <GenLoopBuf>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4a09      	ldr	r2, [pc, #36]	; (8001c00 <GenerateGameBuffers+0x94>)
 8001bda:	6013      	str	r3, [r2, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	200000f0 	.word	0x200000f0
 8001be4:	200000f4 	.word	0x200000f4
 8001be8:	200000f8 	.word	0x200000f8
 8001bec:	200000fc 	.word	0x200000fc
 8001bf0:	20000100 	.word	0x20000100
 8001bf4:	20000104 	.word	0x20000104
 8001bf8:	20000108 	.word	0x20000108
 8001bfc:	2000010c 	.word	0x2000010c
 8001c00:	20000110 	.word	0x20000110

08001c04 <GamePrep>:

void GamePrep(LS013B4DN04 *display) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af02      	add	r7, sp, #8
 8001c0a:	6078      	str	r0, [r7, #4]
	flipStatus = 0;
 8001c0c:	4b68      	ldr	r3, [pc, #416]	; (8001db0 <GamePrep+0x1ac>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]

	nextPlantTickDel = 0;
 8001c12:	4b68      	ldr	r3, [pc, #416]	; (8001db4 <GamePrep+0x1b0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	801a      	strh	r2, [r3, #0]
	nextCloudTickDel = 0;
 8001c18:	4b67      	ldr	r3, [pc, #412]	; (8001db8 <GamePrep+0x1b4>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	801a      	strh	r2, [r3, #0]
	nextDirtTexTickDel = 0;
 8001c1e:	4b67      	ldr	r3, [pc, #412]	; (8001dbc <GamePrep+0x1b8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	801a      	strh	r2, [r3, #0]
	nextBirdTickDel = 0;
 8001c24:	4b66      	ldr	r3, [pc, #408]	; (8001dc0 <GamePrep+0x1bc>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	801a      	strh	r2, [r3, #0]
	nextBumpOrDepressionTickDel = 0;
 8001c2a:	4b66      	ldr	r3, [pc, #408]	; (8001dc4 <GamePrep+0x1c0>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	801a      	strh	r2, [r3, #0]

	plantTick = 0;
 8001c30:	4b65      	ldr	r3, [pc, #404]	; (8001dc8 <GamePrep+0x1c4>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
	cloudTick = 0;
 8001c36:	4b65      	ldr	r3, [pc, #404]	; (8001dcc <GamePrep+0x1c8>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
	dirtTexTick = 0;
 8001c3c:	4b64      	ldr	r3, [pc, #400]	; (8001dd0 <GamePrep+0x1cc>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
	birdTick = 0;
 8001c42:	4b64      	ldr	r3, [pc, #400]	; (8001dd4 <GamePrep+0x1d0>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
	bumpOrDepressionTick = 0;
 8001c48:	4b63      	ldr	r3, [pc, #396]	; (8001dd8 <GamePrep+0x1d4>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]

	groundLength = 29;
 8001c4e:	4b63      	ldr	r3, [pc, #396]	; (8001ddc <GamePrep+0x1d8>)
 8001c50:	221d      	movs	r2, #29
 8001c52:	701a      	strb	r2, [r3, #0]
	tick = 0;
 8001c54:	4b62      	ldr	r3, [pc, #392]	; (8001de0 <GamePrep+0x1dc>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
	overallSpeed = 1;
 8001c5a:	4b62      	ldr	r3, [pc, #392]	; (8001de4 <GamePrep+0x1e0>)
 8001c5c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001c60:	601a      	str	r2, [r3, #0]

	HeaderInit(dinoHeader, (uint8_t*) DinoAssets, 4, 22, 14);
 8001c62:	4b61      	ldr	r3, [pc, #388]	; (8001de8 <GamePrep+0x1e4>)
 8001c64:	6818      	ldr	r0, [r3, #0]
 8001c66:	230e      	movs	r3, #14
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2316      	movs	r3, #22
 8001c6c:	2204      	movs	r2, #4
 8001c6e:	495f      	ldr	r1, [pc, #380]	; (8001dec <GamePrep+0x1e8>)
 8001c70:	f001 fba0 	bl	80033b4 <HeaderInit>
	HeaderInit(fireHeader, (uint8_t*) FireAssets, 9, 25, 2);
 8001c74:	4b5e      	ldr	r3, [pc, #376]	; (8001df0 <GamePrep+0x1ec>)
 8001c76:	6818      	ldr	r0, [r3, #0]
 8001c78:	2302      	movs	r3, #2
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2319      	movs	r3, #25
 8001c7e:	2209      	movs	r2, #9
 8001c80:	495c      	ldr	r1, [pc, #368]	; (8001df4 <GamePrep+0x1f0>)
 8001c82:	f001 fb97 	bl	80033b4 <HeaderInit>
	HeaderInit(cloudHeader, (uint8_t*) CloudAssets, 6, 14, 1);
 8001c86:	4b5c      	ldr	r3, [pc, #368]	; (8001df8 <GamePrep+0x1f4>)
 8001c88:	6818      	ldr	r0, [r3, #0]
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	230e      	movs	r3, #14
 8001c90:	2206      	movs	r2, #6
 8001c92:	495a      	ldr	r1, [pc, #360]	; (8001dfc <GamePrep+0x1f8>)
 8001c94:	f001 fb8e 	bl	80033b4 <HeaderInit>
	HeaderInit(plantHeader, (uint8_t*) PlantAssets, 2, 22, 5);
 8001c98:	4b59      	ldr	r3, [pc, #356]	; (8001e00 <GamePrep+0x1fc>)
 8001c9a:	6818      	ldr	r0, [r3, #0]
 8001c9c:	2305      	movs	r3, #5
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	2316      	movs	r3, #22
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	4957      	ldr	r1, [pc, #348]	; (8001e04 <GamePrep+0x200>)
 8001ca6:	f001 fb85 	bl	80033b4 <HeaderInit>
	HeaderInit(birdHeader, (uint8_t*) BirdAssets, 3, 15, 2);
 8001caa:	4b57      	ldr	r3, [pc, #348]	; (8001e08 <GamePrep+0x204>)
 8001cac:	6818      	ldr	r0, [r3, #0]
 8001cae:	2302      	movs	r3, #2
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	230f      	movs	r3, #15
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	4955      	ldr	r1, [pc, #340]	; (8001e0c <GamePrep+0x208>)
 8001cb8:	f001 fb7c 	bl	80033b4 <HeaderInit>
	HeaderInit(signsHeader, (uint8_t*) SignsAssets, 2, 19, 1);
 8001cbc:	4b54      	ldr	r3, [pc, #336]	; (8001e10 <GamePrep+0x20c>)
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	2313      	movs	r3, #19
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	4952      	ldr	r1, [pc, #328]	; (8001e14 <GamePrep+0x210>)
 8001cca:	f001 fb73 	bl	80033b4 <HeaderInit>
	HeaderInit(lavaHeader, (uint8_t*) LavaAssets, 9, 6, 4);
 8001cce:	4b52      	ldr	r3, [pc, #328]	; (8001e18 <GamePrep+0x214>)
 8001cd0:	6818      	ldr	r0, [r3, #0]
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	2306      	movs	r3, #6
 8001cd8:	2209      	movs	r2, #9
 8001cda:	4950      	ldr	r1, [pc, #320]	; (8001e1c <GamePrep+0x218>)
 8001cdc:	f001 fb6a 	bl	80033b4 <HeaderInit>
	HeaderInit(dirtTexHeader, (uint8_t*) DirtTextureAssets, 1, 1, 6);
 8001ce0:	4b4f      	ldr	r3, [pc, #316]	; (8001e20 <GamePrep+0x21c>)
 8001ce2:	6818      	ldr	r0, [r3, #0]
 8001ce4:	2306      	movs	r3, #6
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	2301      	movs	r3, #1
 8001cea:	2201      	movs	r2, #1
 8001cec:	494d      	ldr	r1, [pc, #308]	; (8001e24 <GamePrep+0x220>)
 8001cee:	f001 fb61 	bl	80033b4 <HeaderInit>
	HeaderInit(bumpAndDepressionHeader, (uint8_t*) BumpAndDepressionAssets, 1,
 8001cf2:	4b4d      	ldr	r3, [pc, #308]	; (8001e28 <GamePrep+0x224>)
 8001cf4:	6818      	ldr	r0, [r3, #0]
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	494b      	ldr	r1, [pc, #300]	; (8001e2c <GamePrep+0x228>)
 8001d00:	f001 fb58 	bl	80033b4 <HeaderInit>
			2, 2);

	dinoHeader = Append(dinoHeader, DinoNormalStand, DinoXPosDefault,
 8001d04:	4b38      	ldr	r3, [pc, #224]	; (8001de8 <GamePrep+0x1e4>)
 8001d06:	6818      	ldr	r0, [r3, #0]
 8001d08:	eddf 7a49 	vldr	s15, [pc, #292]	; 8001e30 <GamePrep+0x22c>
 8001d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d10:	ee17 3a90 	vmov	r3, s15
 8001d14:	b21b      	sxth	r3, r3
 8001d16:	2200      	movs	r2, #0
 8001d18:	2100      	movs	r1, #0
 8001d1a:	f001 fa5e 	bl	80031da <Append>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4a31      	ldr	r2, [pc, #196]	; (8001de8 <GamePrep+0x1e4>)
 8001d22:	6013      	str	r3, [r2, #0]
			dinoGroundPos);
	fireHeader = Append(fireHeader, CloudNormal, 24, 52);
 8001d24:	4b32      	ldr	r3, [pc, #200]	; (8001df0 <GamePrep+0x1ec>)
 8001d26:	6818      	ldr	r0, [r3, #0]
 8001d28:	2334      	movs	r3, #52	; 0x34
 8001d2a:	2218      	movs	r2, #24
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	f001 fa54 	bl	80031da <Append>
 8001d32:	4603      	mov	r3, r0
 8001d34:	4a2e      	ldr	r2, [pc, #184]	; (8001df0 <GamePrep+0x1ec>)
 8001d36:	6013      	str	r3, [r2, #0]

	LCD_Fill(flipStatus);
 8001d38:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <GamePrep+0x1ac>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fdc1 	bl	80018c4 <LCD_Fill>
	LCD_DrawLine(77, 0, 29, DRAWMODE_ADD, flipStatus);
 8001d42:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <GamePrep+0x1ac>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	221d      	movs	r2, #29
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	204d      	movs	r0, #77	; 0x4d
 8001d50:	f7ff fc92 	bl	8001678 <LCD_DrawLine>

	LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 8001d54:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <GamePrep+0x1e4>)
 8001d56:	6818      	ldr	r0, [r3, #0]
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <GamePrep+0x1ac>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	2100      	movs	r1, #0
 8001d60:	f7ff fa8a 	bl	8001278 <LCD_LoadObjs>

	LCD_Print("experimental", 0, 85, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <GamePrep+0x1ac>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	9301      	str	r3, [sp, #4]
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	2255      	movs	r2, #85	; 0x55
 8001d72:	2100      	movs	r1, #0
 8001d74:	482f      	ldr	r0, [pc, #188]	; (8001e34 <GamePrep+0x230>)
 8001d76:	f7ff fdbd 	bl	80018f4 <LCD_Print>

	LCD_UpdateFull(display);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff f98a 	bl	8001094 <LCD_UpdateFull>
	while (!GetButtonDown(JUMP_BUTTON))
 8001d80:	bf00      	nop
 8001d82:	2004      	movs	r0, #4
 8001d84:	f7ff fec2 	bl	8001b0c <GetButtonDown>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f083 0301 	eor.w	r3, r3, #1
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f6      	bne.n	8001d82 <GamePrep+0x17e>
//		HAL_Delay(100);
//		LCD_Invert();
//		LCD_UpdateFull(display);
//	}

	flipStatus = 1;
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <GamePrep+0x1ac>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	701a      	strb	r2, [r3, #0]

	dinoVel = initVel;
 8001d9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <GamePrep+0x234>)
 8001da0:	601a      	str	r2, [r3, #0]
	dinoState = JUMPING;
 8001da2:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <GamePrep+0x238>)
 8001da4:	2203      	movs	r2, #3
 8001da6:	701a      	strb	r2, [r3, #0]
}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	200000d4 	.word	0x200000d4
 8001db4:	200000d6 	.word	0x200000d6
 8001db8:	200000d8 	.word	0x200000d8
 8001dbc:	200000de 	.word	0x200000de
 8001dc0:	200000da 	.word	0x200000da
 8001dc4:	200000dc 	.word	0x200000dc
 8001dc8:	200000bc 	.word	0x200000bc
 8001dcc:	200000c0 	.word	0x200000c0
 8001dd0:	200000d0 	.word	0x200000d0
 8001dd4:	200000c4 	.word	0x200000c4
 8001dd8:	200000cc 	.word	0x200000cc
 8001ddc:	200000e1 	.word	0x200000e1
 8001de0:	200000b8 	.word	0x200000b8
 8001de4:	200000e4 	.word	0x200000e4
 8001de8:	200000f0 	.word	0x200000f0
 8001dec:	08006ffc 	.word	0x08006ffc
 8001df0:	200000f4 	.word	0x200000f4
 8001df4:	080074cc 	.word	0x080074cc
 8001df8:	200000fc 	.word	0x200000fc
 8001dfc:	08006ecc 	.word	0x08006ecc
 8001e00:	20000100 	.word	0x20000100
 8001e04:	08006f20 	.word	0x08006f20
 8001e08:	20000104 	.word	0x20000104
 8001e0c:	08007774 	.word	0x08007774
 8001e10:	20000108 	.word	0x20000108
 8001e14:	080077d0 	.word	0x080077d0
 8001e18:	200000f8 	.word	0x200000f8
 8001e1c:	0800769c 	.word	0x0800769c
 8001e20:	2000010c 	.word	0x2000010c
 8001e24:	08007694 	.word	0x08007694
 8001e28:	20000110 	.word	0x20000110
 8001e2c:	08007690 	.word	0x08007690
 8001e30:	42680000 	.word	0x42680000
 8001e34:	08006eb8 	.word	0x08006eb8
 8001e38:	200000b4 	.word	0x200000b4
 8001e3c:	200000e0 	.word	0x200000e0

08001e40 <GameTick>:

uint8_t GameTick(LS013B4DN04 *display) {
 8001e40:	b5b0      	push	{r4, r5, r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	6078      	str	r0, [r7, #4]

	// Day and night invertion
//	flipStatus = ((tick / 800) % 3 == 2) ? 1 : 0;
	LCD_Fill(flipStatus);
 8001e48:	4b72      	ldr	r3, [pc, #456]	; (8002014 <GameTick+0x1d4>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fd39 	bl	80018c4 <LCD_Fill>

	// Roll ground plane
	if (groundLength < 96) {
 8001e52:	4b71      	ldr	r3, [pc, #452]	; (8002018 <GameTick+0x1d8>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b5f      	cmp	r3, #95	; 0x5f
 8001e58:	d810      	bhi.n	8001e7c <GameTick+0x3c>

		LCD_DrawLine(77, 0, groundLength, DRAWMODE_ADD, flipStatus);
 8001e5a:	4b6f      	ldr	r3, [pc, #444]	; (8002018 <GameTick+0x1d8>)
 8001e5c:	781a      	ldrb	r2, [r3, #0]
 8001e5e:	4b6d      	ldr	r3, [pc, #436]	; (8002014 <GameTick+0x1d4>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	2300      	movs	r3, #0
 8001e66:	2100      	movs	r1, #0
 8001e68:	204d      	movs	r0, #77	; 0x4d
 8001e6a:	f7ff fc05 	bl	8001678 <LCD_DrawLine>
		groundLength++;
 8001e6e:	4b6a      	ldr	r3, [pc, #424]	; (8002018 <GameTick+0x1d8>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	3301      	adds	r3, #1
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	4b68      	ldr	r3, [pc, #416]	; (8002018 <GameTick+0x1d8>)
 8001e78:	701a      	strb	r2, [r3, #0]
 8001e7a:	e008      	b.n	8001e8e <GameTick+0x4e>
	} else {

		// Still ground plane
		LCD_DrawLine(77, 0, 96, DRAWMODE_ADD, flipStatus);
 8001e7c:	4b65      	ldr	r3, [pc, #404]	; (8002014 <GameTick+0x1d4>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	2300      	movs	r3, #0
 8001e84:	2260      	movs	r2, #96	; 0x60
 8001e86:	2100      	movs	r1, #0
 8001e88:	204d      	movs	r0, #77	; 0x4d
 8001e8a:	f7ff fbf5 	bl	8001678 <LCD_DrawLine>
	}

	switch (dinoState) {
 8001e8e:	4b63      	ldr	r3, [pc, #396]	; (800201c <GameTick+0x1dc>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	dc02      	bgt.n	8001e9c <GameTick+0x5c>
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	dc7c      	bgt.n	8001f94 <GameTick+0x154>
 8001e9a:	e0d7      	b.n	800204c <GameTick+0x20c>
 8001e9c:	3b03      	subs	r3, #3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	f200 80d4 	bhi.w	800204c <GameTick+0x20c>
	case JUMPING:
	case GLIDING:
	case DODGING:
		// Dino above ground
		if (dinoHeader->y <= dinoGroundPos) {
 8001ea4:	4b5e      	ldr	r3, [pc, #376]	; (8002020 <GameTick+0x1e0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eac:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002024 <GameTick+0x1e4>
 8001eb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb8:	d86c      	bhi.n	8001f94 <GameTick+0x154>

			dinoHeader->y -= dinoVel;
 8001eba:	4b59      	ldr	r3, [pc, #356]	; (8002020 <GameTick+0x1e0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ec2:	4b59      	ldr	r3, [pc, #356]	; (8002028 <GameTick+0x1e8>)
 8001ec4:	edd3 7a00 	vldr	s15, [r3]
 8001ec8:	4b55      	ldr	r3, [pc, #340]	; (8002020 <GameTick+0x1e0>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed0:	edc3 7a02 	vstr	s15, [r3, #8]
			if (GetButton(GLIDE_BUTTON) && dinoVel < 0) {
 8001ed4:	2002      	movs	r0, #2
 8001ed6:	f7ff fe05 	bl	8001ae4 <GetButton>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d026      	beq.n	8001f2e <GameTick+0xee>
 8001ee0:	4b51      	ldr	r3, [pc, #324]	; (8002028 <GameTick+0x1e8>)
 8001ee2:	edd3 7a00 	vldr	s15, [r3]
 8001ee6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eee:	d51e      	bpl.n	8001f2e <GameTick+0xee>
				dinoState = GLIDING;
 8001ef0:	4b4a      	ldr	r3, [pc, #296]	; (800201c <GameTick+0x1dc>)
 8001ef2:	2204      	movs	r2, #4
 8001ef4:	701a      	strb	r2, [r3, #0]
				dinoVel -= gravity;
 8001ef6:	4b4c      	ldr	r3, [pc, #304]	; (8002028 <GameTick+0x1e8>)
 8001ef8:	edd3 7a00 	vldr	s15, [r3]
 8001efc:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800202c <GameTick+0x1ec>
 8001f00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f04:	4b48      	ldr	r3, [pc, #288]	; (8002028 <GameTick+0x1e8>)
 8001f06:	edc3 7a00 	vstr	s15, [r3]
				dinoVel += -dinoVel * parachuteGrag;
 8001f0a:	4b47      	ldr	r3, [pc, #284]	; (8002028 <GameTick+0x1e8>)
 8001f0c:	edd3 7a00 	vldr	s15, [r3]
 8001f10:	eef1 7a67 	vneg.f32	s15, s15
 8001f14:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002030 <GameTick+0x1f0>
 8001f18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f1c:	4b42      	ldr	r3, [pc, #264]	; (8002028 <GameTick+0x1e8>)
 8001f1e:	edd3 7a00 	vldr	s15, [r3]
 8001f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f26:	4b40      	ldr	r3, [pc, #256]	; (8002028 <GameTick+0x1e8>)
 8001f28:	edc3 7a00 	vstr	s15, [r3]
				dinoState = JUMPING;
				dinoVel -=
						GetButton(JUMP_BUTTON) ?
								(gravity * longPressGravityMul) : gravity;
			}
			break;
 8001f2c:	e08e      	b.n	800204c <GameTick+0x20c>
			} else if (GetButton(DODGE_BUTTON)) {
 8001f2e:	2001      	movs	r0, #1
 8001f30:	f7ff fdd8 	bl	8001ae4 <GetButton>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d011      	beq.n	8001f5e <GameTick+0x11e>
				dinoState = DODGING;
 8001f3a:	4b38      	ldr	r3, [pc, #224]	; (800201c <GameTick+0x1dc>)
 8001f3c:	2205      	movs	r2, #5
 8001f3e:	701a      	strb	r2, [r3, #0]
				dinoVel -= gravity * dodgeGravityMul;
 8001f40:	4b39      	ldr	r3, [pc, #228]	; (8002028 <GameTick+0x1e8>)
 8001f42:	ed93 7a00 	vldr	s14, [r3]
 8001f46:	eddf 6a39 	vldr	s13, [pc, #228]	; 800202c <GameTick+0x1ec>
 8001f4a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8001f4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f56:	4b34      	ldr	r3, [pc, #208]	; (8002028 <GameTick+0x1e8>)
 8001f58:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001f5c:	e076      	b.n	800204c <GameTick+0x20c>
				dinoState = JUMPING;
 8001f5e:	4b2f      	ldr	r3, [pc, #188]	; (800201c <GameTick+0x1dc>)
 8001f60:	2203      	movs	r2, #3
 8001f62:	701a      	strb	r2, [r3, #0]
						GetButton(JUMP_BUTTON) ?
 8001f64:	2004      	movs	r0, #4
 8001f66:	f7ff fdbd 	bl	8001ae4 <GetButton>
 8001f6a:	4603      	mov	r3, r0
								(gravity * longPressGravityMul) : gravity;
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d006      	beq.n	8001f7e <GameTick+0x13e>
 8001f70:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800202c <GameTick+0x1ec>
 8001f74:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8002034 <GameTick+0x1f4>
 8001f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f7c:	e001      	b.n	8001f82 <GameTick+0x142>
 8001f7e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800202c <GameTick+0x1ec>
				dinoVel -=
 8001f82:	4b29      	ldr	r3, [pc, #164]	; (8002028 <GameTick+0x1e8>)
 8001f84:	ed93 7a00 	vldr	s14, [r3]
 8001f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f8c:	4b26      	ldr	r3, [pc, #152]	; (8002028 <GameTick+0x1e8>)
 8001f8e:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001f92:	e05b      	b.n	800204c <GameTick+0x20c>
		}
		// First land continue
	case RUNNING:
	case FIRING:
		dinoHeader->y = dinoGroundPos;
 8001f94:	4b22      	ldr	r3, [pc, #136]	; (8002020 <GameTick+0x1e0>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a27      	ldr	r2, [pc, #156]	; (8002038 <GameTick+0x1f8>)
 8001f9a:	609a      	str	r2, [r3, #8]
		dinoVel = 0;
 8001f9c:	4b22      	ldr	r3, [pc, #136]	; (8002028 <GameTick+0x1e8>)
 8001f9e:	f04f 0200 	mov.w	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]

		if (GetButtonDown(JUMP_BUTTON)) {
 8001fa4:	2004      	movs	r0, #4
 8001fa6:	f7ff fdb1 	bl	8001b0c <GetButtonDown>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d007      	beq.n	8001fc0 <GameTick+0x180>
			dinoVel = initVel;
 8001fb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fb4:	4b1c      	ldr	r3, [pc, #112]	; (8002028 <GameTick+0x1e8>)
 8001fb6:	601a      	str	r2, [r3, #0]
			dinoState = JUMPING;
 8001fb8:	4b18      	ldr	r3, [pc, #96]	; (800201c <GameTick+0x1dc>)
 8001fba:	2203      	movs	r2, #3
 8001fbc:	701a      	strb	r2, [r3, #0]
		} else if (GetButton(FIRE_BUTTON)) {
			dinoState = FIRING;
		} else {
			dinoState = RUNNING;
		}
		break;
 8001fbe:	e044      	b.n	800204a <GameTick+0x20a>
		} else if (GetButton(DODGE_BUTTON)) {
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f7ff fd8f 	bl	8001ae4 <GetButton>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <GameTick+0x194>
			dinoState = DODGING;
 8001fcc:	4b13      	ldr	r3, [pc, #76]	; (800201c <GameTick+0x1dc>)
 8001fce:	2205      	movs	r2, #5
 8001fd0:	701a      	strb	r2, [r3, #0]
		break;
 8001fd2:	e03a      	b.n	800204a <GameTick+0x20a>
		} else if (GetButtonDown(FIRE_BUTTON)) {
 8001fd4:	2003      	movs	r0, #3
 8001fd6:	f7ff fd99 	bl	8001b0c <GetButtonDown>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00e      	beq.n	8001ffe <GameTick+0x1be>
			fireTick = fireTickLength;
 8001fe0:	2314      	movs	r3, #20
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	4b15      	ldr	r3, [pc, #84]	; (800203c <GameTick+0x1fc>)
 8001fe6:	601a      	str	r2, [r3, #0]
			lavaHeader = Append(lavaHeader, 0, 57, 71);
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <GameTick+0x200>)
 8001fea:	6818      	ldr	r0, [r3, #0]
 8001fec:	2347      	movs	r3, #71	; 0x47
 8001fee:	2239      	movs	r2, #57	; 0x39
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	f001 f8f2 	bl	80031da <Append>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	4a11      	ldr	r2, [pc, #68]	; (8002040 <GameTick+0x200>)
 8001ffa:	6013      	str	r3, [r2, #0]
		break;
 8001ffc:	e025      	b.n	800204a <GameTick+0x20a>
		} else if (GetButton(FIRE_BUTTON)) {
 8001ffe:	2003      	movs	r0, #3
 8002000:	f7ff fd70 	bl	8001ae4 <GetButton>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d01c      	beq.n	8002044 <GameTick+0x204>
			dinoState = FIRING;
 800200a:	4b04      	ldr	r3, [pc, #16]	; (800201c <GameTick+0x1dc>)
 800200c:	2202      	movs	r2, #2
 800200e:	701a      	strb	r2, [r3, #0]
		break;
 8002010:	e01b      	b.n	800204a <GameTick+0x20a>
 8002012:	bf00      	nop
 8002014:	200000d4 	.word	0x200000d4
 8002018:	200000e1 	.word	0x200000e1
 800201c:	200000e0 	.word	0x200000e0
 8002020:	200000f0 	.word	0x200000f0
 8002024:	42680000 	.word	0x42680000
 8002028:	200000b4 	.word	0x200000b4
 800202c:	3da3d70a 	.word	0x3da3d70a
 8002030:	3e99999a 	.word	0x3e99999a
 8002034:	3f19999a 	.word	0x3f19999a
 8002038:	42680000 	.word	0x42680000
 800203c:	200000c8 	.word	0x200000c8
 8002040:	200000f8 	.word	0x200000f8
			dinoState = RUNNING;
 8002044:	4b58      	ldr	r3, [pc, #352]	; (80021a8 <GameTick+0x368>)
 8002046:	2201      	movs	r2, #1
 8002048:	701a      	strb	r2, [r3, #0]
		break;
 800204a:	bf00      	nop
	}

	// Plant generation
	if (tick - terrainGenPreTick - plantTick == nextPlantTickDel) {
 800204c:	4b57      	ldr	r3, [pc, #348]	; (80021ac <GameTick+0x36c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2264      	movs	r2, #100	; 0x64
 8002052:	1a9a      	subs	r2, r3, r2
 8002054:	4b56      	ldr	r3, [pc, #344]	; (80021b0 <GameTick+0x370>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	4a56      	ldr	r2, [pc, #344]	; (80021b4 <GameTick+0x374>)
 800205c:	8812      	ldrh	r2, [r2, #0]
 800205e:	4293      	cmp	r3, r2
 8002060:	d11b      	bne.n	800209a <GameTick+0x25a>
		plantHeader = Append(plantHeader, PlantNormal, 96, 59);
 8002062:	4b55      	ldr	r3, [pc, #340]	; (80021b8 <GameTick+0x378>)
 8002064:	6818      	ldr	r0, [r3, #0]
 8002066:	233b      	movs	r3, #59	; 0x3b
 8002068:	2260      	movs	r2, #96	; 0x60
 800206a:	2100      	movs	r1, #0
 800206c:	f001 f8b5 	bl	80031da <Append>
 8002070:	4603      	mov	r3, r0
 8002072:	4a51      	ldr	r2, [pc, #324]	; (80021b8 <GameTick+0x378>)
 8002074:	6013      	str	r3, [r2, #0]
		nextPlantTickDel = Random(tick, 80, 330);
 8002076:	4b4d      	ldr	r3, [pc, #308]	; (80021ac <GameTick+0x36c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800207e:	2150      	movs	r1, #80	; 0x50
 8002080:	4618      	mov	r0, r3
 8002082:	f001 fa3f 	bl	8003504 <Random>
 8002086:	4603      	mov	r3, r0
 8002088:	b29a      	uxth	r2, r3
 800208a:	4b4a      	ldr	r3, [pc, #296]	; (80021b4 <GameTick+0x374>)
 800208c:	801a      	strh	r2, [r3, #0]
		plantTick = tick - terrainGenPreTick;
 800208e:	4b47      	ldr	r3, [pc, #284]	; (80021ac <GameTick+0x36c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2264      	movs	r2, #100	; 0x64
 8002094:	1a9b      	subs	r3, r3, r2
 8002096:	4a46      	ldr	r2, [pc, #280]	; (80021b0 <GameTick+0x370>)
 8002098:	6013      	str	r3, [r2, #0]
	}
	// Cloud generation
	if (tick - terrainGenPreTick - cloudTick == nextCloudTickDel) {
 800209a:	4b44      	ldr	r3, [pc, #272]	; (80021ac <GameTick+0x36c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2264      	movs	r2, #100	; 0x64
 80020a0:	1a9a      	subs	r2, r3, r2
 80020a2:	4b46      	ldr	r3, [pc, #280]	; (80021bc <GameTick+0x37c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	4a45      	ldr	r2, [pc, #276]	; (80021c0 <GameTick+0x380>)
 80020aa:	8812      	ldrh	r2, [r2, #0]
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d124      	bne.n	80020fa <GameTick+0x2ba>
		cloudHeader = Append(cloudHeader, CloudNormal, 96,
 80020b0:	4b44      	ldr	r3, [pc, #272]	; (80021c4 <GameTick+0x384>)
 80020b2:	681c      	ldr	r4, [r3, #0]
 80020b4:	4b3d      	ldr	r3, [pc, #244]	; (80021ac <GameTick+0x36c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2214      	movs	r2, #20
 80020ba:	210c      	movs	r1, #12
 80020bc:	4618      	mov	r0, r3
 80020be:	f001 fa21 	bl	8003504 <Random>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2260      	movs	r2, #96	; 0x60
 80020c6:	2100      	movs	r1, #0
 80020c8:	4620      	mov	r0, r4
 80020ca:	f001 f886 	bl	80031da <Append>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4a3c      	ldr	r2, [pc, #240]	; (80021c4 <GameTick+0x384>)
 80020d2:	6013      	str	r3, [r2, #0]
				Random(tick, 12, 20));
		nextCloudTickDel = Random(tick, 1200, 2000);
 80020d4:	4b35      	ldr	r3, [pc, #212]	; (80021ac <GameTick+0x36c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80020dc:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f001 fa0f 	bl	8003504 <Random>
 80020e6:	4603      	mov	r3, r0
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	4b35      	ldr	r3, [pc, #212]	; (80021c0 <GameTick+0x380>)
 80020ec:	801a      	strh	r2, [r3, #0]
		cloudTick = tick - terrainGenPreTick;
 80020ee:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <GameTick+0x36c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2264      	movs	r2, #100	; 0x64
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	4a31      	ldr	r2, [pc, #196]	; (80021bc <GameTick+0x37c>)
 80020f8:	6013      	str	r3, [r2, #0]
	}
	// Dirt texture generation
	if (tick - terrainGenPreTick - dirtTexTick == nextDirtTexTickDel) {
 80020fa:	4b2c      	ldr	r3, [pc, #176]	; (80021ac <GameTick+0x36c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2264      	movs	r2, #100	; 0x64
 8002100:	1a9a      	subs	r2, r3, r2
 8002102:	4b31      	ldr	r3, [pc, #196]	; (80021c8 <GameTick+0x388>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	4a30      	ldr	r2, [pc, #192]	; (80021cc <GameTick+0x38c>)
 800210a:	8812      	ldrh	r2, [r2, #0]
 800210c:	4293      	cmp	r3, r2
 800210e:	d12b      	bne.n	8002168 <GameTick+0x328>

		dirtTexHeader = Append(dirtTexHeader, Random(tick, 2, 6), 96,
 8002110:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <GameTick+0x390>)
 8002112:	681c      	ldr	r4, [r3, #0]
 8002114:	4b25      	ldr	r3, [pc, #148]	; (80021ac <GameTick+0x36c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2206      	movs	r2, #6
 800211a:	2102      	movs	r1, #2
 800211c:	4618      	mov	r0, r3
 800211e:	f001 f9f1 	bl	8003504 <Random>
 8002122:	4603      	mov	r3, r0
 8002124:	b2dd      	uxtb	r5, r3
 8002126:	4b21      	ldr	r3, [pc, #132]	; (80021ac <GameTick+0x36c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	225a      	movs	r2, #90	; 0x5a
 800212c:	2153      	movs	r1, #83	; 0x53
 800212e:	4618      	mov	r0, r3
 8002130:	f001 f9e8 	bl	8003504 <Random>
 8002134:	4603      	mov	r3, r0
 8002136:	2260      	movs	r2, #96	; 0x60
 8002138:	4629      	mov	r1, r5
 800213a:	4620      	mov	r0, r4
 800213c:	f001 f84d 	bl	80031da <Append>
 8002140:	4603      	mov	r3, r0
 8002142:	4a23      	ldr	r2, [pc, #140]	; (80021d0 <GameTick+0x390>)
 8002144:	6013      	str	r3, [r2, #0]
				Random(tick, 83, 90));

		nextDirtTexTickDel = Random(tick, 8, 20);
 8002146:	4b19      	ldr	r3, [pc, #100]	; (80021ac <GameTick+0x36c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2214      	movs	r2, #20
 800214c:	2108      	movs	r1, #8
 800214e:	4618      	mov	r0, r3
 8002150:	f001 f9d8 	bl	8003504 <Random>
 8002154:	4603      	mov	r3, r0
 8002156:	b29a      	uxth	r2, r3
 8002158:	4b1c      	ldr	r3, [pc, #112]	; (80021cc <GameTick+0x38c>)
 800215a:	801a      	strh	r2, [r3, #0]
		dirtTexTick = tick - terrainGenPreTick;
 800215c:	4b13      	ldr	r3, [pc, #76]	; (80021ac <GameTick+0x36c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2264      	movs	r2, #100	; 0x64
 8002162:	1a9b      	subs	r3, r3, r2
 8002164:	4a18      	ldr	r2, [pc, #96]	; (80021c8 <GameTick+0x388>)
 8002166:	6013      	str	r3, [r2, #0]
	}
	// Bumps and depressions generation
	if (tick - terrainGenPreTick - bumpOrDepressionTick
 8002168:	4b10      	ldr	r3, [pc, #64]	; (80021ac <GameTick+0x36c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2264      	movs	r2, #100	; 0x64
 800216e:	1a9a      	subs	r2, r3, r2
 8002170:	4b18      	ldr	r3, [pc, #96]	; (80021d4 <GameTick+0x394>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	1ad3      	subs	r3, r2, r3
			== nextBumpOrDepressionTickDel) {
 8002176:	4a18      	ldr	r2, [pc, #96]	; (80021d8 <GameTick+0x398>)
 8002178:	8812      	ldrh	r2, [r2, #0]
	if (tick - terrainGenPreTick - bumpOrDepressionTick
 800217a:	4293      	cmp	r3, r2
 800217c:	d14b      	bne.n	8002216 <GameTick+0x3d6>
		if (Random(tick, 0, 1)) {
 800217e:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <GameTick+0x36c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2201      	movs	r2, #1
 8002184:	2100      	movs	r1, #0
 8002186:	4618      	mov	r0, r3
 8002188:	f001 f9bc 	bl	8003504 <Random>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d026      	beq.n	80021e0 <GameTick+0x3a0>
			bumpAndDepressionHeader = Append(bumpAndDepressionHeader,
 8002192:	4b12      	ldr	r3, [pc, #72]	; (80021dc <GameTick+0x39c>)
 8002194:	6818      	ldr	r0, [r3, #0]
 8002196:	234b      	movs	r3, #75	; 0x4b
 8002198:	2260      	movs	r2, #96	; 0x60
 800219a:	2100      	movs	r1, #0
 800219c:	f001 f81d 	bl	80031da <Append>
 80021a0:	4603      	mov	r3, r0
 80021a2:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <GameTick+0x39c>)
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e025      	b.n	80021f4 <GameTick+0x3b4>
 80021a8:	200000e0 	.word	0x200000e0
 80021ac:	200000b8 	.word	0x200000b8
 80021b0:	200000bc 	.word	0x200000bc
 80021b4:	200000d6 	.word	0x200000d6
 80021b8:	20000100 	.word	0x20000100
 80021bc:	200000c0 	.word	0x200000c0
 80021c0:	200000d8 	.word	0x200000d8
 80021c4:	200000fc 	.word	0x200000fc
 80021c8:	200000d0 	.word	0x200000d0
 80021cc:	200000de 	.word	0x200000de
 80021d0:	2000010c 	.word	0x2000010c
 80021d4:	200000cc 	.word	0x200000cc
 80021d8:	200000dc 	.word	0x200000dc
 80021dc:	20000110 	.word	0x20000110
			Bump, 96, 75);
		} else {
			bumpAndDepressionHeader = Append(bumpAndDepressionHeader,
 80021e0:	4b97      	ldr	r3, [pc, #604]	; (8002440 <GameTick+0x600>)
 80021e2:	6818      	ldr	r0, [r3, #0]
 80021e4:	234e      	movs	r3, #78	; 0x4e
 80021e6:	2260      	movs	r2, #96	; 0x60
 80021e8:	2101      	movs	r1, #1
 80021ea:	f000 fff6 	bl	80031da <Append>
 80021ee:	4603      	mov	r3, r0
 80021f0:	4a93      	ldr	r2, [pc, #588]	; (8002440 <GameTick+0x600>)
 80021f2:	6013      	str	r3, [r2, #0]
			Depression, 96, 78);
		}

		nextBumpOrDepressionTickDel = Random(tick, 20, 150);
 80021f4:	4b93      	ldr	r3, [pc, #588]	; (8002444 <GameTick+0x604>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2296      	movs	r2, #150	; 0x96
 80021fa:	2114      	movs	r1, #20
 80021fc:	4618      	mov	r0, r3
 80021fe:	f001 f981 	bl	8003504 <Random>
 8002202:	4603      	mov	r3, r0
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b90      	ldr	r3, [pc, #576]	; (8002448 <GameTick+0x608>)
 8002208:	801a      	strh	r2, [r3, #0]
		bumpOrDepressionTick = tick - terrainGenPreTick;
 800220a:	4b8e      	ldr	r3, [pc, #568]	; (8002444 <GameTick+0x604>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2264      	movs	r2, #100	; 0x64
 8002210:	1a9b      	subs	r3, r3, r2
 8002212:	4a8e      	ldr	r2, [pc, #568]	; (800244c <GameTick+0x60c>)
 8002214:	6013      	str	r3, [r2, #0]
	}

	// Bird Sign Generation
	if (tick - birdGenPreTick - birdTick == nextBirdTickDel) {
 8002216:	4b8b      	ldr	r3, [pc, #556]	; (8002444 <GameTick+0x604>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	22a0      	movs	r2, #160	; 0xa0
 800221c:	1a9a      	subs	r2, r3, r2
 800221e:	4b8c      	ldr	r3, [pc, #560]	; (8002450 <GameTick+0x610>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	4a8b      	ldr	r2, [pc, #556]	; (8002454 <GameTick+0x614>)
 8002226:	8812      	ldrh	r2, [r2, #0]
 8002228:	4293      	cmp	r3, r2
 800222a:	d111      	bne.n	8002250 <GameTick+0x410>
		signsHeader = Append(signsHeader, BirdSign, 96, Random(tick, 61, 62));
 800222c:	4b8a      	ldr	r3, [pc, #552]	; (8002458 <GameTick+0x618>)
 800222e:	681c      	ldr	r4, [r3, #0]
 8002230:	4b84      	ldr	r3, [pc, #528]	; (8002444 <GameTick+0x604>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	223e      	movs	r2, #62	; 0x3e
 8002236:	213d      	movs	r1, #61	; 0x3d
 8002238:	4618      	mov	r0, r3
 800223a:	f001 f963 	bl	8003504 <Random>
 800223e:	4603      	mov	r3, r0
 8002240:	2260      	movs	r2, #96	; 0x60
 8002242:	2100      	movs	r1, #0
 8002244:	4620      	mov	r0, r4
 8002246:	f000 ffc8 	bl	80031da <Append>
 800224a:	4603      	mov	r3, r0
 800224c:	4a82      	ldr	r2, [pc, #520]	; (8002458 <GameTick+0x618>)
 800224e:	6013      	str	r3, [r2, #0]
	}
	// Bird generation
	if (tick - birdGenPreTick - birdTick - 200 == nextBirdTickDel) {
 8002250:	4b7c      	ldr	r3, [pc, #496]	; (8002444 <GameTick+0x604>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	22a0      	movs	r2, #160	; 0xa0
 8002256:	1a9a      	subs	r2, r3, r2
 8002258:	4b7d      	ldr	r3, [pc, #500]	; (8002450 <GameTick+0x610>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	3bc8      	subs	r3, #200	; 0xc8
 8002260:	4a7c      	ldr	r2, [pc, #496]	; (8002454 <GameTick+0x614>)
 8002262:	8812      	ldrh	r2, [r2, #0]
 8002264:	4293      	cmp	r3, r2
 8002266:	d123      	bne.n	80022b0 <GameTick+0x470>

		birdHeader = Append(birdHeader, BirdWithWingsDownwards, 96,
 8002268:	4b7c      	ldr	r3, [pc, #496]	; (800245c <GameTick+0x61c>)
 800226a:	681c      	ldr	r4, [r3, #0]
 800226c:	4b75      	ldr	r3, [pc, #468]	; (8002444 <GameTick+0x604>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2233      	movs	r2, #51	; 0x33
 8002272:	210a      	movs	r1, #10
 8002274:	4618      	mov	r0, r3
 8002276:	f001 f945 	bl	8003504 <Random>
 800227a:	4603      	mov	r3, r0
 800227c:	2260      	movs	r2, #96	; 0x60
 800227e:	2100      	movs	r1, #0
 8002280:	4620      	mov	r0, r4
 8002282:	f000 ffaa 	bl	80031da <Append>
 8002286:	4603      	mov	r3, r0
 8002288:	4a74      	ldr	r2, [pc, #464]	; (800245c <GameTick+0x61c>)
 800228a:	6013      	str	r3, [r2, #0]
				Random(tick, 10, 51));

		nextBirdTickDel = Random(tick, 250, 800);
 800228c:	4b6d      	ldr	r3, [pc, #436]	; (8002444 <GameTick+0x604>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002294:	21fa      	movs	r1, #250	; 0xfa
 8002296:	4618      	mov	r0, r3
 8002298:	f001 f934 	bl	8003504 <Random>
 800229c:	4603      	mov	r3, r0
 800229e:	b29a      	uxth	r2, r3
 80022a0:	4b6c      	ldr	r3, [pc, #432]	; (8002454 <GameTick+0x614>)
 80022a2:	801a      	strh	r2, [r3, #0]
		birdTick = tick - birdGenPreTick;
 80022a4:	4b67      	ldr	r3, [pc, #412]	; (8002444 <GameTick+0x604>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	22a0      	movs	r2, #160	; 0xa0
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	4a68      	ldr	r2, [pc, #416]	; (8002450 <GameTick+0x610>)
 80022ae:	6013      	str	r3, [r2, #0]
	}

	// Ground objs shift
	plantHeader = ShiftX(plantHeader, -1 * overallSpeed);
 80022b0:	4b6b      	ldr	r3, [pc, #428]	; (8002460 <GameTick+0x620>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a6b      	ldr	r2, [pc, #428]	; (8002464 <GameTick+0x624>)
 80022b6:	edd2 7a00 	vldr	s15, [r2]
 80022ba:	eef1 7a67 	vneg.f32	s15, s15
 80022be:	eeb0 0a67 	vmov.f32	s0, s15
 80022c2:	4618      	mov	r0, r3
 80022c4:	f001 f8a5 	bl	8003412 <ShiftX>
 80022c8:	4603      	mov	r3, r0
 80022ca:	4a65      	ldr	r2, [pc, #404]	; (8002460 <GameTick+0x620>)
 80022cc:	6013      	str	r3, [r2, #0]
	lavaHeader = ShiftX(lavaHeader, -1 * overallSpeed);
 80022ce:	4b66      	ldr	r3, [pc, #408]	; (8002468 <GameTick+0x628>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a64      	ldr	r2, [pc, #400]	; (8002464 <GameTick+0x624>)
 80022d4:	edd2 7a00 	vldr	s15, [r2]
 80022d8:	eef1 7a67 	vneg.f32	s15, s15
 80022dc:	eeb0 0a67 	vmov.f32	s0, s15
 80022e0:	4618      	mov	r0, r3
 80022e2:	f001 f896 	bl	8003412 <ShiftX>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4a5f      	ldr	r2, [pc, #380]	; (8002468 <GameTick+0x628>)
 80022ea:	6013      	str	r3, [r2, #0]
	dirtTexHeader = ShiftX(dirtTexHeader, -1 * overallSpeed);
 80022ec:	4b5f      	ldr	r3, [pc, #380]	; (800246c <GameTick+0x62c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a5c      	ldr	r2, [pc, #368]	; (8002464 <GameTick+0x624>)
 80022f2:	edd2 7a00 	vldr	s15, [r2]
 80022f6:	eef1 7a67 	vneg.f32	s15, s15
 80022fa:	eeb0 0a67 	vmov.f32	s0, s15
 80022fe:	4618      	mov	r0, r3
 8002300:	f001 f887 	bl	8003412 <ShiftX>
 8002304:	4603      	mov	r3, r0
 8002306:	4a59      	ldr	r2, [pc, #356]	; (800246c <GameTick+0x62c>)
 8002308:	6013      	str	r3, [r2, #0]
	signsHeader = ShiftX(signsHeader, -1 * overallSpeed);
 800230a:	4b53      	ldr	r3, [pc, #332]	; (8002458 <GameTick+0x618>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a55      	ldr	r2, [pc, #340]	; (8002464 <GameTick+0x624>)
 8002310:	edd2 7a00 	vldr	s15, [r2]
 8002314:	eef1 7a67 	vneg.f32	s15, s15
 8002318:	eeb0 0a67 	vmov.f32	s0, s15
 800231c:	4618      	mov	r0, r3
 800231e:	f001 f878 	bl	8003412 <ShiftX>
 8002322:	4603      	mov	r3, r0
 8002324:	4a4c      	ldr	r2, [pc, #304]	; (8002458 <GameTick+0x618>)
 8002326:	6013      	str	r3, [r2, #0]
	bumpAndDepressionHeader = ShiftX(bumpAndDepressionHeader,
 8002328:	4b45      	ldr	r3, [pc, #276]	; (8002440 <GameTick+0x600>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a4d      	ldr	r2, [pc, #308]	; (8002464 <GameTick+0x624>)
 800232e:	edd2 7a00 	vldr	s15, [r2]
 8002332:	eef1 7a67 	vneg.f32	s15, s15
 8002336:	eeb0 0a67 	vmov.f32	s0, s15
 800233a:	4618      	mov	r0, r3
 800233c:	f001 f869 	bl	8003412 <ShiftX>
 8002340:	4603      	mov	r3, r0
 8002342:	4a3f      	ldr	r2, [pc, #252]	; (8002440 <GameTick+0x600>)
 8002344:	6013      	str	r3, [r2, #0]
			-1 * overallSpeed);
	birdHeader = ShiftX(birdHeader, -1.2 * overallSpeed);
 8002346:	4b45      	ldr	r3, [pc, #276]	; (800245c <GameTick+0x61c>)
 8002348:	681c      	ldr	r4, [r3, #0]
 800234a:	4b46      	ldr	r3, [pc, #280]	; (8002464 <GameTick+0x624>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe f902 	bl	8000558 <__aeabi_f2d>
 8002354:	a336      	add	r3, pc, #216	; (adr r3, 8002430 <GameTick+0x5f0>)
 8002356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235a:	f7fe f955 	bl	8000608 <__aeabi_dmul>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	4610      	mov	r0, r2
 8002364:	4619      	mov	r1, r3
 8002366:	f7fe fc31 	bl	8000bcc <__aeabi_d2f>
 800236a:	4603      	mov	r3, r0
 800236c:	ee00 3a10 	vmov	s0, r3
 8002370:	4620      	mov	r0, r4
 8002372:	f001 f84e 	bl	8003412 <ShiftX>
 8002376:	4603      	mov	r3, r0
 8002378:	4a38      	ldr	r2, [pc, #224]	; (800245c <GameTick+0x61c>)
 800237a:	6013      	str	r3, [r2, #0]

	// Air objs shift
	cloudHeader = ShiftX(cloudHeader, -0.1 * overallSpeed);
 800237c:	4b3c      	ldr	r3, [pc, #240]	; (8002470 <GameTick+0x630>)
 800237e:	681c      	ldr	r4, [r3, #0]
 8002380:	4b38      	ldr	r3, [pc, #224]	; (8002464 <GameTick+0x624>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe f8e7 	bl	8000558 <__aeabi_f2d>
 800238a:	a32b      	add	r3, pc, #172	; (adr r3, 8002438 <GameTick+0x5f8>)
 800238c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002390:	f7fe f93a 	bl	8000608 <__aeabi_dmul>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4610      	mov	r0, r2
 800239a:	4619      	mov	r1, r3
 800239c:	f7fe fc16 	bl	8000bcc <__aeabi_d2f>
 80023a0:	4603      	mov	r3, r0
 80023a2:	ee00 3a10 	vmov	s0, r3
 80023a6:	4620      	mov	r0, r4
 80023a8:	f001 f833 	bl	8003412 <ShiftX>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4a30      	ldr	r2, [pc, #192]	; (8002470 <GameTick+0x630>)
 80023b0:	6013      	str	r3, [r2, #0]

	// Cull plant
	ptr = plantHeader;
 80023b2:	4b2b      	ldr	r3, [pc, #172]	; (8002460 <GameTick+0x620>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a2f      	ldr	r2, [pc, #188]	; (8002474 <GameTick+0x634>)
 80023b8:	6013      	str	r3, [r2, #0]
	for (;;) {
		if (ptr->full) {
 80023ba:	4b2e      	ldr	r3, [pc, #184]	; (8002474 <GameTick+0x634>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	7c1b      	ldrb	r3, [r3, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d01c      	beq.n	80023fe <GameTick+0x5be>
			for (uint8_t y = 71; y <= 77; y++) {
 80023c4:	2347      	movs	r3, #71	; 0x47
 80023c6:	73fb      	strb	r3, [r7, #15]
 80023c8:	e016      	b.n	80023f8 <GameTick+0x5b8>
				LCD_DrawLine(y, ptr->x + 2, 6, DRAWMODE_CULL, flipStatus);
 80023ca:	4b2a      	ldr	r3, [pc, #168]	; (8002474 <GameTick+0x634>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80023d2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80023d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023de:	4b26      	ldr	r3, [pc, #152]	; (8002478 <GameTick+0x638>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	7bf8      	ldrb	r0, [r7, #15]
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	2301      	movs	r3, #1
 80023e8:	2206      	movs	r2, #6
 80023ea:	ee17 1a90 	vmov	r1, s15
 80023ee:	f7ff f943 	bl	8001678 <LCD_DrawLine>
			for (uint8_t y = 71; y <= 77; y++) {
 80023f2:	7bfb      	ldrb	r3, [r7, #15]
 80023f4:	3301      	adds	r3, #1
 80023f6:	73fb      	strb	r3, [r7, #15]
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
 80023fa:	2b4d      	cmp	r3, #77	; 0x4d
 80023fc:	d9e5      	bls.n	80023ca <GameTick+0x58a>
			}
		}
		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == plantHeader)
 80023fe:	4b1d      	ldr	r3, [pc, #116]	; (8002474 <GameTick+0x634>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	7c1b      	ldrb	r3, [r3, #16]
 8002406:	f083 0301 	eor.w	r3, r3, #1
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	d135      	bne.n	800247c <GameTick+0x63c>
 8002410:	4b18      	ldr	r3, [pc, #96]	; (8002474 <GameTick+0x634>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	695a      	ldr	r2, [r3, #20]
 8002416:	4b12      	ldr	r3, [pc, #72]	; (8002460 <GameTick+0x620>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d02e      	beq.n	800247c <GameTick+0x63c>
			break;

		ptr = ptr->next;
 800241e:	4b15      	ldr	r3, [pc, #84]	; (8002474 <GameTick+0x634>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	695b      	ldr	r3, [r3, #20]
 8002424:	4a13      	ldr	r2, [pc, #76]	; (8002474 <GameTick+0x634>)
 8002426:	6013      	str	r3, [r2, #0]
		if (ptr->full) {
 8002428:	e7c7      	b.n	80023ba <GameTick+0x57a>
 800242a:	bf00      	nop
 800242c:	f3af 8000 	nop.w
 8002430:	33333333 	.word	0x33333333
 8002434:	bff33333 	.word	0xbff33333
 8002438:	9999999a 	.word	0x9999999a
 800243c:	bfb99999 	.word	0xbfb99999
 8002440:	20000110 	.word	0x20000110
 8002444:	200000b8 	.word	0x200000b8
 8002448:	200000dc 	.word	0x200000dc
 800244c:	200000cc 	.word	0x200000cc
 8002450:	200000c4 	.word	0x200000c4
 8002454:	200000da 	.word	0x200000da
 8002458:	20000108 	.word	0x20000108
 800245c:	20000104 	.word	0x20000104
 8002460:	20000100 	.word	0x20000100
 8002464:	200000e4 	.word	0x200000e4
 8002468:	200000f8 	.word	0x200000f8
 800246c:	2000010c 	.word	0x2000010c
 8002470:	200000fc 	.word	0x200000fc
 8002474:	200000e8 	.word	0x200000e8
 8002478:	200000d4 	.word	0x200000d4
	}

	// Cull bumps
	ptr = bumpAndDepressionHeader;
 800247c:	4b96      	ldr	r3, [pc, #600]	; (80026d8 <GameTick+0x898>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a96      	ldr	r2, [pc, #600]	; (80026dc <GameTick+0x89c>)
 8002482:	6013      	str	r3, [r2, #0]
	for (;;) {
		if (ptr->full) {
 8002484:	4b95      	ldr	r3, [pc, #596]	; (80026dc <GameTick+0x89c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	7c1b      	ldrb	r3, [r3, #16]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d013      	beq.n	80024b6 <GameTick+0x676>

			LCD_DrawLine(77, ptr->x + 1, 6, DRAWMODE_CULL, flipStatus);
 800248e:	4b93      	ldr	r3, [pc, #588]	; (80026dc <GameTick+0x89c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	edd3 7a01 	vldr	s15, [r3, #4]
 8002496:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800249a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800249e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a2:	4b8f      	ldr	r3, [pc, #572]	; (80026e0 <GameTick+0x8a0>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2301      	movs	r3, #1
 80024aa:	2206      	movs	r2, #6
 80024ac:	ee17 1a90 	vmov	r1, s15
 80024b0:	204d      	movs	r0, #77	; 0x4d
 80024b2:	f7ff f8e1 	bl	8001678 <LCD_DrawLine>
		}
		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == bumpAndDepressionHeader)
 80024b6:	4b89      	ldr	r3, [pc, #548]	; (80026dc <GameTick+0x89c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	7c1b      	ldrb	r3, [r3, #16]
 80024be:	f083 0301 	eor.w	r3, r3, #1
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10c      	bne.n	80024e2 <GameTick+0x6a2>
 80024c8:	4b84      	ldr	r3, [pc, #528]	; (80026dc <GameTick+0x89c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695a      	ldr	r2, [r3, #20]
 80024ce:	4b82      	ldr	r3, [pc, #520]	; (80026d8 <GameTick+0x898>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d005      	beq.n	80024e2 <GameTick+0x6a2>
			break;

		ptr = ptr->next;
 80024d6:	4b81      	ldr	r3, [pc, #516]	; (80026dc <GameTick+0x89c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	4a7f      	ldr	r2, [pc, #508]	; (80026dc <GameTick+0x89c>)
 80024de:	6013      	str	r3, [r2, #0]
		if (ptr->full) {
 80024e0:	e7d0      	b.n	8002484 <GameTick+0x644>
	}

	if (fireTick > 0) {
 80024e2:	4b80      	ldr	r3, [pc, #512]	; (80026e4 <GameTick+0x8a4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d028      	beq.n	800253c <GameTick+0x6fc>
		fireTick--;
 80024ea:	4b7e      	ldr	r3, [pc, #504]	; (80026e4 <GameTick+0x8a4>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	3b01      	subs	r3, #1
 80024f0:	4a7c      	ldr	r2, [pc, #496]	; (80026e4 <GameTick+0x8a4>)
 80024f2:	6013      	str	r3, [r2, #0]

		UpdateHeaderBmpIndex(fireHeader,
 80024f4:	4b7c      	ldr	r3, [pc, #496]	; (80026e8 <GameTick+0x8a8>)
 80024f6:	681a      	ldr	r2, [r3, #0]
				((fireTickLength - fireTick) / (int) (12 / overallSpeed)) % 2);
 80024f8:	2314      	movs	r3, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	4b79      	ldr	r3, [pc, #484]	; (80026e4 <GameTick+0x8a4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	1acb      	subs	r3, r1, r3
 8002502:	497a      	ldr	r1, [pc, #488]	; (80026ec <GameTick+0x8ac>)
 8002504:	ed91 7a00 	vldr	s14, [r1]
 8002508:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 800250c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002510:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002514:	ee17 1a90 	vmov	r1, s15
 8002518:	fbb3 f3f1 	udiv	r3, r3, r1
		UpdateHeaderBmpIndex(fireHeader,
 800251c:	b2db      	uxtb	r3, r3
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	b2db      	uxtb	r3, r3
 8002524:	4619      	mov	r1, r3
 8002526:	4610      	mov	r0, r2
 8002528:	f000 fecc 	bl	80032c4 <UpdateHeaderBmpIndex>
		LCD_LoadObjs(fireHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 800252c:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <GameTick+0x8a8>)
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	4b6b      	ldr	r3, [pc, #428]	; (80026e0 <GameTick+0x8a0>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2200      	movs	r2, #0
 8002536:	2100      	movs	r1, #0
 8002538:	f7fe fe9e 	bl	8001278 <LCD_LoadObjs>

	}

	UpdateAllBmpIndexs(lavaHeader, (tick / (int) (16 / overallSpeed)) % 4,
 800253c:	4b6c      	ldr	r3, [pc, #432]	; (80026f0 <GameTick+0x8b0>)
 800253e:	6818      	ldr	r0, [r3, #0]
 8002540:	4b6c      	ldr	r3, [pc, #432]	; (80026f4 <GameTick+0x8b4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a69      	ldr	r2, [pc, #420]	; (80026ec <GameTick+0x8ac>)
 8002546:	ed92 7a00 	vldr	s14, [r2]
 800254a:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800254e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002552:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002556:	ee17 2a90 	vmov	r2, s15
 800255a:	fbb3 f3f2 	udiv	r3, r3, r2
 800255e:	b2db      	uxtb	r3, r3
 8002560:	f003 0303 	and.w	r3, r3, #3
 8002564:	b2db      	uxtb	r3, r3
 8002566:	22ff      	movs	r2, #255	; 0xff
 8002568:	4619      	mov	r1, r3
 800256a:	f000 feba 	bl	80032e2 <UpdateAllBmpIndexs>
	NoIgnoringIndex);
	UpdateAllBmpIndexs(birdHeader,
 800256e:	4b62      	ldr	r3, [pc, #392]	; (80026f8 <GameTick+0x8b8>)
 8002570:	6818      	ldr	r0, [r3, #0]
	BirdWithWingsDownwards + (tick / (int) (8 / overallSpeed)) % 2,
 8002572:	4b60      	ldr	r3, [pc, #384]	; (80026f4 <GameTick+0x8b4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a5d      	ldr	r2, [pc, #372]	; (80026ec <GameTick+0x8ac>)
 8002578:	ed92 7a00 	vldr	s14, [r2]
 800257c:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8002580:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002584:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002588:	ee17 2a90 	vmov	r2, s15
 800258c:	fbb3 f3f2 	udiv	r3, r3, r2
	UpdateAllBmpIndexs(birdHeader,
 8002590:	b2db      	uxtb	r3, r3
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	b2db      	uxtb	r3, r3
 8002598:	22ff      	movs	r2, #255	; 0xff
 800259a:	4619      	mov	r1, r3
 800259c:	f000 fea1 	bl	80032e2 <UpdateAllBmpIndexs>
	NoIgnoringIndex);

	LCD_LoadObjs(lavaHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025a0:	4b53      	ldr	r3, [pc, #332]	; (80026f0 <GameTick+0x8b0>)
 80025a2:	6818      	ldr	r0, [r3, #0]
 80025a4:	4b4e      	ldr	r3, [pc, #312]	; (80026e0 <GameTick+0x8a0>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2200      	movs	r2, #0
 80025aa:	2100      	movs	r1, #0
 80025ac:	f7fe fe64 	bl	8001278 <LCD_LoadObjs>
	LCD_LoadObjs(plantHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025b0:	4b52      	ldr	r3, [pc, #328]	; (80026fc <GameTick+0x8bc>)
 80025b2:	6818      	ldr	r0, [r3, #0]
 80025b4:	4b4a      	ldr	r3, [pc, #296]	; (80026e0 <GameTick+0x8a0>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2200      	movs	r2, #0
 80025ba:	2100      	movs	r1, #0
 80025bc:	f7fe fe5c 	bl	8001278 <LCD_LoadObjs>
	LCD_LoadObjs(birdHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025c0:	4b4d      	ldr	r3, [pc, #308]	; (80026f8 <GameTick+0x8b8>)
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	4b46      	ldr	r3, [pc, #280]	; (80026e0 <GameTick+0x8a0>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2200      	movs	r2, #0
 80025ca:	2100      	movs	r1, #0
 80025cc:	f7fe fe54 	bl	8001278 <LCD_LoadObjs>
	LCD_LoadObjs(signsHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025d0:	4b4b      	ldr	r3, [pc, #300]	; (8002700 <GameTick+0x8c0>)
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	4b42      	ldr	r3, [pc, #264]	; (80026e0 <GameTick+0x8a0>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	2100      	movs	r1, #0
 80025dc:	f7fe fe4c 	bl	8001278 <LCD_LoadObjs>
	LCD_LoadObjs(cloudHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025e0:	4b48      	ldr	r3, [pc, #288]	; (8002704 <GameTick+0x8c4>)
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	4b3e      	ldr	r3, [pc, #248]	; (80026e0 <GameTick+0x8a0>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2200      	movs	r2, #0
 80025ea:	2100      	movs	r1, #0
 80025ec:	f7fe fe44 	bl	8001278 <LCD_LoadObjs>
	LCD_LoadObjs(dirtTexHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025f0:	4b45      	ldr	r3, [pc, #276]	; (8002708 <GameTick+0x8c8>)
 80025f2:	6818      	ldr	r0, [r3, #0]
 80025f4:	4b3a      	ldr	r3, [pc, #232]	; (80026e0 <GameTick+0x8a0>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2200      	movs	r2, #0
 80025fa:	2100      	movs	r1, #0
 80025fc:	f7fe fe3c 	bl	8001278 <LCD_LoadObjs>
	LCD_LoadObjs(bumpAndDepressionHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002600:	4b35      	ldr	r3, [pc, #212]	; (80026d8 <GameTick+0x898>)
 8002602:	6818      	ldr	r0, [r3, #0]
 8002604:	4b36      	ldr	r3, [pc, #216]	; (80026e0 <GameTick+0x8a0>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2200      	movs	r2, #0
 800260a:	2100      	movs	r1, #0
 800260c:	f7fe fe34 	bl	8001278 <LCD_LoadObjs>
			flipStatus);

	MeltPlants();
 8002610:	f000 fcca 	bl	8002fa8 <MeltPlants>

	if (DinoGetsStuck())
 8002614:	f000 f9c0 	bl	8002998 <DinoGetsStuck>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d111      	bne.n	8002642 <GameTick+0x802>
		goto Dead;

	RenderDino(dinoHeader, dinoState, 0);
 800261e:	4b3b      	ldr	r3, [pc, #236]	; (800270c <GameTick+0x8cc>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a3b      	ldr	r2, [pc, #236]	; (8002710 <GameTick+0x8d0>)
 8002624:	7811      	ldrb	r1, [r2, #0]
 8002626:	2200      	movs	r2, #0
 8002628:	4618      	mov	r0, r3
 800262a:	f000 f8bf 	bl	80027ac <RenderDino>

	tick++;
 800262e:	4b31      	ldr	r3, [pc, #196]	; (80026f4 <GameTick+0x8b4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	3301      	adds	r3, #1
 8002634:	4a2f      	ldr	r2, [pc, #188]	; (80026f4 <GameTick+0x8b4>)
 8002636:	6013      	str	r3, [r2, #0]
	LCD_UpdateFull(display);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7fe fd2b 	bl	8001094 <LCD_UpdateFull>
	return DINO_IS_ALIVE;
 800263e:	2300      	movs	r3, #0
 8002640:	e0ad      	b.n	800279e <GameTick+0x95e>
		goto Dead;
 8002642:	bf00      	nop

	Dead: LCD_SaveBuf();
 8002644:	f7fe fdf4 	bl	8001230 <LCD_SaveBuf>
	// Redraw Dino
	while (dinoHeader->y < dinoGroundPos) {
 8002648:	e016      	b.n	8002678 <GameTick+0x838>
		LCD_LoadBuf();
 800264a:	f7fe fe03 	bl	8001254 <LCD_LoadBuf>
		dinoHeader->y++;
 800264e:	4b2f      	ldr	r3, [pc, #188]	; (800270c <GameTick+0x8cc>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	edd3 7a02 	vldr	s15, [r3, #8]
 8002656:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800265a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800265e:	edc3 7a02 	vstr	s15, [r3, #8]
		RenderDino(dinoHeader, dinoState, 1);
 8002662:	4b2a      	ldr	r3, [pc, #168]	; (800270c <GameTick+0x8cc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a2a      	ldr	r2, [pc, #168]	; (8002710 <GameTick+0x8d0>)
 8002668:	7811      	ldrb	r1, [r2, #0]
 800266a:	2201      	movs	r2, #1
 800266c:	4618      	mov	r0, r3
 800266e:	f000 f89d 	bl	80027ac <RenderDino>
		LCD_UpdateFull(display);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe fd0e 	bl	8001094 <LCD_UpdateFull>
	while (dinoHeader->y < dinoGroundPos) {
 8002678:	4b24      	ldr	r3, [pc, #144]	; (800270c <GameTick+0x8cc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002680:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002714 <GameTick+0x8d4>
 8002684:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268c:	d4dd      	bmi.n	800264a <GameTick+0x80a>
	}

	LCD_LoadBuf();
 800268e:	f7fe fde1 	bl	8001254 <LCD_LoadBuf>
	RenderDino(dinoHeader, dinoState, 1);
 8002692:	4b1e      	ldr	r3, [pc, #120]	; (800270c <GameTick+0x8cc>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a1e      	ldr	r2, [pc, #120]	; (8002710 <GameTick+0x8d0>)
 8002698:	7811      	ldrb	r1, [r2, #0]
 800269a:	2201      	movs	r2, #1
 800269c:	4618      	mov	r0, r3
 800269e:	f000 f885 	bl	80027ac <RenderDino>
	LCD_UpdateFull(display);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe fcf6 	bl	8001094 <LCD_UpdateFull>

	HAL_Delay(300);
 80026a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80026ac:	f001 fc0e 	bl	8003ecc <HAL_Delay>

	// Flip screen
	for (uint8_t i = 0; i < 2; i++) {
 80026b0:	2300      	movs	r3, #0
 80026b2:	73bb      	strb	r3, [r7, #14]
 80026b4:	e00a      	b.n	80026cc <GameTick+0x88c>
		HAL_Delay(100);
 80026b6:	2064      	movs	r0, #100	; 0x64
 80026b8:	f001 fc08 	bl	8003ecc <HAL_Delay>
		LCD_Invert();
 80026bc:	f7ff f8e0 	bl	8001880 <LCD_Invert>
		LCD_UpdateFull(display);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f7fe fce7 	bl	8001094 <LCD_UpdateFull>
	for (uint8_t i = 0; i < 2; i++) {
 80026c6:	7bbb      	ldrb	r3, [r7, #14]
 80026c8:	3301      	adds	r3, #1
 80026ca:	73bb      	strb	r3, [r7, #14]
 80026cc:	7bbb      	ldrb	r3, [r7, #14]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d9f1      	bls.n	80026b6 <GameTick+0x876>
	}

	for (uint8_t l = 96; l > 28; l--) {
 80026d2:	2360      	movs	r3, #96	; 0x60
 80026d4:	737b      	strb	r3, [r7, #13]
 80026d6:	e05c      	b.n	8002792 <GameTick+0x952>
 80026d8:	20000110 	.word	0x20000110
 80026dc:	200000e8 	.word	0x200000e8
 80026e0:	200000d4 	.word	0x200000d4
 80026e4:	200000c8 	.word	0x200000c8
 80026e8:	200000f4 	.word	0x200000f4
 80026ec:	200000e4 	.word	0x200000e4
 80026f0:	200000f8 	.word	0x200000f8
 80026f4:	200000b8 	.word	0x200000b8
 80026f8:	20000104 	.word	0x20000104
 80026fc:	20000100 	.word	0x20000100
 8002700:	20000108 	.word	0x20000108
 8002704:	200000fc 	.word	0x200000fc
 8002708:	2000010c 	.word	0x2000010c
 800270c:	200000f0 	.word	0x200000f0
 8002710:	200000e0 	.word	0x200000e0
 8002714:	42680000 	.word	0x42680000
 8002718:	42860000 	.word	0x42860000
		uint8_t delayTime = ceil((float) (96 - l) * 8 / 67);
 800271c:	7b7b      	ldrb	r3, [r7, #13]
 800271e:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 8002722:	ee07 3a90 	vmov	s15, r3
 8002726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800272a:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800272e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002732:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8002718 <GameTick+0x8d8>
 8002736:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800273a:	ee16 0a90 	vmov	r0, s13
 800273e:	f7fd ff0b 	bl	8000558 <__aeabi_f2d>
 8002742:	4602      	mov	r2, r0
 8002744:	460b      	mov	r3, r1
 8002746:	ec43 2b10 	vmov	d0, r2, r3
 800274a:	f004 faa5 	bl	8006c98 <ceil>
 800274e:	ec53 2b10 	vmov	r2, r3, d0
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	f7fe fa19 	bl	8000b8c <__aeabi_d2uiz>
 800275a:	4603      	mov	r3, r0
 800275c:	733b      	strb	r3, [r7, #12]
		LCD_DrawLine(77, l, 1, DRAWMODE_CULL, flipStatus);
 800275e:	7b79      	ldrb	r1, [r7, #13]
 8002760:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <GameTick+0x968>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	2301      	movs	r3, #1
 8002768:	2201      	movs	r2, #1
 800276a:	204d      	movs	r0, #77	; 0x4d
 800276c:	f7fe ff84 	bl	8001678 <LCD_DrawLine>
		LCD_UpdateLine(display, 77);
 8002770:	214d      	movs	r1, #77	; 0x4d
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7fe fd00 	bl	8001178 <LCD_UpdateLine>
		HAL_Delay(delayTime);
 8002778:	7b3b      	ldrb	r3, [r7, #12]
 800277a:	4618      	mov	r0, r3
 800277c:	f001 fba6 	bl	8003ecc <HAL_Delay>
		if (GetButtonDown(JUMP_BUTTON))
 8002780:	2004      	movs	r0, #4
 8002782:	f7ff f9c3 	bl	8001b0c <GetButtonDown>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d106      	bne.n	800279a <GameTick+0x95a>
	for (uint8_t l = 96; l > 28; l--) {
 800278c:	7b7b      	ldrb	r3, [r7, #13]
 800278e:	3b01      	subs	r3, #1
 8002790:	737b      	strb	r3, [r7, #13]
 8002792:	7b7b      	ldrb	r3, [r7, #13]
 8002794:	2b1c      	cmp	r3, #28
 8002796:	d8c1      	bhi.n	800271c <GameTick+0x8dc>
 8002798:	e000      	b.n	800279c <GameTick+0x95c>
			break;
 800279a:	bf00      	nop
	}
	return DINO_IS_DEAD;
 800279c:	2301      	movs	r3, #1
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bdb0      	pop	{r4, r5, r7, pc}
 80027a6:	bf00      	nop
 80027a8:	200000d4 	.word	0x200000d4

080027ac <RenderDino>:

void RenderDino(GameObj *dino, uint8_t dinoState, bool isDead) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	70fb      	strb	r3, [r7, #3]
 80027b8:	4613      	mov	r3, r2
 80027ba:	70bb      	strb	r3, [r7, #2]
	if (!isDead) {
 80027bc:	78bb      	ldrb	r3, [r7, #2]
 80027be:	f083 0301 	eor.w	r3, r3, #1
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 808d 	beq.w	80028e4 <RenderDino+0x138>
		switch (dinoState) {
 80027ca:	78fb      	ldrb	r3, [r7, #3]
 80027cc:	3b01      	subs	r3, #1
 80027ce:	2b04      	cmp	r3, #4
 80027d0:	f200 80ce 	bhi.w	8002970 <RenderDino+0x1c4>
 80027d4:	a201      	add	r2, pc, #4	; (adr r2, 80027dc <RenderDino+0x30>)
 80027d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027da:	bf00      	nop
 80027dc:	080027f1 	.word	0x080027f1
 80027e0:	080028a7 	.word	0x080028a7
 80027e4:	08002841 	.word	0x08002841
 80027e8:	08002855 	.word	0x08002855
 80027ec:	08002869 	.word	0x08002869
		case RUNNING:
			LCD_DrawLine(77, 8, 8, DRAWMODE_CULL, flipStatus);
 80027f0:	4b65      	ldr	r3, [pc, #404]	; (8002988 <RenderDino+0x1dc>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	2301      	movs	r3, #1
 80027f8:	2208      	movs	r2, #8
 80027fa:	2108      	movs	r1, #8
 80027fc:	204d      	movs	r0, #77	; 0x4d
 80027fe:	f7fe ff3b 	bl	8001678 <LCD_DrawLine>
			UpdateHeaderBmpIndex(dino,
					(tick / (int) (12 / overallSpeed)) % 2 + 1);
 8002802:	4b62      	ldr	r3, [pc, #392]	; (800298c <RenderDino+0x1e0>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a62      	ldr	r2, [pc, #392]	; (8002990 <RenderDino+0x1e4>)
 8002808:	ed92 7a00 	vldr	s14, [r2]
 800280c:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002818:	ee17 2a90 	vmov	r2, s15
 800281c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	b2db      	uxtb	r3, r3
			UpdateHeaderBmpIndex(dino,
 8002828:	3301      	adds	r3, #1
 800282a:	b2db      	uxtb	r3, r3
 800282c:	4619      	mov	r1, r3
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 fd48 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosDefault;
 8002834:	4b57      	ldr	r3, [pc, #348]	; (8002994 <RenderDino+0x1e8>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	605a      	str	r2, [r3, #4]
			break;
 800283e:	e097      	b.n	8002970 <RenderDino+0x1c4>
		case JUMPING:
			UpdateHeaderBmpIndex(dino, DinoNormalStand);
 8002840:	2100      	movs	r1, #0
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fd3e 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosDefault;
 8002848:	4b52      	ldr	r3, [pc, #328]	; (8002994 <RenderDino+0x1e8>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	605a      	str	r2, [r3, #4]
			break;
 8002852:	e08d      	b.n	8002970 <RenderDino+0x1c4>
		case GLIDING:
			UpdateHeaderBmpIndex(dino, DinoGliding);
 8002854:	210c      	movs	r1, #12
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 fd34 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosWhenGliding;
 800285c:	4b4d      	ldr	r3, [pc, #308]	; (8002994 <RenderDino+0x1e8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	605a      	str	r2, [r3, #4]
			break;
 8002866:	e083      	b.n	8002970 <RenderDino+0x1c4>
		case DODGING:
			UpdateHeaderBmpIndex(dino,
			DinoDodgingL + (tick / (int) (12 / overallSpeed)) % 2);
 8002868:	4b48      	ldr	r3, [pc, #288]	; (800298c <RenderDino+0x1e0>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a48      	ldr	r2, [pc, #288]	; (8002990 <RenderDino+0x1e4>)
 800286e:	ed92 7a00 	vldr	s14, [r2]
 8002872:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800287a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800287e:	ee17 2a90 	vmov	r2, s15
 8002882:	fbb3 f3f2 	udiv	r3, r3, r2
 8002886:	b2db      	uxtb	r3, r3
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	b2db      	uxtb	r3, r3
			UpdateHeaderBmpIndex(dino,
 800288e:	3309      	adds	r3, #9
 8002890:	b2db      	uxtb	r3, r3
 8002892:	4619      	mov	r1, r3
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 fd15 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosWhenDodging;
 800289a:	4b3e      	ldr	r3, [pc, #248]	; (8002994 <RenderDino+0x1e8>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	605a      	str	r2, [r3, #4]
			break;
 80028a4:	e064      	b.n	8002970 <RenderDino+0x1c4>
		case FIRING:
			UpdateHeaderBmpIndex(dino,
			DinoFiringL + (tick / (int) (12 / overallSpeed)) % 2);
 80028a6:	4b39      	ldr	r3, [pc, #228]	; (800298c <RenderDino+0x1e0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a39      	ldr	r2, [pc, #228]	; (8002990 <RenderDino+0x1e4>)
 80028ac:	ed92 7a00 	vldr	s14, [r2]
 80028b0:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80028b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028bc:	ee17 2a90 	vmov	r2, s15
 80028c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	b2db      	uxtb	r3, r3
			UpdateHeaderBmpIndex(dino,
 80028cc:	3305      	adds	r3, #5
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	4619      	mov	r1, r3
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fcf6 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosDefault;
 80028d8:	4b2e      	ldr	r3, [pc, #184]	; (8002994 <RenderDino+0x1e8>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	605a      	str	r2, [r3, #4]
			break;
 80028e2:	e045      	b.n	8002970 <RenderDino+0x1c4>
		}
	} else if (isDead) {
 80028e4:	78bb      	ldrb	r3, [r7, #2]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d041      	beq.n	800296e <RenderDino+0x1c2>
		switch (dinoState) {
 80028ea:	78fb      	ldrb	r3, [r7, #3]
 80028ec:	3b01      	subs	r3, #1
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d83e      	bhi.n	8002970 <RenderDino+0x1c4>
 80028f2:	a201      	add	r2, pc, #4	; (adr r2, 80028f8 <RenderDino+0x14c>)
 80028f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f8:	0800290d 	.word	0x0800290d
 80028fc:	0800295b 	.word	0x0800295b
 8002900:	0800291f 	.word	0x0800291f
 8002904:	08002933 	.word	0x08002933
 8002908:	08002947 	.word	0x08002947
		case RUNNING:
			LCD_DrawLine(77, 8, 8, DRAWMODE_CULL, flipStatus);
 800290c:	4b1e      	ldr	r3, [pc, #120]	; (8002988 <RenderDino+0x1dc>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2301      	movs	r3, #1
 8002914:	2208      	movs	r2, #8
 8002916:	2108      	movs	r1, #8
 8002918:	204d      	movs	r0, #77	; 0x4d
 800291a:	f7fe fead 	bl	8001678 <LCD_DrawLine>
		case JUMPING:
			UpdateHeaderBmpIndex(dino, DinoNormalDead);
 800291e:	2103      	movs	r1, #3
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 fccf 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosDefault;
 8002926:	4b1b      	ldr	r3, [pc, #108]	; (8002994 <RenderDino+0x1e8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	605a      	str	r2, [r3, #4]
			break;
 8002930:	e01e      	b.n	8002970 <RenderDino+0x1c4>
		case GLIDING:
			UpdateHeaderBmpIndex(dino, DinoGlidingDead);
 8002932:	210d      	movs	r1, #13
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 fcc5 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosWhenGliding;
 800293a:	4b16      	ldr	r3, [pc, #88]	; (8002994 <RenderDino+0x1e8>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	605a      	str	r2, [r3, #4]
			break;
 8002944:	e014      	b.n	8002970 <RenderDino+0x1c4>
		case DODGING:
			UpdateHeaderBmpIndex(dino, DinoDodgingDead);
 8002946:	210b      	movs	r1, #11
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 fcbb 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosWhenDodging;
 800294e:	4b11      	ldr	r3, [pc, #68]	; (8002994 <RenderDino+0x1e8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	605a      	str	r2, [r3, #4]
			break;
 8002958:	e00a      	b.n	8002970 <RenderDino+0x1c4>
		case FIRING:
			UpdateHeaderBmpIndex(dino, DinoFiringDead);
 800295a:	2107      	movs	r1, #7
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 fcb1 	bl	80032c4 <UpdateHeaderBmpIndex>
			dinoHeader->x = DinoXPosDefault;
 8002962:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <RenderDino+0x1e8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	605a      	str	r2, [r3, #4]
			break;
 800296c:	e000      	b.n	8002970 <RenderDino+0x1c4>
		}
	}
 800296e:	bf00      	nop

	LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 8002970:	4b08      	ldr	r3, [pc, #32]	; (8002994 <RenderDino+0x1e8>)
 8002972:	6818      	ldr	r0, [r3, #0]
 8002974:	4b04      	ldr	r3, [pc, #16]	; (8002988 <RenderDino+0x1dc>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2200      	movs	r2, #0
 800297a:	2100      	movs	r1, #0
 800297c:	f7fe fc7c 	bl	8001278 <LCD_LoadObjs>
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	200000d4 	.word	0x200000d4
 800298c:	200000b8 	.word	0x200000b8
 8002990:	200000e4 	.word	0x200000e4
 8002994:	200000f0 	.word	0x200000f0

08002998 <DinoGetsStuck>:

bool DinoGetsStuck() {
 8002998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800299a:	b085      	sub	sp, #20
 800299c:	af04      	add	r7, sp, #16
	// Stuck in plants?
	ptr = plantHeader;
 800299e:	4bb4      	ldr	r3, [pc, #720]	; (8002c70 <DinoGetsStuck+0x2d8>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4ab4      	ldr	r2, [pc, #720]	; (8002c74 <DinoGetsStuck+0x2dc>)
 80029a4:	6013      	str	r3, [r2, #0]
	for (;;) {
		if (ptr->full && ptr->index == PlantNormal) {
 80029a6:	4bb3      	ldr	r3, [pc, #716]	; (8002c74 <DinoGetsStuck+0x2dc>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	7c1b      	ldrb	r3, [r3, #16]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 8125 	beq.w	8002bfc <DinoGetsStuck+0x264>
 80029b2:	4bb0      	ldr	r3, [pc, #704]	; (8002c74 <DinoGetsStuck+0x2dc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	7bdb      	ldrb	r3, [r3, #15]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f040 811f 	bne.w	8002bfc <DinoGetsStuck+0x264>
			switch (dinoState) {
 80029be:	4bae      	ldr	r3, [pc, #696]	; (8002c78 <DinoGetsStuck+0x2e0>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	f200 8120 	bhi.w	8002c0a <DinoGetsStuck+0x272>
 80029ca:	a201      	add	r2, pc, #4	; (adr r2, 80029d0 <DinoGetsStuck+0x38>)
 80029cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d0:	080029e5 	.word	0x080029e5
 80029d4:	08002b4b 	.word	0x08002b4b
 80029d8:	080029e5 	.word	0x080029e5
 80029dc:	08002a99 	.word	0x08002a99
 80029e0:	08002a99 	.word	0x08002a99
			case JUMPING:
			case RUNNING:
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 80029e4:	4ba5      	ldr	r3, [pc, #660]	; (8002c7c <DinoGetsStuck+0x2e4>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80029ec:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80029f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029f8:	ee17 3a90 	vmov	r3, s15
 80029fc:	b218      	sxth	r0, r3
 80029fe:	4b9f      	ldr	r3, [pc, #636]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a06:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002a0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a12:	ee17 3a90 	vmov	r3, s15
 8002a16:	b219      	sxth	r1, r3
						dinoHeader->x + 17, dinoHeader->y + 17, ptr->x, 59,
 8002a18:	4b98      	ldr	r3, [pc, #608]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a20:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002a24:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002a28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a2c:	ee17 3a90 	vmov	r3, s15
 8002a30:	b21c      	sxth	r4, r3
						dinoHeader->x + 17, dinoHeader->y + 17, ptr->x, 59,
 8002a32:	4b92      	ldr	r3, [pc, #584]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a3a:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002a3e:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a46:	ee17 3a90 	vmov	r3, s15
 8002a4a:	b21d      	sxth	r5, r3
						dinoHeader->x + 17, dinoHeader->y + 17, ptr->x, 59,
 8002a4c:	4b89      	ldr	r3, [pc, #548]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	edd3 7a01 	vldr	s15, [r3, #4]
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002a54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a58:	ee17 3a90 	vmov	r3, s15
 8002a5c:	b21b      	sxth	r3, r3
						ptr->x + 9, 59 + 21)) {
 8002a5e:	4a85      	ldr	r2, [pc, #532]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	edd2 7a01 	vldr	s15, [r2, #4]
 8002a66:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002a6a:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002a6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a72:	ee17 2a90 	vmov	r2, s15
 8002a76:	b212      	sxth	r2, r2
 8002a78:	2650      	movs	r6, #80	; 0x50
 8002a7a:	9603      	str	r6, [sp, #12]
 8002a7c:	9202      	str	r2, [sp, #8]
 8002a7e:	223b      	movs	r2, #59	; 0x3b
 8002a80:	9201      	str	r2, [sp, #4]
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	462b      	mov	r3, r5
 8002a86:	4622      	mov	r2, r4
 8002a88:	f000 fb5a 	bl	8003140 <IsOverlapping>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 80b6 	beq.w	8002c00 <DinoGetsStuck+0x268>
					return 1;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e27c      	b.n	8002f92 <DinoGetsStuck+0x5fa>
				}
				break;

			case GLIDING:
			case DODGING:
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002a98:	4b78      	ldr	r3, [pc, #480]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002aa0:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002aa4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002aa8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aac:	ee17 3a90 	vmov	r3, s15
 8002ab0:	b218      	sxth	r0, r3
 8002ab2:	4b72      	ldr	r3, [pc, #456]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	edd3 7a02 	vldr	s15, [r3, #8]
 8002aba:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002abe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ac6:	ee17 3a90 	vmov	r3, s15
 8002aca:	b219      	sxth	r1, r3
						dinoHeader->x + 30, dinoHeader->y + 17, ptr->x, 59,
 8002acc:	4b6b      	ldr	r3, [pc, #428]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ad4:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002ad8:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002adc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ae0:	ee17 3a90 	vmov	r3, s15
 8002ae4:	b21c      	sxth	r4, r3
						dinoHeader->x + 30, dinoHeader->y + 17, ptr->x, 59,
 8002ae6:	4b65      	ldr	r3, [pc, #404]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	edd3 7a02 	vldr	s15, [r3, #8]
 8002aee:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002af2:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002af6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002afa:	ee17 3a90 	vmov	r3, s15
 8002afe:	b21d      	sxth	r5, r3
						dinoHeader->x + 30, dinoHeader->y + 17, ptr->x, 59,
 8002b00:	4b5c      	ldr	r3, [pc, #368]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	edd3 7a01 	vldr	s15, [r3, #4]
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002b08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b0c:	ee17 3a90 	vmov	r3, s15
 8002b10:	b21b      	sxth	r3, r3
						ptr->x + 9, 59 + 21)) {
 8002b12:	4a58      	ldr	r2, [pc, #352]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002b14:	6812      	ldr	r2, [r2, #0]
 8002b16:	edd2 7a01 	vldr	s15, [r2, #4]
 8002b1a:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002b1e:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002b22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b26:	ee17 2a90 	vmov	r2, s15
 8002b2a:	b212      	sxth	r2, r2
 8002b2c:	2650      	movs	r6, #80	; 0x50
 8002b2e:	9603      	str	r6, [sp, #12]
 8002b30:	9202      	str	r2, [sp, #8]
 8002b32:	223b      	movs	r2, #59	; 0x3b
 8002b34:	9201      	str	r2, [sp, #4]
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	462b      	mov	r3, r5
 8002b3a:	4622      	mov	r2, r4
 8002b3c:	f000 fb00 	bl	8003140 <IsOverlapping>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d05e      	beq.n	8002c04 <DinoGetsStuck+0x26c>
					return 1;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e223      	b.n	8002f92 <DinoGetsStuck+0x5fa>
				}
				break;

			case FIRING:
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002b4a:	4b4c      	ldr	r3, [pc, #304]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b52:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b5e:	ee17 3a90 	vmov	r3, s15
 8002b62:	b218      	sxth	r0, r3
 8002b64:	4b45      	ldr	r3, [pc, #276]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b6c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002b70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b78:	ee17 3a90 	vmov	r3, s15
 8002b7c:	b219      	sxth	r1, r3
						dinoHeader->x + 18, dinoHeader->y + 17, ptr->x, 59,
 8002b7e:	4b3f      	ldr	r3, [pc, #252]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b86:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8002b8a:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002b8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b92:	ee17 3a90 	vmov	r3, s15
 8002b96:	b21c      	sxth	r4, r3
						dinoHeader->x + 18, dinoHeader->y + 17, ptr->x, 59,
 8002b98:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <DinoGetsStuck+0x2e4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ba0:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002ba4:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002ba8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bac:	ee17 3a90 	vmov	r3, s15
 8002bb0:	b21d      	sxth	r5, r3
						dinoHeader->x + 18, dinoHeader->y + 17, ptr->x, 59,
 8002bb2:	4b30      	ldr	r3, [pc, #192]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	edd3 7a01 	vldr	s15, [r3, #4]
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002bba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bbe:	ee17 3a90 	vmov	r3, s15
 8002bc2:	b21b      	sxth	r3, r3
						ptr->x + 9, 59 + 21)) {
 8002bc4:	4a2b      	ldr	r2, [pc, #172]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	edd2 7a01 	vldr	s15, [r2, #4]
 8002bcc:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002bd0:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002bd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd8:	ee17 2a90 	vmov	r2, s15
 8002bdc:	b212      	sxth	r2, r2
 8002bde:	2650      	movs	r6, #80	; 0x50
 8002be0:	9603      	str	r6, [sp, #12]
 8002be2:	9202      	str	r2, [sp, #8]
 8002be4:	223b      	movs	r2, #59	; 0x3b
 8002be6:	9201      	str	r2, [sp, #4]
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	462b      	mov	r3, r5
 8002bec:	4622      	mov	r2, r4
 8002bee:	f000 faa7 	bl	8003140 <IsOverlapping>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d007      	beq.n	8002c08 <DinoGetsStuck+0x270>
					return 1;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e1ca      	b.n	8002f92 <DinoGetsStuck+0x5fa>
				}
				break;
			}

		}
 8002bfc:	bf00      	nop
 8002bfe:	e004      	b.n	8002c0a <DinoGetsStuck+0x272>
				break;
 8002c00:	bf00      	nop
 8002c02:	e002      	b.n	8002c0a <DinoGetsStuck+0x272>
				break;
 8002c04:	bf00      	nop
 8002c06:	e000      	b.n	8002c0a <DinoGetsStuck+0x272>
				break;
 8002c08:	bf00      	nop
		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == plantHeader) {
 8002c0a:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	7c1b      	ldrb	r3, [r3, #16]
 8002c12:	f083 0301 	eor.w	r3, r3, #1
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10c      	bne.n	8002c36 <DinoGetsStuck+0x29e>
 8002c1c:	4b15      	ldr	r3, [pc, #84]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695a      	ldr	r2, [r3, #20]
 8002c22:	4b13      	ldr	r3, [pc, #76]	; (8002c70 <DinoGetsStuck+0x2d8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d005      	beq.n	8002c36 <DinoGetsStuck+0x29e>
			break;
		}
		ptr = ptr->next;
 8002c2a:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	4a10      	ldr	r2, [pc, #64]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002c32:	6013      	str	r3, [r2, #0]
		if (ptr->full && ptr->index == PlantNormal) {
 8002c34:	e6b7      	b.n	80029a6 <DinoGetsStuck+0xe>
	}

	// Stuck in birds?
	ptr = birdHeader;
 8002c36:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <DinoGetsStuck+0x2e8>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002c3c:	6013      	str	r3, [r2, #0]
	for (;;) {
		if (ptr->full) {
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <DinoGetsStuck+0x2dc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	7c1b      	ldrb	r3, [r3, #16]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8186 	beq.w	8002f56 <DinoGetsStuck+0x5be>
			switch (dinoState) {
 8002c4a:	4b0b      	ldr	r3, [pc, #44]	; (8002c78 <DinoGetsStuck+0x2e0>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	f200 8187 	bhi.w	8002f64 <DinoGetsStuck+0x5cc>
 8002c56:	a201      	add	r2, pc, #4	; (adr r2, 8002c5c <DinoGetsStuck+0x2c4>)
 8002c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5c:	08002c85 	.word	0x08002c85
 8002c60:	08002e67 	.word	0x08002e67
 8002c64:	08002c85 	.word	0x08002c85
 8002c68:	08002d77 	.word	0x08002d77
 8002c6c:	08002d77 	.word	0x08002d77
 8002c70:	20000100 	.word	0x20000100
 8002c74:	200000e8 	.word	0x200000e8
 8002c78:	200000e0 	.word	0x200000e0
 8002c7c:	200000f0 	.word	0x200000f0
 8002c80:	20000104 	.word	0x20000104
			case JUMPING:
			case RUNNING:
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002c84:	4bc5      	ldr	r3, [pc, #788]	; (8002f9c <DinoGetsStuck+0x604>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c8c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c98:	ee17 3a90 	vmov	r3, s15
 8002c9c:	b21c      	sxth	r4, r3
 8002c9e:	4bbf      	ldr	r3, [pc, #764]	; (8002f9c <DinoGetsStuck+0x604>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ca6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002caa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cb2:	ee17 3a90 	vmov	r3, s15
 8002cb6:	b21d      	sxth	r5, r3
						dinoHeader->x + 17, dinoHeader->y + 17, ptr->x + 2,
 8002cb8:	4bb8      	ldr	r3, [pc, #736]	; (8002f9c <DinoGetsStuck+0x604>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc0:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002cc4:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002cc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ccc:	ee17 3a90 	vmov	r3, s15
 8002cd0:	b21e      	sxth	r6, r3
						dinoHeader->x + 17, dinoHeader->y + 17, ptr->x + 2,
 8002cd2:	4bb2      	ldr	r3, [pc, #712]	; (8002f9c <DinoGetsStuck+0x604>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cda:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002cde:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002ce2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ce6:	ee17 3a90 	vmov	r3, s15
 8002cea:	fa0f fc83 	sxth.w	ip, r3
						dinoHeader->x + 17, dinoHeader->y + 17, ptr->x + 2,
 8002cee:	4bac      	ldr	r3, [pc, #688]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cf6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002cfa:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002cfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d02:	ee17 3a90 	vmov	r3, s15
 8002d06:	b21b      	sxth	r3, r3
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002d08:	4aa5      	ldr	r2, [pc, #660]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002d0a:	6812      	ldr	r2, [r2, #0]
 8002d0c:	edd2 7a02 	vldr	s15, [r2, #8]
 8002d10:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002d14:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002d18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d1c:	ee17 2a90 	vmov	r2, s15
 8002d20:	b212      	sxth	r2, r2
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002d22:	499f      	ldr	r1, [pc, #636]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002d24:	6809      	ldr	r1, [r1, #0]
 8002d26:	edd1 7a01 	vldr	s15, [r1, #4]
 8002d2a:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8002d2e:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002d32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d36:	ee17 1a90 	vmov	r1, s15
 8002d3a:	b209      	sxth	r1, r1
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002d3c:	4898      	ldr	r0, [pc, #608]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002d3e:	6800      	ldr	r0, [r0, #0]
 8002d40:	edd0 7a02 	vldr	s15, [r0, #8]
 8002d44:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002d48:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002d4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d50:	ee17 0a90 	vmov	r0, s15
 8002d54:	b200      	sxth	r0, r0
 8002d56:	9003      	str	r0, [sp, #12]
 8002d58:	9102      	str	r1, [sp, #8]
 8002d5a:	9201      	str	r2, [sp, #4]
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	4663      	mov	r3, ip
 8002d60:	4632      	mov	r2, r6
 8002d62:	4629      	mov	r1, r5
 8002d64:	4620      	mov	r0, r4
 8002d66:	f000 f9eb 	bl	8003140 <IsOverlapping>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 80f4 	beq.w	8002f5a <DinoGetsStuck+0x5c2>
					return 1;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e10d      	b.n	8002f92 <DinoGetsStuck+0x5fa>
				}
				break;

			case GLIDING:
			case DODGING:
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002d76:	4b89      	ldr	r3, [pc, #548]	; (8002f9c <DinoGetsStuck+0x604>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d7e:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002d82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002d86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d8a:	ee17 3a90 	vmov	r3, s15
 8002d8e:	b21c      	sxth	r4, r3
 8002d90:	4b82      	ldr	r3, [pc, #520]	; (8002f9c <DinoGetsStuck+0x604>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d98:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002d9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002da0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002da4:	ee17 3a90 	vmov	r3, s15
 8002da8:	b21d      	sxth	r5, r3
						dinoHeader->x + 30, dinoHeader->y + 17, ptr->x + 2,
 8002daa:	4b7c      	ldr	r3, [pc, #496]	; (8002f9c <DinoGetsStuck+0x604>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	edd3 7a01 	vldr	s15, [r3, #4]
 8002db2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002db6:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002dbe:	ee17 3a90 	vmov	r3, s15
 8002dc2:	b21e      	sxth	r6, r3
						dinoHeader->x + 30, dinoHeader->y + 17, ptr->x + 2,
 8002dc4:	4b75      	ldr	r3, [pc, #468]	; (8002f9c <DinoGetsStuck+0x604>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002dcc:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002dd0:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002dd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002dd8:	ee17 3a90 	vmov	r3, s15
 8002ddc:	fa0f fc83 	sxth.w	ip, r3
						dinoHeader->x + 30, dinoHeader->y + 17, ptr->x + 2,
 8002de0:	4b6f      	ldr	r3, [pc, #444]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002de8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002dec:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002df0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002df4:	ee17 3a90 	vmov	r3, s15
 8002df8:	b21b      	sxth	r3, r3
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002dfa:	4a69      	ldr	r2, [pc, #420]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	edd2 7a02 	vldr	s15, [r2, #8]
 8002e02:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002e06:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002e0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e0e:	ee17 2a90 	vmov	r2, s15
 8002e12:	b212      	sxth	r2, r2
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002e14:	4962      	ldr	r1, [pc, #392]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002e16:	6809      	ldr	r1, [r1, #0]
 8002e18:	edd1 7a01 	vldr	s15, [r1, #4]
 8002e1c:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8002e20:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002e24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e28:	ee17 1a90 	vmov	r1, s15
 8002e2c:	b209      	sxth	r1, r1
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002e2e:	485c      	ldr	r0, [pc, #368]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002e30:	6800      	ldr	r0, [r0, #0]
 8002e32:	edd0 7a02 	vldr	s15, [r0, #8]
 8002e36:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002e3a:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 9, dinoHeader->y + 11,
 8002e3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e42:	ee17 0a90 	vmov	r0, s15
 8002e46:	b200      	sxth	r0, r0
 8002e48:	9003      	str	r0, [sp, #12]
 8002e4a:	9102      	str	r1, [sp, #8]
 8002e4c:	9201      	str	r2, [sp, #4]
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	4663      	mov	r3, ip
 8002e52:	4632      	mov	r2, r6
 8002e54:	4629      	mov	r1, r5
 8002e56:	4620      	mov	r0, r4
 8002e58:	f000 f972 	bl	8003140 <IsOverlapping>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d07d      	beq.n	8002f5e <DinoGetsStuck+0x5c6>
					return 1;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e095      	b.n	8002f92 <DinoGetsStuck+0x5fa>
				}
				break;

			case FIRING:
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002e66:	4b4d      	ldr	r3, [pc, #308]	; (8002f9c <DinoGetsStuck+0x604>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e6e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002e72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e7a:	ee17 3a90 	vmov	r3, s15
 8002e7e:	b21c      	sxth	r4, r3
 8002e80:	4b46      	ldr	r3, [pc, #280]	; (8002f9c <DinoGetsStuck+0x604>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e88:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002e8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e94:	ee17 3a90 	vmov	r3, s15
 8002e98:	b21d      	sxth	r5, r3
						dinoHeader->x + 18, dinoHeader->y + 17, ptr->x + 2,
 8002e9a:	4b40      	ldr	r3, [pc, #256]	; (8002f9c <DinoGetsStuck+0x604>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ea2:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8002ea6:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002eaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eae:	ee17 3a90 	vmov	r3, s15
 8002eb2:	b21e      	sxth	r6, r3
						dinoHeader->x + 18, dinoHeader->y + 17, ptr->x + 2,
 8002eb4:	4b39      	ldr	r3, [pc, #228]	; (8002f9c <DinoGetsStuck+0x604>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ebc:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002ec0:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002ec4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ec8:	ee17 3a90 	vmov	r3, s15
 8002ecc:	fa0f fc83 	sxth.w	ip, r3
						dinoHeader->x + 18, dinoHeader->y + 17, ptr->x + 2,
 8002ed0:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ed8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002edc:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002ee0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee4:	ee17 3a90 	vmov	r3, s15
 8002ee8:	b21b      	sxth	r3, r3
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002eea:	4a2d      	ldr	r2, [pc, #180]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	edd2 7a02 	vldr	s15, [r2, #8]
 8002ef2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002ef6:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002efa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002efe:	ee17 2a90 	vmov	r2, s15
 8002f02:	b212      	sxth	r2, r2
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002f04:	4926      	ldr	r1, [pc, #152]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002f06:	6809      	ldr	r1, [r1, #0]
 8002f08:	edd1 7a01 	vldr	s15, [r1, #4]
 8002f0c:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8002f10:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002f14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f18:	ee17 1a90 	vmov	r1, s15
 8002f1c:	b209      	sxth	r1, r1
						ptr->y + 3, ptr->x + 14, ptr->y + 12)) {
 8002f1e:	4820      	ldr	r0, [pc, #128]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002f20:	6800      	ldr	r0, [r0, #0]
 8002f22:	edd0 7a02 	vldr	s15, [r0, #8]
 8002f26:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002f2a:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(dinoHeader->x + 10, dinoHeader->y + 2,
 8002f2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f32:	ee17 0a90 	vmov	r0, s15
 8002f36:	b200      	sxth	r0, r0
 8002f38:	9003      	str	r0, [sp, #12]
 8002f3a:	9102      	str	r1, [sp, #8]
 8002f3c:	9201      	str	r2, [sp, #4]
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	4663      	mov	r3, ip
 8002f42:	4632      	mov	r2, r6
 8002f44:	4629      	mov	r1, r5
 8002f46:	4620      	mov	r0, r4
 8002f48:	f000 f8fa 	bl	8003140 <IsOverlapping>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d007      	beq.n	8002f62 <DinoGetsStuck+0x5ca>
					return 1;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e01d      	b.n	8002f92 <DinoGetsStuck+0x5fa>
				}
				break;
			}

		}
 8002f56:	bf00      	nop
 8002f58:	e004      	b.n	8002f64 <DinoGetsStuck+0x5cc>
				break;
 8002f5a:	bf00      	nop
 8002f5c:	e002      	b.n	8002f64 <DinoGetsStuck+0x5cc>
				break;
 8002f5e:	bf00      	nop
 8002f60:	e000      	b.n	8002f64 <DinoGetsStuck+0x5cc>
				break;
 8002f62:	bf00      	nop
		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == birdHeader) {
 8002f64:	4b0e      	ldr	r3, [pc, #56]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	7c1b      	ldrb	r3, [r3, #16]
 8002f6c:	f083 0301 	eor.w	r3, r3, #1
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10c      	bne.n	8002f90 <DinoGetsStuck+0x5f8>
 8002f76:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	4b09      	ldr	r3, [pc, #36]	; (8002fa4 <DinoGetsStuck+0x60c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d005      	beq.n	8002f90 <DinoGetsStuck+0x5f8>
			break;
		}
		ptr = ptr->next;
 8002f84:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <DinoGetsStuck+0x608>)
 8002f8c:	6013      	str	r3, [r2, #0]
		if (ptr->full) {
 8002f8e:	e656      	b.n	8002c3e <DinoGetsStuck+0x2a6>
	}

	return 0;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3704      	adds	r7, #4
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200000f0 	.word	0x200000f0
 8002fa0:	200000e8 	.word	0x200000e8
 8002fa4:	20000104 	.word	0x20000104

08002fa8 <MeltPlants>:

void MeltPlants() {
 8002fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af04      	add	r7, sp, #16
	// Loop through GroundFires and Plants, shrink plants
	ptr = lavaHeader;
 8002fae:	4b5d      	ldr	r3, [pc, #372]	; (8003124 <MeltPlants+0x17c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a5d      	ldr	r2, [pc, #372]	; (8003128 <MeltPlants+0x180>)
 8002fb4:	6013      	str	r3, [r2, #0]
	ptr2 = plantHeader;
 8002fb6:	4b5d      	ldr	r3, [pc, #372]	; (800312c <MeltPlants+0x184>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a5d      	ldr	r2, [pc, #372]	; (8003130 <MeltPlants+0x188>)
 8002fbc:	6013      	str	r3, [r2, #0]
	for (;;) {
		for (;;) {
			if (ptr->full && ptr2->full) {
 8002fbe:	4b5a      	ldr	r3, [pc, #360]	; (8003128 <MeltPlants+0x180>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	7c1b      	ldrb	r3, [r3, #16]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d07d      	beq.n	80030c4 <MeltPlants+0x11c>
 8002fc8:	4b59      	ldr	r3, [pc, #356]	; (8003130 <MeltPlants+0x188>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	7c1b      	ldrb	r3, [r3, #16]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d078      	beq.n	80030c4 <MeltPlants+0x11c>
				if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72, ptr->y + 25,
 8002fd2:	4b55      	ldr	r3, [pc, #340]	; (8003128 <MeltPlants+0x180>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002fda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fde:	ee17 3a90 	vmov	r3, s15
 8002fe2:	b21c      	sxth	r4, r3
 8002fe4:	4b50      	ldr	r3, [pc, #320]	; (8003128 <MeltPlants+0x180>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ff0:	ee17 3a90 	vmov	r3, s15
 8002ff4:	b21d      	sxth	r5, r3
 8002ff6:	4b4c      	ldr	r3, [pc, #304]	; (8003128 <MeltPlants+0x180>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ffe:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003134 <MeltPlants+0x18c>
 8003002:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003006:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800300a:	ee17 3a90 	vmov	r3, s15
 800300e:	b21e      	sxth	r6, r3
 8003010:	4b45      	ldr	r3, [pc, #276]	; (8003128 <MeltPlants+0x180>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	edd3 7a02 	vldr	s15, [r3, #8]
 8003018:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800301c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003020:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003024:	ee17 3a90 	vmov	r3, s15
 8003028:	fa0f fc83 	sxth.w	ip, r3
						ptr2->x, ptr2->y, ptr2->x + 9, ptr2->y + 21)) {
 800302c:	4b40      	ldr	r3, [pc, #256]	; (8003130 <MeltPlants+0x188>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	edd3 7a01 	vldr	s15, [r3, #4]
				if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72, ptr->y + 25,
 8003034:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003038:	ee17 3a90 	vmov	r3, s15
 800303c:	b21b      	sxth	r3, r3
						ptr2->x, ptr2->y, ptr2->x + 9, ptr2->y + 21)) {
 800303e:	4a3c      	ldr	r2, [pc, #240]	; (8003130 <MeltPlants+0x188>)
 8003040:	6812      	ldr	r2, [r2, #0]
 8003042:	edd2 7a02 	vldr	s15, [r2, #8]
				if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72, ptr->y + 25,
 8003046:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800304a:	ee17 2a90 	vmov	r2, s15
 800304e:	b212      	sxth	r2, r2
						ptr2->x, ptr2->y, ptr2->x + 9, ptr2->y + 21)) {
 8003050:	4937      	ldr	r1, [pc, #220]	; (8003130 <MeltPlants+0x188>)
 8003052:	6809      	ldr	r1, [r1, #0]
 8003054:	edd1 7a01 	vldr	s15, [r1, #4]
 8003058:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 800305c:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72, ptr->y + 25,
 8003060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003064:	ee17 1a90 	vmov	r1, s15
 8003068:	b209      	sxth	r1, r1
						ptr2->x, ptr2->y, ptr2->x + 9, ptr2->y + 21)) {
 800306a:	4831      	ldr	r0, [pc, #196]	; (8003130 <MeltPlants+0x188>)
 800306c:	6800      	ldr	r0, [r0, #0]
 800306e:	edd0 7a02 	vldr	s15, [r0, #8]
 8003072:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 8003076:	ee77 7a87 	vadd.f32	s15, s15, s14
				if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72, ptr->y + 25,
 800307a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800307e:	ee17 0a90 	vmov	r0, s15
 8003082:	b200      	sxth	r0, r0
 8003084:	9003      	str	r0, [sp, #12]
 8003086:	9102      	str	r1, [sp, #8]
 8003088:	9201      	str	r2, [sp, #4]
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	4663      	mov	r3, ip
 800308e:	4632      	mov	r2, r6
 8003090:	4629      	mov	r1, r5
 8003092:	4620      	mov	r0, r4
 8003094:	f000 f854 	bl	8003140 <IsOverlapping>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d012      	beq.n	80030c4 <MeltPlants+0x11c>
					if (tick % 10 == 0) {
 800309e:	4b26      	ldr	r3, [pc, #152]	; (8003138 <MeltPlants+0x190>)
 80030a0:	6819      	ldr	r1, [r3, #0]
 80030a2:	4b26      	ldr	r3, [pc, #152]	; (800313c <MeltPlants+0x194>)
 80030a4:	fba3 2301 	umull	r2, r3, r3, r1
 80030a8:	08da      	lsrs	r2, r3, #3
 80030aa:	4613      	mov	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4413      	add	r3, r2
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	1aca      	subs	r2, r1, r3
 80030b4:	2a00      	cmp	r2, #0
 80030b6:	d105      	bne.n	80030c4 <MeltPlants+0x11c>
						ImgIndexRightShift(ptr2, 1);
 80030b8:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <MeltPlants+0x188>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2101      	movs	r1, #1
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 f9ff 	bl	80034c2 <ImgIndexRightShift>
					}
				}
			}
			// If looped through all / next buffer is empty
			if (!ptr2->next->full || ptr2->next == plantHeader) {
 80030c4:	4b1a      	ldr	r3, [pc, #104]	; (8003130 <MeltPlants+0x188>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	7c1b      	ldrb	r3, [r3, #16]
 80030cc:	f083 0301 	eor.w	r3, r3, #1
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10c      	bne.n	80030f0 <MeltPlants+0x148>
 80030d6:	4b16      	ldr	r3, [pc, #88]	; (8003130 <MeltPlants+0x188>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695a      	ldr	r2, [r3, #20]
 80030dc:	4b13      	ldr	r3, [pc, #76]	; (800312c <MeltPlants+0x184>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d005      	beq.n	80030f0 <MeltPlants+0x148>
				break;
			}
			ptr2 = ptr2->next;
 80030e4:	4b12      	ldr	r3, [pc, #72]	; (8003130 <MeltPlants+0x188>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	4a11      	ldr	r2, [pc, #68]	; (8003130 <MeltPlants+0x188>)
 80030ec:	6013      	str	r3, [r2, #0]
			if (ptr->full && ptr2->full) {
 80030ee:	e766      	b.n	8002fbe <MeltPlants+0x16>
		}
		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == lavaHeader) {
 80030f0:	4b0d      	ldr	r3, [pc, #52]	; (8003128 <MeltPlants+0x180>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	7c1b      	ldrb	r3, [r3, #16]
 80030f8:	f083 0301 	eor.w	r3, r3, #1
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10c      	bne.n	800311c <MeltPlants+0x174>
 8003102:	4b09      	ldr	r3, [pc, #36]	; (8003128 <MeltPlants+0x180>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695a      	ldr	r2, [r3, #20]
 8003108:	4b06      	ldr	r3, [pc, #24]	; (8003124 <MeltPlants+0x17c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	d005      	beq.n	800311c <MeltPlants+0x174>
			break;
		}
		ptr = ptr->next;
 8003110:	4b05      	ldr	r3, [pc, #20]	; (8003128 <MeltPlants+0x180>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	4a04      	ldr	r2, [pc, #16]	; (8003128 <MeltPlants+0x180>)
 8003118:	6013      	str	r3, [r2, #0]
	for (;;) {
 800311a:	e750      	b.n	8002fbe <MeltPlants+0x16>
	}
}
 800311c:	bf00      	nop
 800311e:	3704      	adds	r7, #4
 8003120:	46bd      	mov	sp, r7
 8003122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003124:	200000f8 	.word	0x200000f8
 8003128:	200000e8 	.word	0x200000e8
 800312c:	20000100 	.word	0x20000100
 8003130:	200000ec 	.word	0x200000ec
 8003134:	42900000 	.word	0x42900000
 8003138:	200000b8 	.word	0x200000b8
 800313c:	cccccccd 	.word	0xcccccccd

08003140 <IsOverlapping>:
 */

#include "game_utilities.h"

bool IsOverlapping(short x1, short y1, short x2, short y2, short x3, short y3,
		short x4, short y4) {
 8003140:	b490      	push	{r4, r7}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	4604      	mov	r4, r0
 8003148:	4608      	mov	r0, r1
 800314a:	4611      	mov	r1, r2
 800314c:	461a      	mov	r2, r3
 800314e:	4623      	mov	r3, r4
 8003150:	80fb      	strh	r3, [r7, #6]
 8003152:	4603      	mov	r3, r0
 8003154:	80bb      	strh	r3, [r7, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	807b      	strh	r3, [r7, #2]
 800315a:	4613      	mov	r3, r2
 800315c:	803b      	strh	r3, [r7, #0]
	if (x1 > x4 || x3 > x2 || y1 > y4 || y3 > y2) {
 800315e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003162:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003166:	429a      	cmp	r2, r3
 8003168:	dc11      	bgt.n	800318e <IsOverlapping+0x4e>
 800316a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800316e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003172:	429a      	cmp	r2, r3
 8003174:	dc0b      	bgt.n	800318e <IsOverlapping+0x4e>
 8003176:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800317a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800317e:	429a      	cmp	r2, r3
 8003180:	dc05      	bgt.n	800318e <IsOverlapping+0x4e>
 8003182:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003186:	f9b7 3000 	ldrsh.w	r3, [r7]
 800318a:	429a      	cmp	r2, r3
 800318c:	dd01      	ble.n	8003192 <IsOverlapping+0x52>
		return false;
 800318e:	2300      	movs	r3, #0
 8003190:	e000      	b.n	8003194 <IsOverlapping+0x54>
	}
	return true;
 8003192:	2301      	movs	r3, #1
}
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bc90      	pop	{r4, r7}
 800319c:	4770      	bx	lr

0800319e <IsFadedOutOfScene>:

bool IsFadedOutOfScene(GameObj *obj) {
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
	if (obj->x + obj->width * 8 < 0) {
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	7b1b      	ldrb	r3, [r3, #12]
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	ee07 3a90 	vmov	s15, r3
 80031b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c6:	d501      	bpl.n	80031cc <IsFadedOutOfScene+0x2e>
		return true;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <IsFadedOutOfScene+0x30>
	} else {
		return false;
 80031cc:	2300      	movs	r3, #0
	}
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <Append>:

// Append buffer in loop, if buffers are all occupied, use the first buffer
GameObj* Append(GameObj *header, uint8_t index, short xPos, short yPos) {
 80031da:	b480      	push	{r7}
 80031dc:	b087      	sub	sp, #28
 80031de:	af00      	add	r7, sp, #0
 80031e0:	60f8      	str	r0, [r7, #12]
 80031e2:	4608      	mov	r0, r1
 80031e4:	4611      	mov	r1, r2
 80031e6:	461a      	mov	r2, r3
 80031e8:	4603      	mov	r3, r0
 80031ea:	72fb      	strb	r3, [r7, #11]
 80031ec:	460b      	mov	r3, r1
 80031ee:	813b      	strh	r3, [r7, #8]
 80031f0:	4613      	mov	r3, r2
 80031f2:	80fb      	strh	r3, [r7, #6]
	GameObj *ptr = header;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	617b      	str	r3, [r7, #20]

	// If the current pointer is occupied, look for the next pos
	while (ptr->full) {
 80031f8:	e031      	b.n	800325e <Append+0x84>
		ptr = ptr->next;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	617b      	str	r3, [r7, #20]
		// Have cycled for a whole loop
		if (ptr == header) {
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	429a      	cmp	r2, r3
 8003206:	d12a      	bne.n	800325e <Append+0x84>
			ptr->bmpAsset = header->bmpAsset;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	601a      	str	r2, [r3, #0]
			ptr->x = xPos;
 8003210:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003214:	ee07 3a90 	vmov	s15, r3
 8003218:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	edc3 7a01 	vstr	s15, [r3, #4]
			ptr->y = yPos;
 8003222:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003226:	ee07 3a90 	vmov	s15, r3
 800322a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	edc3 7a02 	vstr	s15, [r3, #8]
			ptr->width = header->width;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	7b1a      	ldrb	r2, [r3, #12]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	731a      	strb	r2, [r3, #12]
			ptr->height = header->height;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	7b5a      	ldrb	r2, [r3, #13]
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	735a      	strb	r2, [r3, #13]
			ptr->assetSize = header->assetSize;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	7b9a      	ldrb	r2, [r3, #14]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	739a      	strb	r2, [r3, #14]
			ptr->index = index;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	7afa      	ldrb	r2, [r7, #11]
 8003250:	73da      	strb	r2, [r3, #15]
			ptr->full = 1;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2201      	movs	r2, #1
 8003256:	741a      	strb	r2, [r3, #16]
			return header->next;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	e02c      	b.n	80032b8 <Append+0xde>
	while (ptr->full) {
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	7c1b      	ldrb	r3, [r3, #16]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1c9      	bne.n	80031fa <Append+0x20>
		}
	}

	ptr->bmpAsset = header->bmpAsset;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	601a      	str	r2, [r3, #0]
	ptr->x = xPos;
 800326e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	edc3 7a01 	vstr	s15, [r3, #4]
	ptr->y = yPos;
 8003280:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003284:	ee07 3a90 	vmov	s15, r3
 8003288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	edc3 7a02 	vstr	s15, [r3, #8]
	ptr->width = header->width;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	7b1a      	ldrb	r2, [r3, #12]
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	731a      	strb	r2, [r3, #12]
	ptr->height = header->height;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	7b5a      	ldrb	r2, [r3, #13]
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	735a      	strb	r2, [r3, #13]
	ptr->assetSize = header->assetSize;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	7b9a      	ldrb	r2, [r3, #14]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	739a      	strb	r2, [r3, #14]
	ptr->index = index;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	7afa      	ldrb	r2, [r7, #11]
 80032ae:	73da      	strb	r2, [r3, #15]
	ptr->full = 1;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	2201      	movs	r2, #1
 80032b4:	741a      	strb	r2, [r3, #16]
	return header;
 80032b6:	68fb      	ldr	r3, [r7, #12]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <UpdateHeaderBmpIndex>:

void UpdateHeaderBmpIndex(GameObj *header, uint8_t toIndex) {
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	460b      	mov	r3, r1
 80032ce:	70fb      	strb	r3, [r7, #3]
	header->index = toIndex;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	73da      	strb	r2, [r3, #15]
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <UpdateAllBmpIndexs>:

void UpdateAllBmpIndexs(GameObj *header, uint8_t toIndex, uint8_t ignoreIndex) {
 80032e2:	b480      	push	{r7}
 80032e4:	b085      	sub	sp, #20
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
 80032ea:	460b      	mov	r3, r1
 80032ec:	70fb      	strb	r3, [r7, #3]
 80032ee:	4613      	mov	r3, r2
 80032f0:	70bb      	strb	r3, [r7, #2]
	GameObj *ptr = header;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	60fb      	str	r3, [r7, #12]

	// If the current pointer is occupied, look for the next pos
	for (;;) {
		if (ptr->index != ignoreIndex)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	7bdb      	ldrb	r3, [r3, #15]
 80032fa:	78ba      	ldrb	r2, [r7, #2]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d002      	beq.n	8003306 <UpdateAllBmpIndexs+0x24>
			ptr->index = toIndex;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	78fa      	ldrb	r2, [r7, #3]
 8003304:	73da      	strb	r2, [r3, #15]
		ptr = ptr->next;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	60fb      	str	r3, [r7, #12]

		// Have cycled for a whole loop
		if (ptr == header)
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	429a      	cmp	r2, r3
 8003312:	d000      	beq.n	8003316 <UpdateAllBmpIndexs+0x34>
		if (ptr->index != ignoreIndex)
 8003314:	e7ef      	b.n	80032f6 <UpdateAllBmpIndexs+0x14>
			return;
 8003316:	bf00      	nop
	}
}
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <DisableAll>:

// Set all buffers to empty
void DisableAll(GameObj *header) {
 8003322:	b480      	push	{r7}
 8003324:	b085      	sub	sp, #20
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
	GameObj *ptr = header;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	60fb      	str	r3, [r7, #12]

	// If the current pointer is occupied, look for the next pos
	for (;;) {
		ptr->full = 0;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	741a      	strb	r2, [r3, #16]
		ptr = ptr->next;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	60fb      	str	r3, [r7, #12]

		// Have cycled for a whole loop
		if (ptr == header)
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	429a      	cmp	r2, r3
 8003340:	d000      	beq.n	8003344 <DisableAll+0x22>
		ptr->full = 0;
 8003342:	e7f4      	b.n	800332e <DisableAll+0xc>
			return;
 8003344:	bf00      	nop
	}
}
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <GenLoopBuf>:

// Generate loop buffer given certain size
GameObj* GenLoopBuf(uint8_t size) {
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	71fb      	strb	r3, [r7, #7]
	GameObj *head = NULL, *cyclic = NULL;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
	head = (GameObj*) malloc(sizeof(GameObj));
 8003362:	2018      	movs	r0, #24
 8003364:	f002 fc1c 	bl	8005ba0 <malloc>
 8003368:	4603      	mov	r3, r0
 800336a:	60fb      	str	r3, [r7, #12]
	head->full = 0;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	741a      	strb	r2, [r3, #16]
	cyclic = head;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8003376:	2301      	movs	r3, #1
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	e00f      	b.n	800339c <GenLoopBuf+0x4c>
		GameObj *body = (GameObj*) malloc(sizeof(GameObj));
 800337c:	2018      	movs	r0, #24
 800337e:	f002 fc0f 	bl	8005ba0 <malloc>
 8003382:	4603      	mov	r3, r0
 8003384:	60bb      	str	r3, [r7, #8]
		body->full = 0;
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2200      	movs	r2, #0
 800338a:	741a      	strb	r2, [r3, #16]
		cyclic->next = body;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	615a      	str	r2, [r3, #20]
		cyclic = body;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	3301      	adds	r3, #1
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	79fb      	ldrb	r3, [r7, #7]
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	dbeb      	blt.n	800337c <GenLoopBuf+0x2c>
	}
	cyclic->next = head;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	615a      	str	r2, [r3, #20]
	return head;
 80033aa:	68fb      	ldr	r3, [r7, #12]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3718      	adds	r7, #24
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HeaderInit>:

// Initializes the head pointer with the given values, n resets other buffers
void HeaderInit(GameObj *header, uint8_t *bmpAsset, uint8_t width,
		uint8_t height, uint8_t assetSize) {
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	4611      	mov	r1, r2
 80033c0:	461a      	mov	r2, r3
 80033c2:	460b      	mov	r3, r1
 80033c4:	71fb      	strb	r3, [r7, #7]
 80033c6:	4613      	mov	r3, r2
 80033c8:	71bb      	strb	r3, [r7, #6]
	GameObj *ptr = header;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	617b      	str	r3, [r7, #20]

	ptr->bmpAsset = bmpAsset;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	601a      	str	r2, [r3, #0]
	ptr->x = 0;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	605a      	str	r2, [r3, #4]
	ptr->y = 0;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	609a      	str	r2, [r3, #8]
	ptr->width = width;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	79fa      	ldrb	r2, [r7, #7]
 80033e8:	731a      	strb	r2, [r3, #12]
	ptr->height = height;
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	79ba      	ldrb	r2, [r7, #6]
 80033ee:	735a      	strb	r2, [r3, #13]
	ptr->assetSize = assetSize;
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80033f6:	739a      	strb	r2, [r3, #14]
	ptr->index = 0;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2200      	movs	r2, #0
 80033fc:	73da      	strb	r2, [r3, #15]
	ptr->full = 0;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2200      	movs	r2, #0
 8003402:	741a      	strb	r2, [r3, #16]

	DisableAll(ptr);
 8003404:	6978      	ldr	r0, [r7, #20]
 8003406:	f7ff ff8c 	bl	8003322 <DisableAll>
}
 800340a:	bf00      	nop
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <ShiftX>:

// Shift all buffers and return the first active pointer
GameObj* ShiftX(GameObj *header, float byX) {
 8003412:	b580      	push	{r7, lr}
 8003414:	b084      	sub	sp, #16
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	ed87 0a00 	vstr	s0, [r7]
	GameObj *ptr = header;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	60fb      	str	r3, [r7, #12]

	// Cycle through all valid buffers once and apply the drift
	for (;;) {
		if (ptr->full) {
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	7c1b      	ldrb	r3, [r3, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d009      	beq.n	800343e <ShiftX+0x2c>
			ptr->x += byX;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003430:	edd7 7a00 	vldr	s15, [r7]
 8003434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	edc3 7a01 	vstr	s15, [r3, #4]
		}
		// Have cycled through the buffer
		if (!ptr->next->full || ptr->next == header)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	7c1b      	ldrb	r3, [r3, #16]
 8003444:	f083 0301 	eor.w	r3, r3, #1
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d108      	bne.n	8003460 <ShiftX+0x4e>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	429a      	cmp	r2, r3
 8003456:	d003      	beq.n	8003460 <ShiftX+0x4e>
			break;
		ptr = ptr->next;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	60fb      	str	r3, [r7, #12]
		if (ptr->full) {
 800345e:	e7e0      	b.n	8003422 <ShiftX+0x10>
	}

	ptr = header;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	60fb      	str	r3, [r7, #12]
	// Return the first available buffer, if no buf is available, return header
	while (IsFadedOutOfScene(ptr)) {
 8003464:	e012      	b.n	800348c <ShiftX+0x7a>
		ptr->full = 0;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	741a      	strb	r2, [r3, #16]
		if (!ptr->next->full || ptr->next == header) {
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	7c1b      	ldrb	r3, [r3, #16]
 8003472:	f083 0301 	eor.w	r3, r3, #1
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10d      	bne.n	8003498 <ShiftX+0x86>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	429a      	cmp	r2, r3
 8003484:	d008      	beq.n	8003498 <ShiftX+0x86>
			break;
		}
		ptr = ptr->next;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	60fb      	str	r3, [r7, #12]
	while (IsFadedOutOfScene(ptr)) {
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f7ff fe86 	bl	800319e <IsFadedOutOfScene>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1e6      	bne.n	8003466 <ShiftX+0x54>
	}
	return ptr;
 8003498:	68fb      	ldr	r3, [r7, #12]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <DisableCurrent>:

GameObj* DisableCurrent(GameObj *header) {
 80034a2:	b480      	push	{r7}
 80034a4:	b085      	sub	sp, #20
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
	GameObj *ptr = header;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	60fb      	str	r3, [r7, #12]
	ptr->full = 0;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	741a      	strb	r2, [r3, #16]

//	while (!ptr->next->full) {
//		ptr = ptr->next;
//	}

	return ptr;
 80034b4:	68fb      	ldr	r3, [r7, #12]
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <ImgIndexRightShift>:

void ImgIndexRightShift(GameObj *header, bool disableWhenEnd) {
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b082      	sub	sp, #8
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	460b      	mov	r3, r1
 80034cc:	70fb      	strb	r3, [r7, #3]
	if (header->index < header->assetSize - 1) {
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	7bdb      	ldrb	r3, [r3, #15]
 80034d2:	461a      	mov	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7b9b      	ldrb	r3, [r3, #14]
 80034d8:	3b01      	subs	r3, #1
 80034da:	429a      	cmp	r2, r3
 80034dc:	da06      	bge.n	80034ec <ImgIndexRightShift+0x2a>
		header->index++;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	7bdb      	ldrb	r3, [r3, #15]
 80034e2:	3301      	adds	r3, #1
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	73da      	strb	r2, [r3, #15]
		return;
 80034ea:	e008      	b.n	80034fe <ImgIndexRightShift+0x3c>
	}
	if (disableWhenEnd) {
 80034ec:	78fb      	ldrb	r3, [r7, #3]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d005      	beq.n	80034fe <ImgIndexRightShift+0x3c>
		header->index = 0;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	73da      	strb	r2, [r3, #15]
		DisableCurrent(header);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f7ff ffd2 	bl	80034a2 <DisableCurrent>
	}

}
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <Random>:

short Random(unsigned long seed, short lowerLim, short upperLim) {
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	460b      	mov	r3, r1
 800350e:	807b      	strh	r3, [r7, #2]
 8003510:	4613      	mov	r3, r2
 8003512:	803b      	strh	r3, [r7, #0]
	srand(seed);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f002 fc41 	bl	8005d9c <srand>
	return rand() % (upperLim - lowerLim + 1) + lowerLim;
 800351a:	f002 fc6d 	bl	8005df8 <rand>
 800351e:	4602      	mov	r2, r0
 8003520:	f9b7 1000 	ldrsh.w	r1, [r7]
 8003524:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003528:	1acb      	subs	r3, r1, r3
 800352a:	3301      	adds	r3, #1
 800352c:	fb92 f1f3 	sdiv	r1, r2, r3
 8003530:	fb01 f303 	mul.w	r3, r1, r3
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	b29a      	uxth	r2, r3
 8003538:	887b      	ldrh	r3, [r7, #2]
 800353a:	4413      	add	r3, r2
 800353c:	b29b      	uxth	r3, r3
 800353e:	b21b      	sxth	r3, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800354c:	f000 fc4c 	bl	8003de8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003550:	f000 f82c 	bl	80035ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003554:	f000 f968 	bl	8003828 <MX_GPIO_Init>
	MX_SPI1_Init();
 8003558:	f000 f892 	bl	8003680 <MX_SPI1_Init>
	MX_TIM1_Init();
 800355c:	f000 f8c6 	bl	80036ec <MX_TIM1_Init>
	MX_TIM2_Init();
 8003560:	f000 f916 	bl	8003790 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 8003564:	480c      	ldr	r0, [pc, #48]	; (8003598 <main+0x50>)
 8003566:	f001 fefb 	bl	8005360 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 800356a:	480c      	ldr	r0, [pc, #48]	; (800359c <main+0x54>)
 800356c:	f001 fef8 	bl	8005360 <HAL_TIM_Base_Start_IT>

	// ALL GPIO AND BUSES MUST BE INITED BEFORE CALL THIS FUNCTION
	LCD_Init(&MemDisp, &hspi1, GPIOA, CS_Pin);
 8003570:	2310      	movs	r3, #16
 8003572:	4a0b      	ldr	r2, [pc, #44]	; (80035a0 <main+0x58>)
 8003574:	490b      	ldr	r1, [pc, #44]	; (80035a4 <main+0x5c>)
 8003576:	480c      	ldr	r0, [pc, #48]	; (80035a8 <main+0x60>)
 8003578:	f7fd fd2a 	bl	8000fd0 <LCD_Init>
	GenerateGameBuffers();
 800357c:	f7fe faf6 	bl	8001b6c <GenerateGameBuffers>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		GamePrep(&MemDisp);
 8003580:	4809      	ldr	r0, [pc, #36]	; (80035a8 <main+0x60>)
 8003582:	f7fe fb3f 	bl	8001c04 <GamePrep>

		while (1) {
			if (GameTick(&MemDisp) == DINO_IS_DEAD)
 8003586:	4808      	ldr	r0, [pc, #32]	; (80035a8 <main+0x60>)
 8003588:	f7fe fc5a 	bl	8001e40 <GameTick>
 800358c:	4603      	mov	r3, r0
 800358e:	2b01      	cmp	r3, #1
 8003590:	d000      	beq.n	8003594 <main+0x4c>
 8003592:	e7f8      	b.n	8003586 <main+0x3e>
				break;
 8003594:	bf00      	nop
		GamePrep(&MemDisp);
 8003596:	e7f3      	b.n	8003580 <main+0x38>
 8003598:	2000016c 	.word	0x2000016c
 800359c:	200001b4 	.word	0x200001b4
 80035a0:	40020000 	.word	0x40020000
 80035a4:	20000114 	.word	0x20000114
 80035a8:	200001fc 	.word	0x200001fc

080035ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b094      	sub	sp, #80	; 0x50
 80035b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80035b2:	f107 0320 	add.w	r3, r7, #32
 80035b6:	2230      	movs	r2, #48	; 0x30
 80035b8:	2100      	movs	r1, #0
 80035ba:	4618      	mov	r0, r3
 80035bc:	f002 fb06 	bl	8005bcc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80035c0:	f107 030c 	add.w	r3, r7, #12
 80035c4:	2200      	movs	r2, #0
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	605a      	str	r2, [r3, #4]
 80035ca:	609a      	str	r2, [r3, #8]
 80035cc:	60da      	str	r2, [r3, #12]
 80035ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80035d0:	2300      	movs	r3, #0
 80035d2:	60bb      	str	r3, [r7, #8]
 80035d4:	4b28      	ldr	r3, [pc, #160]	; (8003678 <SystemClock_Config+0xcc>)
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	4a27      	ldr	r2, [pc, #156]	; (8003678 <SystemClock_Config+0xcc>)
 80035da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035de:	6413      	str	r3, [r2, #64]	; 0x40
 80035e0:	4b25      	ldr	r3, [pc, #148]	; (8003678 <SystemClock_Config+0xcc>)
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80035ec:	2300      	movs	r3, #0
 80035ee:	607b      	str	r3, [r7, #4]
 80035f0:	4b22      	ldr	r3, [pc, #136]	; (800367c <SystemClock_Config+0xd0>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80035f8:	4a20      	ldr	r2, [pc, #128]	; (800367c <SystemClock_Config+0xd0>)
 80035fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035fe:	6013      	str	r3, [r2, #0]
 8003600:	4b1e      	ldr	r3, [pc, #120]	; (800367c <SystemClock_Config+0xd0>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003608:	607b      	str	r3, [r7, #4]
 800360a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800360c:	2302      	movs	r3, #2
 800360e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003610:	2301      	movs	r3, #1
 8003612:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003614:	2310      	movs	r3, #16
 8003616:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003618:	2302      	movs	r3, #2
 800361a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800361c:	2300      	movs	r3, #0
 800361e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8003620:	2308      	movs	r3, #8
 8003622:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8003624:	2348      	movs	r3, #72	; 0x48
 8003626:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003628:	2302      	movs	r3, #2
 800362a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800362c:	2304      	movs	r3, #4
 800362e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003630:	f107 0320 	add.w	r3, r7, #32
 8003634:	4618      	mov	r0, r3
 8003636:	f000 ff4f 	bl	80044d8 <HAL_RCC_OscConfig>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <SystemClock_Config+0x98>
		Error_Handler();
 8003640:	f000 f990 	bl	8003964 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003644:	230f      	movs	r3, #15
 8003646:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003648:	2302      	movs	r3, #2
 800364a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800364c:	2380      	movs	r3, #128	; 0x80
 800364e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003650:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003654:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003656:	2300      	movs	r3, #0
 8003658:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800365a:	f107 030c 	add.w	r3, r7, #12
 800365e:	2101      	movs	r1, #1
 8003660:	4618      	mov	r0, r3
 8003662:	f001 f9b1 	bl	80049c8 <HAL_RCC_ClockConfig>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <SystemClock_Config+0xc4>
		Error_Handler();
 800366c:	f000 f97a 	bl	8003964 <Error_Handler>
	}
}
 8003670:	bf00      	nop
 8003672:	3750      	adds	r7, #80	; 0x50
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40023800 	.word	0x40023800
 800367c:	40007000 	.word	0x40007000

08003680 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8003684:	4b17      	ldr	r3, [pc, #92]	; (80036e4 <MX_SPI1_Init+0x64>)
 8003686:	4a18      	ldr	r2, [pc, #96]	; (80036e8 <MX_SPI1_Init+0x68>)
 8003688:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800368a:	4b16      	ldr	r3, [pc, #88]	; (80036e4 <MX_SPI1_Init+0x64>)
 800368c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003690:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003692:	4b14      	ldr	r3, [pc, #80]	; (80036e4 <MX_SPI1_Init+0x64>)
 8003694:	2200      	movs	r2, #0
 8003696:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003698:	4b12      	ldr	r3, [pc, #72]	; (80036e4 <MX_SPI1_Init+0x64>)
 800369a:	2200      	movs	r2, #0
 800369c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800369e:	4b11      	ldr	r3, [pc, #68]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036a4:	4b0f      	ldr	r3, [pc, #60]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80036aa:	4b0e      	ldr	r3, [pc, #56]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80036b2:	4b0c      	ldr	r3, [pc, #48]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036b4:	2218      	movs	r2, #24
 80036b6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036b8:	4b0a      	ldr	r3, [pc, #40]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036be:	4b09      	ldr	r3, [pc, #36]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036c4:	4b07      	ldr	r3, [pc, #28]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80036ca:	4b06      	ldr	r3, [pc, #24]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036cc:	220a      	movs	r2, #10
 80036ce:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80036d0:	4804      	ldr	r0, [pc, #16]	; (80036e4 <MX_SPI1_Init+0x64>)
 80036d2:	f001 fb65 	bl	8004da0 <HAL_SPI_Init>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <MX_SPI1_Init+0x60>
		Error_Handler();
 80036dc:	f000 f942 	bl	8003964 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80036e0:	bf00      	nop
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20000114 	.word	0x20000114
 80036e8:	40013000 	.word	0x40013000

080036ec <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80036f2:	f107 0308 	add.w	r3, r7, #8
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	605a      	str	r2, [r3, #4]
 80036fc:	609a      	str	r2, [r3, #8]
 80036fe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003700:	463b      	mov	r3, r7
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8003708:	4b1f      	ldr	r3, [pc, #124]	; (8003788 <MX_TIM1_Init+0x9c>)
 800370a:	4a20      	ldr	r2, [pc, #128]	; (800378c <MX_TIM1_Init+0xa0>)
 800370c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 36000 - 1;
 800370e:	4b1e      	ldr	r3, [pc, #120]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003710:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8003714:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003716:	4b1c      	ldr	r3, [pc, #112]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 500 - 1;
 800371c:	4b1a      	ldr	r3, [pc, #104]	; (8003788 <MX_TIM1_Init+0x9c>)
 800371e:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003722:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003724:	4b18      	ldr	r3, [pc, #96]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003726:	2200      	movs	r2, #0
 8003728:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800372a:	4b17      	ldr	r3, [pc, #92]	; (8003788 <MX_TIM1_Init+0x9c>)
 800372c:	2200      	movs	r2, #0
 800372e:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003730:	4b15      	ldr	r3, [pc, #84]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003732:	2200      	movs	r2, #0
 8003734:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8003736:	4814      	ldr	r0, [pc, #80]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003738:	f001 fdc2 	bl	80052c0 <HAL_TIM_Base_Init>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <MX_TIM1_Init+0x5a>
		Error_Handler();
 8003742:	f000 f90f 	bl	8003964 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003746:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800374a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800374c:	f107 0308 	add.w	r3, r7, #8
 8003750:	4619      	mov	r1, r3
 8003752:	480d      	ldr	r0, [pc, #52]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003754:	f001 ff6e 	bl	8005634 <HAL_TIM_ConfigClockSource>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <MX_TIM1_Init+0x76>
		Error_Handler();
 800375e:	f000 f901 	bl	8003964 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003762:	2300      	movs	r3, #0
 8003764:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 800376a:	463b      	mov	r3, r7
 800376c:	4619      	mov	r1, r3
 800376e:	4806      	ldr	r0, [pc, #24]	; (8003788 <MX_TIM1_Init+0x9c>)
 8003770:	f002 f96a 	bl	8005a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <MX_TIM1_Init+0x92>
			!= HAL_OK) {
		Error_Handler();
 800377a:	f000 f8f3 	bl	8003964 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 800377e:	bf00      	nop
 8003780:	3718      	adds	r7, #24
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	2000016c 	.word	0x2000016c
 800378c:	40010000 	.word	0x40010000

08003790 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003796:	f107 0308 	add.w	r3, r7, #8
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	605a      	str	r2, [r3, #4]
 80037a0:	609a      	str	r2, [r3, #8]
 80037a2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80037a4:	463b      	mov	r3, r7
 80037a6:	2200      	movs	r2, #0
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80037ac:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <MX_TIM2_Init+0x94>)
 80037ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037b2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 80037b4:	4b1b      	ldr	r3, [pc, #108]	; (8003824 <MX_TIM2_Init+0x94>)
 80037b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80037ba:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037bc:	4b19      	ldr	r3, [pc, #100]	; (8003824 <MX_TIM2_Init+0x94>)
 80037be:	2200      	movs	r2, #0
 80037c0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 100 - 1;
 80037c2:	4b18      	ldr	r3, [pc, #96]	; (8003824 <MX_TIM2_Init+0x94>)
 80037c4:	2263      	movs	r2, #99	; 0x63
 80037c6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037c8:	4b16      	ldr	r3, [pc, #88]	; (8003824 <MX_TIM2_Init+0x94>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ce:	4b15      	ldr	r3, [pc, #84]	; (8003824 <MX_TIM2_Init+0x94>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80037d4:	4813      	ldr	r0, [pc, #76]	; (8003824 <MX_TIM2_Init+0x94>)
 80037d6:	f001 fd73 	bl	80052c0 <HAL_TIM_Base_Init>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <MX_TIM2_Init+0x54>
		Error_Handler();
 80037e0:	f000 f8c0 	bl	8003964 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037e8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80037ea:	f107 0308 	add.w	r3, r7, #8
 80037ee:	4619      	mov	r1, r3
 80037f0:	480c      	ldr	r0, [pc, #48]	; (8003824 <MX_TIM2_Init+0x94>)
 80037f2:	f001 ff1f 	bl	8005634 <HAL_TIM_ConfigClockSource>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_TIM2_Init+0x70>
		Error_Handler();
 80037fc:	f000 f8b2 	bl	8003964 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003800:	2300      	movs	r3, #0
 8003802:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003804:	2300      	movs	r3, #0
 8003806:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003808:	463b      	mov	r3, r7
 800380a:	4619      	mov	r1, r3
 800380c:	4805      	ldr	r0, [pc, #20]	; (8003824 <MX_TIM2_Init+0x94>)
 800380e:	f002 f91b 	bl	8005a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8003818:	f000 f8a4 	bl	8003964 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800381c:	bf00      	nop
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	200001b4 	.word	0x200001b4

08003828 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003828:	b580      	push	{r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800382e:	f107 030c 	add.w	r3, r7, #12
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	605a      	str	r2, [r3, #4]
 8003838:	609a      	str	r2, [r3, #8]
 800383a:	60da      	str	r2, [r3, #12]
 800383c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800383e:	2300      	movs	r3, #0
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	4b33      	ldr	r3, [pc, #204]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	4a32      	ldr	r2, [pc, #200]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800384c:	6313      	str	r3, [r2, #48]	; 0x30
 800384e:	4b30      	ldr	r3, [pc, #192]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003856:	60bb      	str	r3, [r7, #8]
 8003858:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800385a:	2300      	movs	r3, #0
 800385c:	607b      	str	r3, [r7, #4]
 800385e:	4b2c      	ldr	r3, [pc, #176]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	4a2b      	ldr	r2, [pc, #172]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003864:	f043 0304 	orr.w	r3, r3, #4
 8003868:	6313      	str	r3, [r2, #48]	; 0x30
 800386a:	4b29      	ldr	r3, [pc, #164]	; (8003910 <MX_GPIO_Init+0xe8>)
 800386c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	607b      	str	r3, [r7, #4]
 8003874:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	603b      	str	r3, [r7, #0]
 800387a:	4b25      	ldr	r3, [pc, #148]	; (8003910 <MX_GPIO_Init+0xe8>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387e:	4a24      	ldr	r2, [pc, #144]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	6313      	str	r3, [r2, #48]	; 0x30
 8003886:	4b22      	ldr	r3, [pc, #136]	; (8003910 <MX_GPIO_Init+0xe8>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CS_Pin | COMM_Pin, GPIO_PIN_RESET);
 8003892:	2200      	movs	r2, #0
 8003894:	f44f 7188 	mov.w	r1, #272	; 0x110
 8003898:	481e      	ldr	r0, [pc, #120]	; (8003914 <MX_GPIO_Init+0xec>)
 800389a:	f000 fde9 	bl	8004470 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DISP_GPIO_Port, DISP_Pin, GPIO_PIN_SET);
 800389e:	2201      	movs	r2, #1
 80038a0:	2140      	movs	r1, #64	; 0x40
 80038a2:	481c      	ldr	r0, [pc, #112]	; (8003914 <MX_GPIO_Init+0xec>)
 80038a4:	f000 fde4 	bl	8004470 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 80038a8:	2201      	movs	r2, #1
 80038aa:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80038ae:	481a      	ldr	r0, [pc, #104]	; (8003918 <MX_GPIO_Init+0xf0>)
 80038b0:	f000 fdde 	bl	8004470 <HAL_GPIO_WritePin>
			KEY1_LED_Pin | KEY2_LED_Pin | KEY3_LED_Pin | KEY4_LED_Pin,
			GPIO_PIN_SET);

	/*Configure GPIO pins : KEY1_Pin KEY2_Pin KEY3_Pin KEY4_Pin */
	GPIO_InitStruct.Pin = KEY1_Pin | KEY2_Pin | KEY3_Pin | KEY4_Pin;
 80038b4:	230f      	movs	r3, #15
 80038b6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038b8:	2300      	movs	r3, #0
 80038ba:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038c0:	f107 030c 	add.w	r3, r7, #12
 80038c4:	4619      	mov	r1, r3
 80038c6:	4814      	ldr	r0, [pc, #80]	; (8003918 <MX_GPIO_Init+0xf0>)
 80038c8:	f000 fc36 	bl	8004138 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_Pin DISP_Pin COMM_Pin */
	GPIO_InitStruct.Pin = CS_Pin | DISP_Pin | COMM_Pin;
 80038cc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80038d0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038d2:	2301      	movs	r3, #1
 80038d4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038da:	2300      	movs	r3, #0
 80038dc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	4619      	mov	r1, r3
 80038e4:	480b      	ldr	r0, [pc, #44]	; (8003914 <MX_GPIO_Init+0xec>)
 80038e6:	f000 fc27 	bl	8004138 <HAL_GPIO_Init>

	/*Configure GPIO pins : KEY1_LED_Pin KEY2_LED_Pin KEY3_LED_Pin KEY4_LED_Pin */
	GPIO_InitStruct.Pin = KEY1_LED_Pin | KEY2_LED_Pin | KEY3_LED_Pin
 80038ea:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80038ee:	60fb      	str	r3, [r7, #12]
			| KEY4_LED_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038f0:	2301      	movs	r3, #1
 80038f2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038f8:	2300      	movs	r3, #0
 80038fa:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038fc:	f107 030c 	add.w	r3, r7, #12
 8003900:	4619      	mov	r1, r3
 8003902:	4805      	ldr	r0, [pc, #20]	; (8003918 <MX_GPIO_Init+0xf0>)
 8003904:	f000 fc18 	bl	8004138 <HAL_GPIO_Init>

}
 8003908:	bf00      	nop
 800390a:	3720      	adds	r7, #32
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	40023800 	.word	0x40023800
 8003914:	40020000 	.word	0x40020000
 8003918:	40020800 	.word	0x40020800

0800391c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a0b      	ldr	r2, [pc, #44]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d108      	bne.n	800393e <HAL_TIM_PeriodElapsedCallback+0x22>
		// fEXTCOMIN = 1Hz (typ val)
		COMM_TOGGLE;
 800392c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003930:	4809      	ldr	r0, [pc, #36]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003932:	f000 fdb6 	bl	80044a2 <HAL_GPIO_TogglePin>
		KEY1_LED_TOGGLE;
 8003936:	2140      	movs	r1, #64	; 0x40
 8003938:	4808      	ldr	r0, [pc, #32]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800393a:	f000 fdb2 	bl	80044a2 <HAL_GPIO_TogglePin>
	}
	if (htim == &htim2) {
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a07      	ldr	r2, [pc, #28]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d101      	bne.n	800394a <HAL_TIM_PeriodElapsedCallback+0x2e>
		KeyScan();
 8003946:	f7fe f88b 	bl	8001a60 <KeyScan>
	}
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	2000016c 	.word	0x2000016c
 8003958:	40020000 	.word	0x40020000
 800395c:	40020800 	.word	0x40020800
 8003960:	200001b4 	.word	0x200001b4

08003964 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003968:	b672      	cpsid	i
}
 800396a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800396c:	e7fe      	b.n	800396c <Error_Handler+0x8>
	...

08003970 <FetchText>:
		0x0c, 0x60, 0x92, 0x00, 0xfe, 0x14, 0xc6, 0x38, 0x38, 0xc6, 0x0c, 0x10,
		0x7c, 0x30, 0xc6, 0x18, 0x00, 0xc6, 0x00, 0x10, 0x38, 0x70, 0xc6, 0x18,
		0x38, 0x7c, 0x00, 0x10, 0x10, 0x20, 0x7c, 0x18, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, };

void FetchText(uint8_t *TextBuf, char chr) {
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	70fb      	strb	r3, [r7, #3]
	uint8_t charSerialNum = -1;
 800397c:	23ff      	movs	r3, #255	; 0xff
 800397e:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 96; i++) {
 8003980:	2300      	movs	r3, #0
 8003982:	73bb      	strb	r3, [r7, #14]
 8003984:	e00b      	b.n	800399e <FetchText+0x2e>
		if (chr == CharList[i]) {
 8003986:	7bbb      	ldrb	r3, [r7, #14]
 8003988:	4a1b      	ldr	r2, [pc, #108]	; (80039f8 <FetchText+0x88>)
 800398a:	5cd3      	ldrb	r3, [r2, r3]
 800398c:	78fa      	ldrb	r2, [r7, #3]
 800398e:	429a      	cmp	r2, r3
 8003990:	d102      	bne.n	8003998 <FetchText+0x28>
			charSerialNum = i;
 8003992:	7bbb      	ldrb	r3, [r7, #14]
 8003994:	73fb      	strb	r3, [r7, #15]
			break;
 8003996:	e005      	b.n	80039a4 <FetchText+0x34>
	for (uint8_t i = 0; i < 96; i++) {
 8003998:	7bbb      	ldrb	r3, [r7, #14]
 800399a:	3301      	adds	r3, #1
 800399c:	73bb      	strb	r3, [r7, #14]
 800399e:	7bbb      	ldrb	r3, [r7, #14]
 80039a0:	2b5f      	cmp	r3, #95	; 0x5f
 80039a2:	d9f0      	bls.n	8003986 <FetchText+0x16>
	if (charSerialNum == -1) {
		memset(TextBuf, 0x00, 8);
		return;
	}

	uint8_t charLookupX = charSerialNum % 8;
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	72fb      	strb	r3, [r7, #11]
	uint8_t charLookupY = 8 * (charSerialNum / 8);
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	08db      	lsrs	r3, r3, #3
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	72bb      	strb	r3, [r7, #10]
	uint8_t n = 0;
 80039b6:	2300      	movs	r3, #0
 80039b8:	737b      	strb	r3, [r7, #13]

	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 80039ba:	7abb      	ldrb	r3, [r7, #10]
 80039bc:	733b      	strb	r3, [r7, #12]
 80039be:	e011      	b.n	80039e4 <FetchText+0x74>
		TextBuf[n] = *((uint8_t*) PressStartStandard96 + y * 8 + charLookupX);
 80039c0:	7b3b      	ldrb	r3, [r7, #12]
 80039c2:	00db      	lsls	r3, r3, #3
 80039c4:	461a      	mov	r2, r3
 80039c6:	7afb      	ldrb	r3, [r7, #11]
 80039c8:	4413      	add	r3, r2
 80039ca:	4a0c      	ldr	r2, [pc, #48]	; (80039fc <FetchText+0x8c>)
 80039cc:	441a      	add	r2, r3
 80039ce:	7b7b      	ldrb	r3, [r7, #13]
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	440b      	add	r3, r1
 80039d4:	7812      	ldrb	r2, [r2, #0]
 80039d6:	701a      	strb	r2, [r3, #0]
		n++;
 80039d8:	7b7b      	ldrb	r3, [r7, #13]
 80039da:	3301      	adds	r3, #1
 80039dc:	737b      	strb	r3, [r7, #13]
	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 80039de:	7b3b      	ldrb	r3, [r7, #12]
 80039e0:	3301      	adds	r3, #1
 80039e2:	733b      	strb	r3, [r7, #12]
 80039e4:	7abb      	ldrb	r3, [r7, #10]
 80039e6:	1dda      	adds	r2, r3, #7
 80039e8:	7b3b      	ldrb	r3, [r7, #12]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	dae8      	bge.n	80039c0 <FetchText+0x50>
	}
}
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	080077f8 	.word	0x080077f8
 80039fc:	08007858 	.word	0x08007858

08003a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <HAL_MspInit+0x4c>)
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0e:	4a0f      	ldr	r2, [pc, #60]	; (8003a4c <HAL_MspInit+0x4c>)
 8003a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a14:	6453      	str	r3, [r2, #68]	; 0x44
 8003a16:	4b0d      	ldr	r3, [pc, #52]	; (8003a4c <HAL_MspInit+0x4c>)
 8003a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a1e:	607b      	str	r3, [r7, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	603b      	str	r3, [r7, #0]
 8003a26:	4b09      	ldr	r3, [pc, #36]	; (8003a4c <HAL_MspInit+0x4c>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	4a08      	ldr	r2, [pc, #32]	; (8003a4c <HAL_MspInit+0x4c>)
 8003a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a30:	6413      	str	r3, [r2, #64]	; 0x40
 8003a32:	4b06      	ldr	r3, [pc, #24]	; (8003a4c <HAL_MspInit+0x4c>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3a:	603b      	str	r3, [r7, #0]
 8003a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40023800 	.word	0x40023800

08003a50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	; 0x28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a58:	f107 0314 	add.w	r3, r7, #20
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	605a      	str	r2, [r3, #4]
 8003a62:	609a      	str	r2, [r3, #8]
 8003a64:	60da      	str	r2, [r3, #12]
 8003a66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a19      	ldr	r2, [pc, #100]	; (8003ad4 <HAL_SPI_MspInit+0x84>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d12b      	bne.n	8003aca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	4b18      	ldr	r3, [pc, #96]	; (8003ad8 <HAL_SPI_MspInit+0x88>)
 8003a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7a:	4a17      	ldr	r2, [pc, #92]	; (8003ad8 <HAL_SPI_MspInit+0x88>)
 8003a7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a80:	6453      	str	r3, [r2, #68]	; 0x44
 8003a82:	4b15      	ldr	r3, [pc, #84]	; (8003ad8 <HAL_SPI_MspInit+0x88>)
 8003a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a8a:	613b      	str	r3, [r7, #16]
 8003a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	4b11      	ldr	r3, [pc, #68]	; (8003ad8 <HAL_SPI_MspInit+0x88>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	4a10      	ldr	r2, [pc, #64]	; (8003ad8 <HAL_SPI_MspInit+0x88>)
 8003a98:	f043 0301 	orr.w	r3, r3, #1
 8003a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a9e:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <HAL_SPI_MspInit+0x88>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003aaa:	23a0      	movs	r3, #160	; 0xa0
 8003aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aae:	2302      	movs	r3, #2
 8003ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003aba:	2305      	movs	r3, #5
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003abe:	f107 0314 	add.w	r3, r7, #20
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4805      	ldr	r0, [pc, #20]	; (8003adc <HAL_SPI_MspInit+0x8c>)
 8003ac6:	f000 fb37 	bl	8004138 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003aca:	bf00      	nop
 8003acc:	3728      	adds	r7, #40	; 0x28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40013000 	.word	0x40013000
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	40020000 	.word	0x40020000

08003ae0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a1c      	ldr	r2, [pc, #112]	; (8003b60 <HAL_TIM_Base_MspInit+0x80>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d116      	bne.n	8003b20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	4b1b      	ldr	r3, [pc, #108]	; (8003b64 <HAL_TIM_Base_MspInit+0x84>)
 8003af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afa:	4a1a      	ldr	r2, [pc, #104]	; (8003b64 <HAL_TIM_Base_MspInit+0x84>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	6453      	str	r3, [r2, #68]	; 0x44
 8003b02:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <HAL_TIM_Base_MspInit+0x84>)
 8003b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2100      	movs	r1, #0
 8003b12:	2019      	movs	r0, #25
 8003b14:	f000 fad9 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003b18:	2019      	movs	r0, #25
 8003b1a:	f000 faf2 	bl	8004102 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003b1e:	e01a      	b.n	8003b56 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b28:	d115      	bne.n	8003b56 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60bb      	str	r3, [r7, #8]
 8003b2e:	4b0d      	ldr	r3, [pc, #52]	; (8003b64 <HAL_TIM_Base_MspInit+0x84>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	4a0c      	ldr	r2, [pc, #48]	; (8003b64 <HAL_TIM_Base_MspInit+0x84>)
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	6413      	str	r3, [r2, #64]	; 0x40
 8003b3a:	4b0a      	ldr	r3, [pc, #40]	; (8003b64 <HAL_TIM_Base_MspInit+0x84>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	60bb      	str	r3, [r7, #8]
 8003b44:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2100      	movs	r1, #0
 8003b4a:	201c      	movs	r0, #28
 8003b4c:	f000 fabd 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b50:	201c      	movs	r0, #28
 8003b52:	f000 fad6 	bl	8004102 <HAL_NVIC_EnableIRQ>
}
 8003b56:	bf00      	nop
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40010000 	.word	0x40010000
 8003b64:	40023800 	.word	0x40023800

08003b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b6c:	e7fe      	b.n	8003b6c <NMI_Handler+0x4>

08003b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b72:	e7fe      	b.n	8003b72 <HardFault_Handler+0x4>

08003b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b78:	e7fe      	b.n	8003b78 <MemManage_Handler+0x4>

08003b7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b7e:	e7fe      	b.n	8003b7e <BusFault_Handler+0x4>

08003b80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b84:	e7fe      	b.n	8003b84 <UsageFault_Handler+0x4>

08003b86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b86:	b480      	push	{r7}
 8003b88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b8a:	bf00      	nop
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b98:	bf00      	nop
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ba6:	bf00      	nop
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bb4:	f000 f96a 	bl	8003e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003bb8:	bf00      	nop
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003bc0:	4802      	ldr	r0, [pc, #8]	; (8003bcc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003bc2:	f001 fc2f 	bl	8005424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003bc6:	bf00      	nop
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	2000016c 	.word	0x2000016c

08003bd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003bd4:	4802      	ldr	r0, [pc, #8]	; (8003be0 <TIM2_IRQHandler+0x10>)
 8003bd6:	f001 fc25 	bl	8005424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003bda:	bf00      	nop
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	200001b4 	.word	0x200001b4

08003be4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
	return 1;
 8003be8:	2301      	movs	r3, #1
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <_kill>:

int _kill(int pid, int sig)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003bfe:	f001 ffa5 	bl	8005b4c <__errno>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2216      	movs	r2, #22
 8003c06:	601a      	str	r2, [r3, #0]
	return -1;
 8003c08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <_exit>:

void _exit (int status)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff ffe7 	bl	8003bf4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c26:	e7fe      	b.n	8003c26 <_exit+0x12>

08003c28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c34:	2300      	movs	r3, #0
 8003c36:	617b      	str	r3, [r7, #20]
 8003c38:	e00a      	b.n	8003c50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c3a:	f3af 8000 	nop.w
 8003c3e:	4601      	mov	r1, r0
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	1c5a      	adds	r2, r3, #1
 8003c44:	60ba      	str	r2, [r7, #8]
 8003c46:	b2ca      	uxtb	r2, r1
 8003c48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	dbf0      	blt.n	8003c3a <_read+0x12>
	}

return len;
 8003c58:	687b      	ldr	r3, [r7, #4]
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3718      	adds	r7, #24
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b086      	sub	sp, #24
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c6e:	2300      	movs	r3, #0
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	e009      	b.n	8003c88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	1c5a      	adds	r2, r3, #1
 8003c78:	60ba      	str	r2, [r7, #8]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	3301      	adds	r3, #1
 8003c86:	617b      	str	r3, [r7, #20]
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	dbf1      	blt.n	8003c74 <_write+0x12>
	}
	return len;
 8003c90:	687b      	ldr	r3, [r7, #4]
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3718      	adds	r7, #24
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <_close>:

int _close(int file)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
	return -1;
 8003ca2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cc2:	605a      	str	r2, [r3, #4]
	return 0;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <_isatty>:

int _isatty(int file)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
	return 1;
 8003cda:	2301      	movs	r3, #1
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
	return 0;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
	...

08003d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d0c:	4a14      	ldr	r2, [pc, #80]	; (8003d60 <_sbrk+0x5c>)
 8003d0e:	4b15      	ldr	r3, [pc, #84]	; (8003d64 <_sbrk+0x60>)
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d18:	4b13      	ldr	r3, [pc, #76]	; (8003d68 <_sbrk+0x64>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d102      	bne.n	8003d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d20:	4b11      	ldr	r3, [pc, #68]	; (8003d68 <_sbrk+0x64>)
 8003d22:	4a12      	ldr	r2, [pc, #72]	; (8003d6c <_sbrk+0x68>)
 8003d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d26:	4b10      	ldr	r3, [pc, #64]	; (8003d68 <_sbrk+0x64>)
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d207      	bcs.n	8003d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d34:	f001 ff0a 	bl	8005b4c <__errno>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	220c      	movs	r2, #12
 8003d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d42:	e009      	b.n	8003d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d44:	4b08      	ldr	r3, [pc, #32]	; (8003d68 <_sbrk+0x64>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d4a:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <_sbrk+0x64>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	4a05      	ldr	r2, [pc, #20]	; (8003d68 <_sbrk+0x64>)
 8003d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d56:	68fb      	ldr	r3, [r7, #12]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20010000 	.word	0x20010000
 8003d64:	00000400 	.word	0x00000400
 8003d68:	20000208 	.word	0x20000208
 8003d6c:	20000220 	.word	0x20000220

08003d70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d74:	4b06      	ldr	r3, [pc, #24]	; (8003d90 <SystemInit+0x20>)
 8003d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d7a:	4a05      	ldr	r2, [pc, #20]	; (8003d90 <SystemInit+0x20>)
 8003d7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	e000ed00 	.word	0xe000ed00

08003d94 <Reset_Handler>:
 8003d94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003dcc <LoopFillZerobss+0x12>
 8003d98:	480d      	ldr	r0, [pc, #52]	; (8003dd0 <LoopFillZerobss+0x16>)
 8003d9a:	490e      	ldr	r1, [pc, #56]	; (8003dd4 <LoopFillZerobss+0x1a>)
 8003d9c:	4a0e      	ldr	r2, [pc, #56]	; (8003dd8 <LoopFillZerobss+0x1e>)
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e002      	b.n	8003da8 <LoopCopyDataInit>

08003da2 <CopyDataInit>:
 8003da2:	58d4      	ldr	r4, [r2, r3]
 8003da4:	50c4      	str	r4, [r0, r3]
 8003da6:	3304      	adds	r3, #4

08003da8 <LoopCopyDataInit>:
 8003da8:	18c4      	adds	r4, r0, r3
 8003daa:	428c      	cmp	r4, r1
 8003dac:	d3f9      	bcc.n	8003da2 <CopyDataInit>
 8003dae:	4a0b      	ldr	r2, [pc, #44]	; (8003ddc <LoopFillZerobss+0x22>)
 8003db0:	4c0b      	ldr	r4, [pc, #44]	; (8003de0 <LoopFillZerobss+0x26>)
 8003db2:	2300      	movs	r3, #0
 8003db4:	e001      	b.n	8003dba <LoopFillZerobss>

08003db6 <FillZerobss>:
 8003db6:	6013      	str	r3, [r2, #0]
 8003db8:	3204      	adds	r2, #4

08003dba <LoopFillZerobss>:
 8003dba:	42a2      	cmp	r2, r4
 8003dbc:	d3fb      	bcc.n	8003db6 <FillZerobss>
 8003dbe:	f7ff ffd7 	bl	8003d70 <SystemInit>
 8003dc2:	f001 fec9 	bl	8005b58 <__libc_init_array>
 8003dc6:	f7ff fbbf 	bl	8003548 <main>
 8003dca:	4770      	bx	lr
 8003dcc:	20010000 	.word	0x20010000
 8003dd0:	20000000 	.word	0x20000000
 8003dd4:	20000078 	.word	0x20000078
 8003dd8:	08007cc0 	.word	0x08007cc0
 8003ddc:	20000078 	.word	0x20000078
 8003de0:	20000220 	.word	0x20000220

08003de4 <ADC_IRQHandler>:
 8003de4:	e7fe      	b.n	8003de4 <ADC_IRQHandler>
	...

08003de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003dec:	4b0e      	ldr	r3, [pc, #56]	; (8003e28 <HAL_Init+0x40>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a0d      	ldr	r2, [pc, #52]	; (8003e28 <HAL_Init+0x40>)
 8003df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003df6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <HAL_Init+0x40>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a0a      	ldr	r2, [pc, #40]	; (8003e28 <HAL_Init+0x40>)
 8003dfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e04:	4b08      	ldr	r3, [pc, #32]	; (8003e28 <HAL_Init+0x40>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a07      	ldr	r2, [pc, #28]	; (8003e28 <HAL_Init+0x40>)
 8003e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e10:	2003      	movs	r0, #3
 8003e12:	f000 f94f 	bl	80040b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e16:	200f      	movs	r0, #15
 8003e18:	f000 f808 	bl	8003e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e1c:	f7ff fdf0 	bl	8003a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40023c00 	.word	0x40023c00

08003e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e34:	4b12      	ldr	r3, [pc, #72]	; (8003e80 <HAL_InitTick+0x54>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	4b12      	ldr	r3, [pc, #72]	; (8003e84 <HAL_InitTick+0x58>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 f967 	bl	800411e <HAL_SYSTICK_Config>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e00e      	b.n	8003e78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b0f      	cmp	r3, #15
 8003e5e:	d80a      	bhi.n	8003e76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e60:	2200      	movs	r2, #0
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	f04f 30ff 	mov.w	r0, #4294967295
 8003e68:	f000 f92f 	bl	80040ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e6c:	4a06      	ldr	r2, [pc, #24]	; (8003e88 <HAL_InitTick+0x5c>)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
 8003e74:	e000      	b.n	8003e78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20000008 	.word	0x20000008
 8003e84:	20000010 	.word	0x20000010
 8003e88:	2000000c 	.word	0x2000000c

08003e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e90:	4b06      	ldr	r3, [pc, #24]	; (8003eac <HAL_IncTick+0x20>)
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	4b06      	ldr	r3, [pc, #24]	; (8003eb0 <HAL_IncTick+0x24>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	4a04      	ldr	r2, [pc, #16]	; (8003eb0 <HAL_IncTick+0x24>)
 8003e9e:	6013      	str	r3, [r2, #0]
}
 8003ea0:	bf00      	nop
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000010 	.word	0x20000010
 8003eb0:	2000020c 	.word	0x2000020c

08003eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8003eb8:	4b03      	ldr	r3, [pc, #12]	; (8003ec8 <HAL_GetTick+0x14>)
 8003eba:	681b      	ldr	r3, [r3, #0]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	2000020c 	.word	0x2000020c

08003ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ed4:	f7ff ffee 	bl	8003eb4 <HAL_GetTick>
 8003ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee4:	d005      	beq.n	8003ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <HAL_Delay+0x44>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	461a      	mov	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4413      	add	r3, r2
 8003ef0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ef2:	bf00      	nop
 8003ef4:	f7ff ffde 	bl	8003eb4 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d8f7      	bhi.n	8003ef4 <HAL_Delay+0x28>
  {
  }
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000010 	.word	0x20000010

08003f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f24:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <__NVIC_SetPriorityGrouping+0x44>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f30:	4013      	ands	r3, r2
 8003f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f46:	4a04      	ldr	r2, [pc, #16]	; (8003f58 <__NVIC_SetPriorityGrouping+0x44>)
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	60d3      	str	r3, [r2, #12]
}
 8003f4c:	bf00      	nop
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f60:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <__NVIC_GetPriorityGrouping+0x18>)
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	0a1b      	lsrs	r3, r3, #8
 8003f66:	f003 0307 	and.w	r3, r3, #7
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	e000ed00 	.word	0xe000ed00

08003f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	db0b      	blt.n	8003fa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
 8003f8c:	f003 021f 	and.w	r2, r3, #31
 8003f90:	4907      	ldr	r1, [pc, #28]	; (8003fb0 <__NVIC_EnableIRQ+0x38>)
 8003f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	2001      	movs	r0, #1
 8003f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	e000e100 	.word	0xe000e100

08003fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	6039      	str	r1, [r7, #0]
 8003fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	db0a      	blt.n	8003fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	490c      	ldr	r1, [pc, #48]	; (8004000 <__NVIC_SetPriority+0x4c>)
 8003fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd2:	0112      	lsls	r2, r2, #4
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fdc:	e00a      	b.n	8003ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	4908      	ldr	r1, [pc, #32]	; (8004004 <__NVIC_SetPriority+0x50>)
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	3b04      	subs	r3, #4
 8003fec:	0112      	lsls	r2, r2, #4
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	761a      	strb	r2, [r3, #24]
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr
 8004000:	e000e100 	.word	0xe000e100
 8004004:	e000ed00 	.word	0xe000ed00

08004008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004008:	b480      	push	{r7}
 800400a:	b089      	sub	sp, #36	; 0x24
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	f1c3 0307 	rsb	r3, r3, #7
 8004022:	2b04      	cmp	r3, #4
 8004024:	bf28      	it	cs
 8004026:	2304      	movcs	r3, #4
 8004028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	3304      	adds	r3, #4
 800402e:	2b06      	cmp	r3, #6
 8004030:	d902      	bls.n	8004038 <NVIC_EncodePriority+0x30>
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	3b03      	subs	r3, #3
 8004036:	e000      	b.n	800403a <NVIC_EncodePriority+0x32>
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800403c:	f04f 32ff 	mov.w	r2, #4294967295
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	43da      	mvns	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	401a      	ands	r2, r3
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004050:	f04f 31ff 	mov.w	r1, #4294967295
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	fa01 f303 	lsl.w	r3, r1, r3
 800405a:	43d9      	mvns	r1, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004060:	4313      	orrs	r3, r2
         );
}
 8004062:	4618      	mov	r0, r3
 8004064:	3724      	adds	r7, #36	; 0x24
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
	...

08004070 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3b01      	subs	r3, #1
 800407c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004080:	d301      	bcc.n	8004086 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004082:	2301      	movs	r3, #1
 8004084:	e00f      	b.n	80040a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004086:	4a0a      	ldr	r2, [pc, #40]	; (80040b0 <SysTick_Config+0x40>)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3b01      	subs	r3, #1
 800408c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800408e:	210f      	movs	r1, #15
 8004090:	f04f 30ff 	mov.w	r0, #4294967295
 8004094:	f7ff ff8e 	bl	8003fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004098:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <SysTick_Config+0x40>)
 800409a:	2200      	movs	r2, #0
 800409c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800409e:	4b04      	ldr	r3, [pc, #16]	; (80040b0 <SysTick_Config+0x40>)
 80040a0:	2207      	movs	r2, #7
 80040a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	e000e010 	.word	0xe000e010

080040b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f7ff ff29 	bl	8003f14 <__NVIC_SetPriorityGrouping>
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b086      	sub	sp, #24
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	4603      	mov	r3, r0
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
 80040d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040dc:	f7ff ff3e 	bl	8003f5c <__NVIC_GetPriorityGrouping>
 80040e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	68b9      	ldr	r1, [r7, #8]
 80040e6:	6978      	ldr	r0, [r7, #20]
 80040e8:	f7ff ff8e 	bl	8004008 <NVIC_EncodePriority>
 80040ec:	4602      	mov	r2, r0
 80040ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f2:	4611      	mov	r1, r2
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff ff5d 	bl	8003fb4 <__NVIC_SetPriority>
}
 80040fa:	bf00      	nop
 80040fc:	3718      	adds	r7, #24
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	4603      	mov	r3, r0
 800410a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800410c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff ff31 	bl	8003f78 <__NVIC_EnableIRQ>
}
 8004116:	bf00      	nop
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b082      	sub	sp, #8
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7ff ffa2 	bl	8004070 <SysTick_Config>
 800412c:	4603      	mov	r3, r0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004138:	b480      	push	{r7}
 800413a:	b089      	sub	sp, #36	; 0x24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004146:	2300      	movs	r3, #0
 8004148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800414a:	2300      	movs	r3, #0
 800414c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800414e:	2300      	movs	r3, #0
 8004150:	61fb      	str	r3, [r7, #28]
 8004152:	e159      	b.n	8004408 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004154:	2201      	movs	r2, #1
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4013      	ands	r3, r2
 8004166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	429a      	cmp	r2, r3
 800416e:	f040 8148 	bne.w	8004402 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d005      	beq.n	800418a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004186:	2b02      	cmp	r3, #2
 8004188:	d130      	bne.n	80041ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	2203      	movs	r2, #3
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	43db      	mvns	r3, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4013      	ands	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	fa02 f303 	lsl.w	r3, r2, r3
 80041ae:	69ba      	ldr	r2, [r7, #24]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041c0:	2201      	movs	r2, #1
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	091b      	lsrs	r3, r3, #4
 80041d6:	f003 0201 	and.w	r2, r3, #1
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f003 0303 	and.w	r3, r3, #3
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d017      	beq.n	8004228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	2203      	movs	r2, #3
 8004204:	fa02 f303 	lsl.w	r3, r2, r3
 8004208:	43db      	mvns	r3, r3
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	4013      	ands	r3, r2
 800420e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 0303 	and.w	r3, r3, #3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d123      	bne.n	800427c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	08da      	lsrs	r2, r3, #3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3208      	adds	r2, #8
 800423c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	f003 0307 	and.w	r3, r3, #7
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	220f      	movs	r2, #15
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	43db      	mvns	r3, r3
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	4013      	ands	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	691a      	ldr	r2, [r3, #16]
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	4313      	orrs	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	08da      	lsrs	r2, r3, #3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	3208      	adds	r2, #8
 8004276:	69b9      	ldr	r1, [r7, #24]
 8004278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	2203      	movs	r2, #3
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	43db      	mvns	r3, r3
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 0203 	and.w	r2, r3, #3
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 80a2 	beq.w	8004402 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042be:	2300      	movs	r3, #0
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	4b57      	ldr	r3, [pc, #348]	; (8004420 <HAL_GPIO_Init+0x2e8>)
 80042c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c6:	4a56      	ldr	r2, [pc, #344]	; (8004420 <HAL_GPIO_Init+0x2e8>)
 80042c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042cc:	6453      	str	r3, [r2, #68]	; 0x44
 80042ce:	4b54      	ldr	r3, [pc, #336]	; (8004420 <HAL_GPIO_Init+0x2e8>)
 80042d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042da:	4a52      	ldr	r2, [pc, #328]	; (8004424 <HAL_GPIO_Init+0x2ec>)
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	089b      	lsrs	r3, r3, #2
 80042e0:	3302      	adds	r3, #2
 80042e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	220f      	movs	r2, #15
 80042f2:	fa02 f303 	lsl.w	r3, r2, r3
 80042f6:	43db      	mvns	r3, r3
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	4013      	ands	r3, r2
 80042fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a49      	ldr	r2, [pc, #292]	; (8004428 <HAL_GPIO_Init+0x2f0>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d019      	beq.n	800433a <HAL_GPIO_Init+0x202>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a48      	ldr	r2, [pc, #288]	; (800442c <HAL_GPIO_Init+0x2f4>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d013      	beq.n	8004336 <HAL_GPIO_Init+0x1fe>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a47      	ldr	r2, [pc, #284]	; (8004430 <HAL_GPIO_Init+0x2f8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d00d      	beq.n	8004332 <HAL_GPIO_Init+0x1fa>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a46      	ldr	r2, [pc, #280]	; (8004434 <HAL_GPIO_Init+0x2fc>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d007      	beq.n	800432e <HAL_GPIO_Init+0x1f6>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a45      	ldr	r2, [pc, #276]	; (8004438 <HAL_GPIO_Init+0x300>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d101      	bne.n	800432a <HAL_GPIO_Init+0x1f2>
 8004326:	2304      	movs	r3, #4
 8004328:	e008      	b.n	800433c <HAL_GPIO_Init+0x204>
 800432a:	2307      	movs	r3, #7
 800432c:	e006      	b.n	800433c <HAL_GPIO_Init+0x204>
 800432e:	2303      	movs	r3, #3
 8004330:	e004      	b.n	800433c <HAL_GPIO_Init+0x204>
 8004332:	2302      	movs	r3, #2
 8004334:	e002      	b.n	800433c <HAL_GPIO_Init+0x204>
 8004336:	2301      	movs	r3, #1
 8004338:	e000      	b.n	800433c <HAL_GPIO_Init+0x204>
 800433a:	2300      	movs	r3, #0
 800433c:	69fa      	ldr	r2, [r7, #28]
 800433e:	f002 0203 	and.w	r2, r2, #3
 8004342:	0092      	lsls	r2, r2, #2
 8004344:	4093      	lsls	r3, r2
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	4313      	orrs	r3, r2
 800434a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800434c:	4935      	ldr	r1, [pc, #212]	; (8004424 <HAL_GPIO_Init+0x2ec>)
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	089b      	lsrs	r3, r3, #2
 8004352:	3302      	adds	r3, #2
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800435a:	4b38      	ldr	r3, [pc, #224]	; (800443c <HAL_GPIO_Init+0x304>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	43db      	mvns	r3, r3
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	4013      	ands	r3, r2
 8004368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800437e:	4a2f      	ldr	r2, [pc, #188]	; (800443c <HAL_GPIO_Init+0x304>)
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004384:	4b2d      	ldr	r3, [pc, #180]	; (800443c <HAL_GPIO_Init+0x304>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	43db      	mvns	r3, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4013      	ands	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043a8:	4a24      	ldr	r2, [pc, #144]	; (800443c <HAL_GPIO_Init+0x304>)
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043ae:	4b23      	ldr	r3, [pc, #140]	; (800443c <HAL_GPIO_Init+0x304>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	43db      	mvns	r3, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4013      	ands	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043d2:	4a1a      	ldr	r2, [pc, #104]	; (800443c <HAL_GPIO_Init+0x304>)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043d8:	4b18      	ldr	r3, [pc, #96]	; (800443c <HAL_GPIO_Init+0x304>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	43db      	mvns	r3, r3
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043fc:	4a0f      	ldr	r2, [pc, #60]	; (800443c <HAL_GPIO_Init+0x304>)
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	3301      	adds	r3, #1
 8004406:	61fb      	str	r3, [r7, #28]
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	2b0f      	cmp	r3, #15
 800440c:	f67f aea2 	bls.w	8004154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004410:	bf00      	nop
 8004412:	bf00      	nop
 8004414:	3724      	adds	r7, #36	; 0x24
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40023800 	.word	0x40023800
 8004424:	40013800 	.word	0x40013800
 8004428:	40020000 	.word	0x40020000
 800442c:	40020400 	.word	0x40020400
 8004430:	40020800 	.word	0x40020800
 8004434:	40020c00 	.word	0x40020c00
 8004438:	40021000 	.word	0x40021000
 800443c:	40013c00 	.word	0x40013c00

08004440 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	887b      	ldrh	r3, [r7, #2]
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d002      	beq.n	800445e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004458:	2301      	movs	r3, #1
 800445a:	73fb      	strb	r3, [r7, #15]
 800445c:	e001      	b.n	8004462 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800445e:	2300      	movs	r3, #0
 8004460:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004462:	7bfb      	ldrb	r3, [r7, #15]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	807b      	strh	r3, [r7, #2]
 800447c:	4613      	mov	r3, r2
 800447e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004480:	787b      	ldrb	r3, [r7, #1]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004486:	887a      	ldrh	r2, [r7, #2]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800448c:	e003      	b.n	8004496 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800448e:	887b      	ldrh	r3, [r7, #2]
 8004490:	041a      	lsls	r2, r3, #16
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	619a      	str	r2, [r3, #24]
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr

080044a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b085      	sub	sp, #20
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	460b      	mov	r3, r1
 80044ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80044b4:	887a      	ldrh	r2, [r7, #2]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4013      	ands	r3, r2
 80044ba:	041a      	lsls	r2, r3, #16
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	43d9      	mvns	r1, r3
 80044c0:	887b      	ldrh	r3, [r7, #2]
 80044c2:	400b      	ands	r3, r1
 80044c4:	431a      	orrs	r2, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	619a      	str	r2, [r3, #24]
}
 80044ca:	bf00      	nop
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
	...

080044d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e267      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d075      	beq.n	80045e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044f6:	4b88      	ldr	r3, [pc, #544]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 030c 	and.w	r3, r3, #12
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d00c      	beq.n	800451c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004502:	4b85      	ldr	r3, [pc, #532]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800450a:	2b08      	cmp	r3, #8
 800450c:	d112      	bne.n	8004534 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800450e:	4b82      	ldr	r3, [pc, #520]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004516:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800451a:	d10b      	bne.n	8004534 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800451c:	4b7e      	ldr	r3, [pc, #504]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d05b      	beq.n	80045e0 <HAL_RCC_OscConfig+0x108>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d157      	bne.n	80045e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e242      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800453c:	d106      	bne.n	800454c <HAL_RCC_OscConfig+0x74>
 800453e:	4b76      	ldr	r3, [pc, #472]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a75      	ldr	r2, [pc, #468]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004548:	6013      	str	r3, [r2, #0]
 800454a:	e01d      	b.n	8004588 <HAL_RCC_OscConfig+0xb0>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004554:	d10c      	bne.n	8004570 <HAL_RCC_OscConfig+0x98>
 8004556:	4b70      	ldr	r3, [pc, #448]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a6f      	ldr	r2, [pc, #444]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 800455c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	4b6d      	ldr	r3, [pc, #436]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a6c      	ldr	r2, [pc, #432]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800456c:	6013      	str	r3, [r2, #0]
 800456e:	e00b      	b.n	8004588 <HAL_RCC_OscConfig+0xb0>
 8004570:	4b69      	ldr	r3, [pc, #420]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a68      	ldr	r2, [pc, #416]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	4b66      	ldr	r3, [pc, #408]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a65      	ldr	r2, [pc, #404]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004586:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d013      	beq.n	80045b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004590:	f7ff fc90 	bl	8003eb4 <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004598:	f7ff fc8c 	bl	8003eb4 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b64      	cmp	r3, #100	; 0x64
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e207      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045aa:	4b5b      	ldr	r3, [pc, #364]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCC_OscConfig+0xc0>
 80045b6:	e014      	b.n	80045e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b8:	f7ff fc7c 	bl	8003eb4 <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045be:	e008      	b.n	80045d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045c0:	f7ff fc78 	bl	8003eb4 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b64      	cmp	r3, #100	; 0x64
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e1f3      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045d2:	4b51      	ldr	r3, [pc, #324]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1f0      	bne.n	80045c0 <HAL_RCC_OscConfig+0xe8>
 80045de:	e000      	b.n	80045e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d063      	beq.n	80046b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045ee:	4b4a      	ldr	r3, [pc, #296]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 030c 	and.w	r3, r3, #12
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00b      	beq.n	8004612 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045fa:	4b47      	ldr	r3, [pc, #284]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004602:	2b08      	cmp	r3, #8
 8004604:	d11c      	bne.n	8004640 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004606:	4b44      	ldr	r3, [pc, #272]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d116      	bne.n	8004640 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004612:	4b41      	ldr	r3, [pc, #260]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d005      	beq.n	800462a <HAL_RCC_OscConfig+0x152>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d001      	beq.n	800462a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e1c7      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462a:	4b3b      	ldr	r3, [pc, #236]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4937      	ldr	r1, [pc, #220]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 800463a:	4313      	orrs	r3, r2
 800463c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800463e:	e03a      	b.n	80046b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d020      	beq.n	800468a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004648:	4b34      	ldr	r3, [pc, #208]	; (800471c <HAL_RCC_OscConfig+0x244>)
 800464a:	2201      	movs	r2, #1
 800464c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464e:	f7ff fc31 	bl	8003eb4 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004656:	f7ff fc2d 	bl	8003eb4 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e1a8      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004668:	4b2b      	ldr	r3, [pc, #172]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0f0      	beq.n	8004656 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004674:	4b28      	ldr	r3, [pc, #160]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	4925      	ldr	r1, [pc, #148]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 8004684:	4313      	orrs	r3, r2
 8004686:	600b      	str	r3, [r1, #0]
 8004688:	e015      	b.n	80046b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800468a:	4b24      	ldr	r3, [pc, #144]	; (800471c <HAL_RCC_OscConfig+0x244>)
 800468c:	2200      	movs	r2, #0
 800468e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004690:	f7ff fc10 	bl	8003eb4 <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004696:	e008      	b.n	80046aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004698:	f7ff fc0c 	bl	8003eb4 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e187      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046aa:	4b1b      	ldr	r3, [pc, #108]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1f0      	bne.n	8004698 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0308 	and.w	r3, r3, #8
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d036      	beq.n	8004730 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d016      	beq.n	80046f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ca:	4b15      	ldr	r3, [pc, #84]	; (8004720 <HAL_RCC_OscConfig+0x248>)
 80046cc:	2201      	movs	r2, #1
 80046ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d0:	f7ff fbf0 	bl	8003eb4 <HAL_GetTick>
 80046d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046d6:	e008      	b.n	80046ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046d8:	f7ff fbec 	bl	8003eb4 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e167      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ea:	4b0b      	ldr	r3, [pc, #44]	; (8004718 <HAL_RCC_OscConfig+0x240>)
 80046ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d0f0      	beq.n	80046d8 <HAL_RCC_OscConfig+0x200>
 80046f6:	e01b      	b.n	8004730 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046f8:	4b09      	ldr	r3, [pc, #36]	; (8004720 <HAL_RCC_OscConfig+0x248>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046fe:	f7ff fbd9 	bl	8003eb4 <HAL_GetTick>
 8004702:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004704:	e00e      	b.n	8004724 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004706:	f7ff fbd5 	bl	8003eb4 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b02      	cmp	r3, #2
 8004712:	d907      	bls.n	8004724 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e150      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
 8004718:	40023800 	.word	0x40023800
 800471c:	42470000 	.word	0x42470000
 8004720:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004724:	4b88      	ldr	r3, [pc, #544]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004726:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1ea      	bne.n	8004706 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 8097 	beq.w	800486c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800473e:	2300      	movs	r3, #0
 8004740:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004742:	4b81      	ldr	r3, [pc, #516]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10f      	bne.n	800476e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	60bb      	str	r3, [r7, #8]
 8004752:	4b7d      	ldr	r3, [pc, #500]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	4a7c      	ldr	r2, [pc, #496]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800475c:	6413      	str	r3, [r2, #64]	; 0x40
 800475e:	4b7a      	ldr	r3, [pc, #488]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004766:	60bb      	str	r3, [r7, #8]
 8004768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800476a:	2301      	movs	r3, #1
 800476c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476e:	4b77      	ldr	r3, [pc, #476]	; (800494c <HAL_RCC_OscConfig+0x474>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004776:	2b00      	cmp	r3, #0
 8004778:	d118      	bne.n	80047ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800477a:	4b74      	ldr	r3, [pc, #464]	; (800494c <HAL_RCC_OscConfig+0x474>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a73      	ldr	r2, [pc, #460]	; (800494c <HAL_RCC_OscConfig+0x474>)
 8004780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004786:	f7ff fb95 	bl	8003eb4 <HAL_GetTick>
 800478a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800478c:	e008      	b.n	80047a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800478e:	f7ff fb91 	bl	8003eb4 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e10c      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a0:	4b6a      	ldr	r3, [pc, #424]	; (800494c <HAL_RCC_OscConfig+0x474>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d0f0      	beq.n	800478e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d106      	bne.n	80047c2 <HAL_RCC_OscConfig+0x2ea>
 80047b4:	4b64      	ldr	r3, [pc, #400]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b8:	4a63      	ldr	r2, [pc, #396]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	6713      	str	r3, [r2, #112]	; 0x70
 80047c0:	e01c      	b.n	80047fc <HAL_RCC_OscConfig+0x324>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	2b05      	cmp	r3, #5
 80047c8:	d10c      	bne.n	80047e4 <HAL_RCC_OscConfig+0x30c>
 80047ca:	4b5f      	ldr	r3, [pc, #380]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ce:	4a5e      	ldr	r2, [pc, #376]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047d0:	f043 0304 	orr.w	r3, r3, #4
 80047d4:	6713      	str	r3, [r2, #112]	; 0x70
 80047d6:	4b5c      	ldr	r3, [pc, #368]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047da:	4a5b      	ldr	r2, [pc, #364]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047dc:	f043 0301 	orr.w	r3, r3, #1
 80047e0:	6713      	str	r3, [r2, #112]	; 0x70
 80047e2:	e00b      	b.n	80047fc <HAL_RCC_OscConfig+0x324>
 80047e4:	4b58      	ldr	r3, [pc, #352]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e8:	4a57      	ldr	r2, [pc, #348]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047ea:	f023 0301 	bic.w	r3, r3, #1
 80047ee:	6713      	str	r3, [r2, #112]	; 0x70
 80047f0:	4b55      	ldr	r3, [pc, #340]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f4:	4a54      	ldr	r2, [pc, #336]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80047f6:	f023 0304 	bic.w	r3, r3, #4
 80047fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d015      	beq.n	8004830 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004804:	f7ff fb56 	bl	8003eb4 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800480a:	e00a      	b.n	8004822 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800480c:	f7ff fb52 	bl	8003eb4 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	f241 3288 	movw	r2, #5000	; 0x1388
 800481a:	4293      	cmp	r3, r2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e0cb      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004822:	4b49      	ldr	r3, [pc, #292]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d0ee      	beq.n	800480c <HAL_RCC_OscConfig+0x334>
 800482e:	e014      	b.n	800485a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004830:	f7ff fb40 	bl	8003eb4 <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004836:	e00a      	b.n	800484e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004838:	f7ff fb3c 	bl	8003eb4 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	f241 3288 	movw	r2, #5000	; 0x1388
 8004846:	4293      	cmp	r3, r2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e0b5      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800484e:	4b3e      	ldr	r3, [pc, #248]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1ee      	bne.n	8004838 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800485a:	7dfb      	ldrb	r3, [r7, #23]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d105      	bne.n	800486c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004860:	4b39      	ldr	r3, [pc, #228]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004864:	4a38      	ldr	r2, [pc, #224]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004866:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800486a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 80a1 	beq.w	80049b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004876:	4b34      	ldr	r3, [pc, #208]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 030c 	and.w	r3, r3, #12
 800487e:	2b08      	cmp	r3, #8
 8004880:	d05c      	beq.n	800493c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	2b02      	cmp	r3, #2
 8004888:	d141      	bne.n	800490e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800488a:	4b31      	ldr	r3, [pc, #196]	; (8004950 <HAL_RCC_OscConfig+0x478>)
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004890:	f7ff fb10 	bl	8003eb4 <HAL_GetTick>
 8004894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004896:	e008      	b.n	80048aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004898:	f7ff fb0c 	bl	8003eb4 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e087      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048aa:	4b27      	ldr	r3, [pc, #156]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1f0      	bne.n	8004898 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	69da      	ldr	r2, [r3, #28]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	019b      	lsls	r3, r3, #6
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048cc:	085b      	lsrs	r3, r3, #1
 80048ce:	3b01      	subs	r3, #1
 80048d0:	041b      	lsls	r3, r3, #16
 80048d2:	431a      	orrs	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d8:	061b      	lsls	r3, r3, #24
 80048da:	491b      	ldr	r1, [pc, #108]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048e0:	4b1b      	ldr	r3, [pc, #108]	; (8004950 <HAL_RCC_OscConfig+0x478>)
 80048e2:	2201      	movs	r2, #1
 80048e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e6:	f7ff fae5 	bl	8003eb4 <HAL_GetTick>
 80048ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ec:	e008      	b.n	8004900 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ee:	f7ff fae1 	bl	8003eb4 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d901      	bls.n	8004900 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e05c      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004900:	4b11      	ldr	r3, [pc, #68]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0f0      	beq.n	80048ee <HAL_RCC_OscConfig+0x416>
 800490c:	e054      	b.n	80049b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800490e:	4b10      	ldr	r3, [pc, #64]	; (8004950 <HAL_RCC_OscConfig+0x478>)
 8004910:	2200      	movs	r2, #0
 8004912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004914:	f7ff face 	bl	8003eb4 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800491c:	f7ff faca 	bl	8003eb4 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e045      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492e:	4b06      	ldr	r3, [pc, #24]	; (8004948 <HAL_RCC_OscConfig+0x470>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x444>
 800493a:	e03d      	b.n	80049b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d107      	bne.n	8004954 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e038      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
 8004948:	40023800 	.word	0x40023800
 800494c:	40007000 	.word	0x40007000
 8004950:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004954:	4b1b      	ldr	r3, [pc, #108]	; (80049c4 <HAL_RCC_OscConfig+0x4ec>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d028      	beq.n	80049b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800496c:	429a      	cmp	r2, r3
 800496e:	d121      	bne.n	80049b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800497a:	429a      	cmp	r2, r3
 800497c:	d11a      	bne.n	80049b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004984:	4013      	ands	r3, r2
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800498a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800498c:	4293      	cmp	r3, r2
 800498e:	d111      	bne.n	80049b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800499a:	085b      	lsrs	r3, r3, #1
 800499c:	3b01      	subs	r3, #1
 800499e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d107      	bne.n	80049b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d001      	beq.n	80049b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e000      	b.n	80049ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40023800 	.word	0x40023800

080049c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e0cc      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049dc:	4b68      	ldr	r3, [pc, #416]	; (8004b80 <HAL_RCC_ClockConfig+0x1b8>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d90c      	bls.n	8004a04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ea:	4b65      	ldr	r3, [pc, #404]	; (8004b80 <HAL_RCC_ClockConfig+0x1b8>)
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049f2:	4b63      	ldr	r3, [pc, #396]	; (8004b80 <HAL_RCC_ClockConfig+0x1b8>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0307 	and.w	r3, r3, #7
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d001      	beq.n	8004a04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e0b8      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d020      	beq.n	8004a52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d005      	beq.n	8004a28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a1c:	4b59      	ldr	r3, [pc, #356]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	4a58      	ldr	r2, [pc, #352]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a34:	4b53      	ldr	r3, [pc, #332]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	4a52      	ldr	r2, [pc, #328]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a40:	4b50      	ldr	r3, [pc, #320]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	494d      	ldr	r1, [pc, #308]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d044      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d107      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a66:	4b47      	ldr	r3, [pc, #284]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d119      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e07f      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d003      	beq.n	8004a86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d107      	bne.n	8004a96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a86:	4b3f      	ldr	r3, [pc, #252]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d109      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e06f      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a96:	4b3b      	ldr	r3, [pc, #236]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e067      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004aa6:	4b37      	ldr	r3, [pc, #220]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f023 0203 	bic.w	r2, r3, #3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	4934      	ldr	r1, [pc, #208]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ab8:	f7ff f9fc 	bl	8003eb4 <HAL_GetTick>
 8004abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004abe:	e00a      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ac0:	f7ff f9f8 	bl	8003eb4 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e04f      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ad6:	4b2b      	ldr	r3, [pc, #172]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 020c 	and.w	r2, r3, #12
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d1eb      	bne.n	8004ac0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae8:	4b25      	ldr	r3, [pc, #148]	; (8004b80 <HAL_RCC_ClockConfig+0x1b8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d20c      	bcs.n	8004b10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af6:	4b22      	ldr	r3, [pc, #136]	; (8004b80 <HAL_RCC_ClockConfig+0x1b8>)
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afe:	4b20      	ldr	r3, [pc, #128]	; (8004b80 <HAL_RCC_ClockConfig+0x1b8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d001      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e032      	b.n	8004b76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d008      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b1c:	4b19      	ldr	r3, [pc, #100]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	4916      	ldr	r1, [pc, #88]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d009      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b3a:	4b12      	ldr	r3, [pc, #72]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	00db      	lsls	r3, r3, #3
 8004b48:	490e      	ldr	r1, [pc, #56]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b4e:	f000 f821 	bl	8004b94 <HAL_RCC_GetSysClockFreq>
 8004b52:	4602      	mov	r2, r0
 8004b54:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <HAL_RCC_ClockConfig+0x1bc>)
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	091b      	lsrs	r3, r3, #4
 8004b5a:	f003 030f 	and.w	r3, r3, #15
 8004b5e:	490a      	ldr	r1, [pc, #40]	; (8004b88 <HAL_RCC_ClockConfig+0x1c0>)
 8004b60:	5ccb      	ldrb	r3, [r1, r3]
 8004b62:	fa22 f303 	lsr.w	r3, r2, r3
 8004b66:	4a09      	ldr	r2, [pc, #36]	; (8004b8c <HAL_RCC_ClockConfig+0x1c4>)
 8004b68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b6a:	4b09      	ldr	r3, [pc, #36]	; (8004b90 <HAL_RCC_ClockConfig+0x1c8>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7ff f95c 	bl	8003e2c <HAL_InitTick>

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	40023c00 	.word	0x40023c00
 8004b84:	40023800 	.word	0x40023800
 8004b88:	08007b58 	.word	0x08007b58
 8004b8c:	20000008 	.word	0x20000008
 8004b90:	2000000c 	.word	0x2000000c

08004b94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b98:	b094      	sub	sp, #80	; 0x50
 8004b9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	647b      	str	r3, [r7, #68]	; 0x44
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bac:	4b79      	ldr	r3, [pc, #484]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 030c 	and.w	r3, r3, #12
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d00d      	beq.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x40>
 8004bb8:	2b08      	cmp	r3, #8
 8004bba:	f200 80e1 	bhi.w	8004d80 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x34>
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d003      	beq.n	8004bce <HAL_RCC_GetSysClockFreq+0x3a>
 8004bc6:	e0db      	b.n	8004d80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bc8:	4b73      	ldr	r3, [pc, #460]	; (8004d98 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004bcc:	e0db      	b.n	8004d86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bce:	4b73      	ldr	r3, [pc, #460]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x208>)
 8004bd0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004bd2:	e0d8      	b.n	8004d86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bd4:	4b6f      	ldr	r3, [pc, #444]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bdc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bde:	4b6d      	ldr	r3, [pc, #436]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d063      	beq.n	8004cb2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bea:	4b6a      	ldr	r3, [pc, #424]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	099b      	lsrs	r3, r3, #6
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bf4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bfc:	633b      	str	r3, [r7, #48]	; 0x30
 8004bfe:	2300      	movs	r3, #0
 8004c00:	637b      	str	r3, [r7, #52]	; 0x34
 8004c02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c06:	4622      	mov	r2, r4
 8004c08:	462b      	mov	r3, r5
 8004c0a:	f04f 0000 	mov.w	r0, #0
 8004c0e:	f04f 0100 	mov.w	r1, #0
 8004c12:	0159      	lsls	r1, r3, #5
 8004c14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c18:	0150      	lsls	r0, r2, #5
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	4621      	mov	r1, r4
 8004c20:	1a51      	subs	r1, r2, r1
 8004c22:	6139      	str	r1, [r7, #16]
 8004c24:	4629      	mov	r1, r5
 8004c26:	eb63 0301 	sbc.w	r3, r3, r1
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c38:	4659      	mov	r1, fp
 8004c3a:	018b      	lsls	r3, r1, #6
 8004c3c:	4651      	mov	r1, sl
 8004c3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c42:	4651      	mov	r1, sl
 8004c44:	018a      	lsls	r2, r1, #6
 8004c46:	4651      	mov	r1, sl
 8004c48:	ebb2 0801 	subs.w	r8, r2, r1
 8004c4c:	4659      	mov	r1, fp
 8004c4e:	eb63 0901 	sbc.w	r9, r3, r1
 8004c52:	f04f 0200 	mov.w	r2, #0
 8004c56:	f04f 0300 	mov.w	r3, #0
 8004c5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c66:	4690      	mov	r8, r2
 8004c68:	4699      	mov	r9, r3
 8004c6a:	4623      	mov	r3, r4
 8004c6c:	eb18 0303 	adds.w	r3, r8, r3
 8004c70:	60bb      	str	r3, [r7, #8]
 8004c72:	462b      	mov	r3, r5
 8004c74:	eb49 0303 	adc.w	r3, r9, r3
 8004c78:	60fb      	str	r3, [r7, #12]
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	f04f 0300 	mov.w	r3, #0
 8004c82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c86:	4629      	mov	r1, r5
 8004c88:	024b      	lsls	r3, r1, #9
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c90:	4621      	mov	r1, r4
 8004c92:	024a      	lsls	r2, r1, #9
 8004c94:	4610      	mov	r0, r2
 8004c96:	4619      	mov	r1, r3
 8004c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ca0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ca4:	f7fb ffe2 	bl	8000c6c <__aeabi_uldivmod>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4613      	mov	r3, r2
 8004cae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cb0:	e058      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cb2:	4b38      	ldr	r3, [pc, #224]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	099b      	lsrs	r3, r3, #6
 8004cb8:	2200      	movs	r2, #0
 8004cba:	4618      	mov	r0, r3
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cc2:	623b      	str	r3, [r7, #32]
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ccc:	4642      	mov	r2, r8
 8004cce:	464b      	mov	r3, r9
 8004cd0:	f04f 0000 	mov.w	r0, #0
 8004cd4:	f04f 0100 	mov.w	r1, #0
 8004cd8:	0159      	lsls	r1, r3, #5
 8004cda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cde:	0150      	lsls	r0, r2, #5
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4641      	mov	r1, r8
 8004ce6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cea:	4649      	mov	r1, r9
 8004cec:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cfc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d04:	ebb2 040a 	subs.w	r4, r2, sl
 8004d08:	eb63 050b 	sbc.w	r5, r3, fp
 8004d0c:	f04f 0200 	mov.w	r2, #0
 8004d10:	f04f 0300 	mov.w	r3, #0
 8004d14:	00eb      	lsls	r3, r5, #3
 8004d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d1a:	00e2      	lsls	r2, r4, #3
 8004d1c:	4614      	mov	r4, r2
 8004d1e:	461d      	mov	r5, r3
 8004d20:	4643      	mov	r3, r8
 8004d22:	18e3      	adds	r3, r4, r3
 8004d24:	603b      	str	r3, [r7, #0]
 8004d26:	464b      	mov	r3, r9
 8004d28:	eb45 0303 	adc.w	r3, r5, r3
 8004d2c:	607b      	str	r3, [r7, #4]
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	f04f 0300 	mov.w	r3, #0
 8004d36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d3a:	4629      	mov	r1, r5
 8004d3c:	028b      	lsls	r3, r1, #10
 8004d3e:	4621      	mov	r1, r4
 8004d40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d44:	4621      	mov	r1, r4
 8004d46:	028a      	lsls	r2, r1, #10
 8004d48:	4610      	mov	r0, r2
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d4e:	2200      	movs	r2, #0
 8004d50:	61bb      	str	r3, [r7, #24]
 8004d52:	61fa      	str	r2, [r7, #28]
 8004d54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d58:	f7fb ff88 	bl	8000c6c <__aeabi_uldivmod>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4613      	mov	r3, r2
 8004d62:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d64:	4b0b      	ldr	r3, [pc, #44]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	0c1b      	lsrs	r3, r3, #16
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	3301      	adds	r3, #1
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004d74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d7e:	e002      	b.n	8004d86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d80:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d82:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3750      	adds	r7, #80	; 0x50
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d92:	bf00      	nop
 8004d94:	40023800 	.word	0x40023800
 8004d98:	00f42400 	.word	0x00f42400
 8004d9c:	007a1200 	.word	0x007a1200

08004da0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e07b      	b.n	8004eaa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d108      	bne.n	8004dcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dc2:	d009      	beq.n	8004dd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	61da      	str	r2, [r3, #28]
 8004dca:	e005      	b.n	8004dd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fe fe2c 	bl	8003a50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	431a      	orrs	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e48:	431a      	orrs	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69db      	ldr	r3, [r3, #28]
 8004e4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e5c:	ea42 0103 	orr.w	r1, r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e64:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	0c1b      	lsrs	r3, r3, #16
 8004e76:	f003 0104 	and.w	r1, r3, #4
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7e:	f003 0210 	and.w	r2, r3, #16
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69da      	ldr	r2, [r3, #28]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3708      	adds	r7, #8
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b088      	sub	sp, #32
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	603b      	str	r3, [r7, #0]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <HAL_SPI_Transmit+0x22>
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	e126      	b.n	8005122 <HAL_SPI_Transmit+0x270>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004edc:	f7fe ffea 	bl	8003eb4 <HAL_GetTick>
 8004ee0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004ee2:	88fb      	ldrh	r3, [r7, #6]
 8004ee4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d002      	beq.n	8004ef8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ef6:	e10b      	b.n	8005110 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <HAL_SPI_Transmit+0x52>
 8004efe:	88fb      	ldrh	r3, [r7, #6]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d102      	bne.n	8004f0a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f08:	e102      	b.n	8005110 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	88fa      	ldrh	r2, [r7, #6]
 8004f22:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	88fa      	ldrh	r2, [r7, #6]
 8004f28:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f50:	d10f      	bne.n	8004f72 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f70:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f7c:	2b40      	cmp	r3, #64	; 0x40
 8004f7e:	d007      	beq.n	8004f90 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f98:	d14b      	bne.n	8005032 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d002      	beq.n	8004fa8 <HAL_SPI_Transmit+0xf6>
 8004fa2:	8afb      	ldrh	r3, [r7, #22]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d13e      	bne.n	8005026 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fac:	881a      	ldrh	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	1c9a      	adds	r2, r3, #2
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004fcc:	e02b      	b.n	8005026 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d112      	bne.n	8005002 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe0:	881a      	ldrh	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fec:	1c9a      	adds	r2, r3, #2
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005000:	e011      	b.n	8005026 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005002:	f7fe ff57 	bl	8003eb4 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d803      	bhi.n	800501a <HAL_SPI_Transmit+0x168>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d102      	bne.n	8005020 <HAL_SPI_Transmit+0x16e>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d102      	bne.n	8005026 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005024:	e074      	b.n	8005110 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800502a:	b29b      	uxth	r3, r3
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1ce      	bne.n	8004fce <HAL_SPI_Transmit+0x11c>
 8005030:	e04c      	b.n	80050cc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_SPI_Transmit+0x18e>
 800503a:	8afb      	ldrh	r3, [r7, #22]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d140      	bne.n	80050c2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	330c      	adds	r3, #12
 800504a:	7812      	ldrb	r2, [r2, #0]
 800504c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005052:	1c5a      	adds	r2, r3, #1
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800505c:	b29b      	uxth	r3, r3
 800505e:	3b01      	subs	r3, #1
 8005060:	b29a      	uxth	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005066:	e02c      	b.n	80050c2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b02      	cmp	r3, #2
 8005074:	d113      	bne.n	800509e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	330c      	adds	r3, #12
 8005080:	7812      	ldrb	r2, [r2, #0]
 8005082:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	86da      	strh	r2, [r3, #54]	; 0x36
 800509c:	e011      	b.n	80050c2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800509e:	f7fe ff09 	bl	8003eb4 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d803      	bhi.n	80050b6 <HAL_SPI_Transmit+0x204>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b4:	d102      	bne.n	80050bc <HAL_SPI_Transmit+0x20a>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d102      	bne.n	80050c2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80050c0:	e026      	b.n	8005110 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1cd      	bne.n	8005068 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	6839      	ldr	r1, [r7, #0]
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	f000 f8b3 	bl	800523c <SPI_EndRxTxTransaction>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2220      	movs	r2, #32
 80050e0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10a      	bne.n	8005100 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050ea:	2300      	movs	r3, #0
 80050ec:	613b      	str	r3, [r7, #16]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	613b      	str	r3, [r7, #16]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	613b      	str	r3, [r7, #16]
 80050fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005104:	2b00      	cmp	r3, #0
 8005106:	d002      	beq.n	800510e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	77fb      	strb	r3, [r7, #31]
 800510c:	e000      	b.n	8005110 <HAL_SPI_Transmit+0x25e>
  }

error:
 800510e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005120:	7ffb      	ldrb	r3, [r7, #31]
}
 8005122:	4618      	mov	r0, r3
 8005124:	3720      	adds	r7, #32
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
	...

0800512c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b088      	sub	sp, #32
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	603b      	str	r3, [r7, #0]
 8005138:	4613      	mov	r3, r2
 800513a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800513c:	f7fe feba 	bl	8003eb4 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005144:	1a9b      	subs	r3, r3, r2
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	4413      	add	r3, r2
 800514a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800514c:	f7fe feb2 	bl	8003eb4 <HAL_GetTick>
 8005150:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005152:	4b39      	ldr	r3, [pc, #228]	; (8005238 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	015b      	lsls	r3, r3, #5
 8005158:	0d1b      	lsrs	r3, r3, #20
 800515a:	69fa      	ldr	r2, [r7, #28]
 800515c:	fb02 f303 	mul.w	r3, r2, r3
 8005160:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005162:	e054      	b.n	800520e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516a:	d050      	beq.n	800520e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800516c:	f7fe fea2 	bl	8003eb4 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	69fa      	ldr	r2, [r7, #28]
 8005178:	429a      	cmp	r2, r3
 800517a:	d902      	bls.n	8005182 <SPI_WaitFlagStateUntilTimeout+0x56>
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d13d      	bne.n	80051fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005190:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800519a:	d111      	bne.n	80051c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051a4:	d004      	beq.n	80051b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ae:	d107      	bne.n	80051c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051c8:	d10f      	bne.n	80051ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e017      	b.n	800522e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	3b01      	subs	r3, #1
 800520c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	4013      	ands	r3, r2
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	429a      	cmp	r2, r3
 800521c:	bf0c      	ite	eq
 800521e:	2301      	moveq	r3, #1
 8005220:	2300      	movne	r3, #0
 8005222:	b2db      	uxtb	r3, r3
 8005224:	461a      	mov	r2, r3
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	429a      	cmp	r2, r3
 800522a:	d19b      	bne.n	8005164 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3720      	adds	r7, #32
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	20000008 	.word	0x20000008

0800523c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b088      	sub	sp, #32
 8005240:	af02      	add	r7, sp, #8
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005248:	4b1b      	ldr	r3, [pc, #108]	; (80052b8 <SPI_EndRxTxTransaction+0x7c>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a1b      	ldr	r2, [pc, #108]	; (80052bc <SPI_EndRxTxTransaction+0x80>)
 800524e:	fba2 2303 	umull	r2, r3, r2, r3
 8005252:	0d5b      	lsrs	r3, r3, #21
 8005254:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005258:	fb02 f303 	mul.w	r3, r2, r3
 800525c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005266:	d112      	bne.n	800528e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2200      	movs	r2, #0
 8005270:	2180      	movs	r1, #128	; 0x80
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f7ff ff5a 	bl	800512c <SPI_WaitFlagStateUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d016      	beq.n	80052ac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005282:	f043 0220 	orr.w	r2, r3, #32
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e00f      	b.n	80052ae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00a      	beq.n	80052aa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	3b01      	subs	r3, #1
 8005298:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a4:	2b80      	cmp	r3, #128	; 0x80
 80052a6:	d0f2      	beq.n	800528e <SPI_EndRxTxTransaction+0x52>
 80052a8:	e000      	b.n	80052ac <SPI_EndRxTxTransaction+0x70>
        break;
 80052aa:	bf00      	nop
  }

  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3718      	adds	r7, #24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000008 	.word	0x20000008
 80052bc:	165e9f81 	.word	0x165e9f81

080052c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e041      	b.n	8005356 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d106      	bne.n	80052ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7fe fbfa 	bl	8003ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3304      	adds	r3, #4
 80052fc:	4619      	mov	r1, r3
 80052fe:	4610      	mov	r0, r2
 8005300:	f000 fa88 	bl	8005814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
	...

08005360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b01      	cmp	r3, #1
 8005372:	d001      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e044      	b.n	8005402 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0201 	orr.w	r2, r2, #1
 800538e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a1e      	ldr	r2, [pc, #120]	; (8005410 <HAL_TIM_Base_Start_IT+0xb0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d018      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0x6c>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a2:	d013      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0x6c>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a1a      	ldr	r2, [pc, #104]	; (8005414 <HAL_TIM_Base_Start_IT+0xb4>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d00e      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0x6c>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a19      	ldr	r2, [pc, #100]	; (8005418 <HAL_TIM_Base_Start_IT+0xb8>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d009      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0x6c>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a17      	ldr	r2, [pc, #92]	; (800541c <HAL_TIM_Base_Start_IT+0xbc>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d004      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0x6c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a16      	ldr	r2, [pc, #88]	; (8005420 <HAL_TIM_Base_Start_IT+0xc0>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d111      	bne.n	80053f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 0307 	and.w	r3, r3, #7
 80053d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2b06      	cmp	r3, #6
 80053dc:	d010      	beq.n	8005400 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f042 0201 	orr.w	r2, r2, #1
 80053ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ee:	e007      	b.n	8005400 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 0201 	orr.w	r2, r2, #1
 80053fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40010000 	.word	0x40010000
 8005414:	40000400 	.word	0x40000400
 8005418:	40000800 	.word	0x40000800
 800541c:	40000c00 	.word	0x40000c00
 8005420:	40014000 	.word	0x40014000

08005424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b02      	cmp	r3, #2
 8005438:	d122      	bne.n	8005480 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b02      	cmp	r3, #2
 8005446:	d11b      	bne.n	8005480 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0202 	mvn.w	r2, #2
 8005450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f9b5 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 800546c:	e005      	b.n	800547a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f9a7 	bl	80057c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f9b8 	bl	80057ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b04      	cmp	r3, #4
 800548c:	d122      	bne.n	80054d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b04      	cmp	r3, #4
 800549a:	d11b      	bne.n	80054d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f06f 0204 	mvn.w	r2, #4
 80054a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2202      	movs	r2, #2
 80054aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f98b 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 80054c0:	e005      	b.n	80054ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f97d 	bl	80057c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 f98e 	bl	80057ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	f003 0308 	and.w	r3, r3, #8
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d122      	bne.n	8005528 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d11b      	bne.n	8005528 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f06f 0208 	mvn.w	r2, #8
 80054f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2204      	movs	r2, #4
 80054fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	f003 0303 	and.w	r3, r3, #3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f961 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 8005514:	e005      	b.n	8005522 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f953 	bl	80057c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 f964 	bl	80057ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	f003 0310 	and.w	r3, r3, #16
 8005532:	2b10      	cmp	r3, #16
 8005534:	d122      	bne.n	800557c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b10      	cmp	r3, #16
 8005542:	d11b      	bne.n	800557c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f06f 0210 	mvn.w	r2, #16
 800554c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2208      	movs	r2, #8
 8005552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f937 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 8005568:	e005      	b.n	8005576 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f929 	bl	80057c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f93a 	bl	80057ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b01      	cmp	r3, #1
 8005588:	d10e      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b01      	cmp	r3, #1
 8005596:	d107      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f06f 0201 	mvn.w	r2, #1
 80055a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fe f9ba 	bl	800391c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b2:	2b80      	cmp	r3, #128	; 0x80
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055c0:	2b80      	cmp	r3, #128	; 0x80
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fab2 	bl	8005b38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055de:	2b40      	cmp	r3, #64	; 0x40
 80055e0:	d10e      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ec:	2b40      	cmp	r3, #64	; 0x40
 80055ee:	d107      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f8ff 	bl	80057fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	d10e      	bne.n	800562c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b20      	cmp	r3, #32
 800561a:	d107      	bne.n	800562c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0220 	mvn.w	r2, #32
 8005624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fa7c 	bl	8005b24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800562c:	bf00      	nop
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_TIM_ConfigClockSource+0x1c>
 800564c:	2302      	movs	r3, #2
 800564e:	e0b4      	b.n	80057ba <HAL_TIM_ConfigClockSource+0x186>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800566e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005676:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005688:	d03e      	beq.n	8005708 <HAL_TIM_ConfigClockSource+0xd4>
 800568a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800568e:	f200 8087 	bhi.w	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 8005692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005696:	f000 8086 	beq.w	80057a6 <HAL_TIM_ConfigClockSource+0x172>
 800569a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800569e:	d87f      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056a0:	2b70      	cmp	r3, #112	; 0x70
 80056a2:	d01a      	beq.n	80056da <HAL_TIM_ConfigClockSource+0xa6>
 80056a4:	2b70      	cmp	r3, #112	; 0x70
 80056a6:	d87b      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056a8:	2b60      	cmp	r3, #96	; 0x60
 80056aa:	d050      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x11a>
 80056ac:	2b60      	cmp	r3, #96	; 0x60
 80056ae:	d877      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056b0:	2b50      	cmp	r3, #80	; 0x50
 80056b2:	d03c      	beq.n	800572e <HAL_TIM_ConfigClockSource+0xfa>
 80056b4:	2b50      	cmp	r3, #80	; 0x50
 80056b6:	d873      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056b8:	2b40      	cmp	r3, #64	; 0x40
 80056ba:	d058      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x13a>
 80056bc:	2b40      	cmp	r3, #64	; 0x40
 80056be:	d86f      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056c0:	2b30      	cmp	r3, #48	; 0x30
 80056c2:	d064      	beq.n	800578e <HAL_TIM_ConfigClockSource+0x15a>
 80056c4:	2b30      	cmp	r3, #48	; 0x30
 80056c6:	d86b      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	d060      	beq.n	800578e <HAL_TIM_ConfigClockSource+0x15a>
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	d867      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d05c      	beq.n	800578e <HAL_TIM_ConfigClockSource+0x15a>
 80056d4:	2b10      	cmp	r3, #16
 80056d6:	d05a      	beq.n	800578e <HAL_TIM_ConfigClockSource+0x15a>
 80056d8:	e062      	b.n	80057a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6818      	ldr	r0, [r3, #0]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	6899      	ldr	r1, [r3, #8]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	f000 f98d 	bl	8005a08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	609a      	str	r2, [r3, #8]
      break;
 8005706:	e04f      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6818      	ldr	r0, [r3, #0]
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	6899      	ldr	r1, [r3, #8]
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f000 f976 	bl	8005a08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689a      	ldr	r2, [r3, #8]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800572a:	609a      	str	r2, [r3, #8]
      break;
 800572c:	e03c      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6859      	ldr	r1, [r3, #4]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	461a      	mov	r2, r3
 800573c:	f000 f8ea 	bl	8005914 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2150      	movs	r1, #80	; 0x50
 8005746:	4618      	mov	r0, r3
 8005748:	f000 f943 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 800574c:	e02c      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	6859      	ldr	r1, [r3, #4]
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	461a      	mov	r2, r3
 800575c:	f000 f909 	bl	8005972 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2160      	movs	r1, #96	; 0x60
 8005766:	4618      	mov	r0, r3
 8005768:	f000 f933 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 800576c:	e01c      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6818      	ldr	r0, [r3, #0]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	6859      	ldr	r1, [r3, #4]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	461a      	mov	r2, r3
 800577c:	f000 f8ca 	bl	8005914 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2140      	movs	r1, #64	; 0x40
 8005786:	4618      	mov	r0, r3
 8005788:	f000 f923 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 800578c:	e00c      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4619      	mov	r1, r3
 8005798:	4610      	mov	r0, r2
 800579a:	f000 f91a 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 800579e:	e003      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	73fb      	strb	r3, [r7, #15]
      break;
 80057a4:	e000      	b.n	80057a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b083      	sub	sp, #12
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057ca:	bf00      	nop
 80057cc:	370c      	adds	r7, #12
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b083      	sub	sp, #12
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057de:	bf00      	nop
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b083      	sub	sp, #12
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057f2:	bf00      	nop
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005806:	bf00      	nop
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr
	...

08005814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a34      	ldr	r2, [pc, #208]	; (80058f8 <TIM_Base_SetConfig+0xe4>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d00f      	beq.n	800584c <TIM_Base_SetConfig+0x38>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005832:	d00b      	beq.n	800584c <TIM_Base_SetConfig+0x38>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a31      	ldr	r2, [pc, #196]	; (80058fc <TIM_Base_SetConfig+0xe8>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d007      	beq.n	800584c <TIM_Base_SetConfig+0x38>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a30      	ldr	r2, [pc, #192]	; (8005900 <TIM_Base_SetConfig+0xec>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d003      	beq.n	800584c <TIM_Base_SetConfig+0x38>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a2f      	ldr	r2, [pc, #188]	; (8005904 <TIM_Base_SetConfig+0xf0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d108      	bne.n	800585e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	4313      	orrs	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a25      	ldr	r2, [pc, #148]	; (80058f8 <TIM_Base_SetConfig+0xe4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d01b      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800586c:	d017      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a22      	ldr	r2, [pc, #136]	; (80058fc <TIM_Base_SetConfig+0xe8>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d013      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a21      	ldr	r2, [pc, #132]	; (8005900 <TIM_Base_SetConfig+0xec>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00f      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a20      	ldr	r2, [pc, #128]	; (8005904 <TIM_Base_SetConfig+0xf0>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00b      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a1f      	ldr	r2, [pc, #124]	; (8005908 <TIM_Base_SetConfig+0xf4>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d007      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a1e      	ldr	r2, [pc, #120]	; (800590c <TIM_Base_SetConfig+0xf8>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d003      	beq.n	800589e <TIM_Base_SetConfig+0x8a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a1d      	ldr	r2, [pc, #116]	; (8005910 <TIM_Base_SetConfig+0xfc>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d108      	bne.n	80058b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a08      	ldr	r2, [pc, #32]	; (80058f8 <TIM_Base_SetConfig+0xe4>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d103      	bne.n	80058e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	691a      	ldr	r2, [r3, #16]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	615a      	str	r2, [r3, #20]
}
 80058ea:	bf00      	nop
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	40010000 	.word	0x40010000
 80058fc:	40000400 	.word	0x40000400
 8005900:	40000800 	.word	0x40000800
 8005904:	40000c00 	.word	0x40000c00
 8005908:	40014000 	.word	0x40014000
 800590c:	40014400 	.word	0x40014400
 8005910:	40014800 	.word	0x40014800

08005914 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	f023 0201 	bic.w	r2, r3, #1
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800593e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	011b      	lsls	r3, r3, #4
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	4313      	orrs	r3, r2
 8005948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f023 030a 	bic.w	r3, r3, #10
 8005950:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	4313      	orrs	r3, r2
 8005958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	621a      	str	r2, [r3, #32]
}
 8005966:	bf00      	nop
 8005968:	371c      	adds	r7, #28
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr

08005972 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005972:	b480      	push	{r7}
 8005974:	b087      	sub	sp, #28
 8005976:	af00      	add	r7, sp, #0
 8005978:	60f8      	str	r0, [r7, #12]
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	f023 0210 	bic.w	r2, r3, #16
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800599c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	031b      	lsls	r3, r3, #12
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	621a      	str	r2, [r3, #32]
}
 80059c6:	bf00      	nop
 80059c8:	371c      	adds	r7, #28
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b085      	sub	sp, #20
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
 80059da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f043 0307 	orr.w	r3, r3, #7
 80059f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	609a      	str	r2, [r3, #8]
}
 80059fc:	bf00      	nop
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
 8005a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	021a      	lsls	r2, r3, #8
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	609a      	str	r2, [r3, #8]
}
 8005a3c:	bf00      	nop
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e050      	b.n	8005b02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a1c      	ldr	r2, [pc, #112]	; (8005b10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d018      	beq.n	8005ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aac:	d013      	beq.n	8005ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a18      	ldr	r2, [pc, #96]	; (8005b14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d00e      	beq.n	8005ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a16      	ldr	r2, [pc, #88]	; (8005b18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d009      	beq.n	8005ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a15      	ldr	r2, [pc, #84]	; (8005b1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d004      	beq.n	8005ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a13      	ldr	r2, [pc, #76]	; (8005b20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d10c      	bne.n	8005af0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005adc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40010000 	.word	0x40010000
 8005b14:	40000400 	.word	0x40000400
 8005b18:	40000800 	.word	0x40000800
 8005b1c:	40000c00 	.word	0x40000c00
 8005b20:	40014000 	.word	0x40014000

08005b24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <__errno>:
 8005b4c:	4b01      	ldr	r3, [pc, #4]	; (8005b54 <__errno+0x8>)
 8005b4e:	6818      	ldr	r0, [r3, #0]
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop
 8005b54:	20000014 	.word	0x20000014

08005b58 <__libc_init_array>:
 8005b58:	b570      	push	{r4, r5, r6, lr}
 8005b5a:	4d0d      	ldr	r5, [pc, #52]	; (8005b90 <__libc_init_array+0x38>)
 8005b5c:	4c0d      	ldr	r4, [pc, #52]	; (8005b94 <__libc_init_array+0x3c>)
 8005b5e:	1b64      	subs	r4, r4, r5
 8005b60:	10a4      	asrs	r4, r4, #2
 8005b62:	2600      	movs	r6, #0
 8005b64:	42a6      	cmp	r6, r4
 8005b66:	d109      	bne.n	8005b7c <__libc_init_array+0x24>
 8005b68:	4d0b      	ldr	r5, [pc, #44]	; (8005b98 <__libc_init_array+0x40>)
 8005b6a:	4c0c      	ldr	r4, [pc, #48]	; (8005b9c <__libc_init_array+0x44>)
 8005b6c:	f001 f998 	bl	8006ea0 <_init>
 8005b70:	1b64      	subs	r4, r4, r5
 8005b72:	10a4      	asrs	r4, r4, #2
 8005b74:	2600      	movs	r6, #0
 8005b76:	42a6      	cmp	r6, r4
 8005b78:	d105      	bne.n	8005b86 <__libc_init_array+0x2e>
 8005b7a:	bd70      	pop	{r4, r5, r6, pc}
 8005b7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b80:	4798      	blx	r3
 8005b82:	3601      	adds	r6, #1
 8005b84:	e7ee      	b.n	8005b64 <__libc_init_array+0xc>
 8005b86:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b8a:	4798      	blx	r3
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	e7f2      	b.n	8005b76 <__libc_init_array+0x1e>
 8005b90:	08007cb8 	.word	0x08007cb8
 8005b94:	08007cb8 	.word	0x08007cb8
 8005b98:	08007cb8 	.word	0x08007cb8
 8005b9c:	08007cbc 	.word	0x08007cbc

08005ba0 <malloc>:
 8005ba0:	4b02      	ldr	r3, [pc, #8]	; (8005bac <malloc+0xc>)
 8005ba2:	4601      	mov	r1, r0
 8005ba4:	6818      	ldr	r0, [r3, #0]
 8005ba6:	f000 b885 	b.w	8005cb4 <_malloc_r>
 8005baa:	bf00      	nop
 8005bac:	20000014 	.word	0x20000014

08005bb0 <memcpy>:
 8005bb0:	440a      	add	r2, r1
 8005bb2:	4291      	cmp	r1, r2
 8005bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bb8:	d100      	bne.n	8005bbc <memcpy+0xc>
 8005bba:	4770      	bx	lr
 8005bbc:	b510      	push	{r4, lr}
 8005bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bc6:	4291      	cmp	r1, r2
 8005bc8:	d1f9      	bne.n	8005bbe <memcpy+0xe>
 8005bca:	bd10      	pop	{r4, pc}

08005bcc <memset>:
 8005bcc:	4402      	add	r2, r0
 8005bce:	4603      	mov	r3, r0
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d100      	bne.n	8005bd6 <memset+0xa>
 8005bd4:	4770      	bx	lr
 8005bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8005bda:	e7f9      	b.n	8005bd0 <memset+0x4>

08005bdc <_free_r>:
 8005bdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bde:	2900      	cmp	r1, #0
 8005be0:	d044      	beq.n	8005c6c <_free_r+0x90>
 8005be2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005be6:	9001      	str	r0, [sp, #4]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f1a1 0404 	sub.w	r4, r1, #4
 8005bee:	bfb8      	it	lt
 8005bf0:	18e4      	addlt	r4, r4, r3
 8005bf2:	f000 f97f 	bl	8005ef4 <__malloc_lock>
 8005bf6:	4a1e      	ldr	r2, [pc, #120]	; (8005c70 <_free_r+0x94>)
 8005bf8:	9801      	ldr	r0, [sp, #4]
 8005bfa:	6813      	ldr	r3, [r2, #0]
 8005bfc:	b933      	cbnz	r3, 8005c0c <_free_r+0x30>
 8005bfe:	6063      	str	r3, [r4, #4]
 8005c00:	6014      	str	r4, [r2, #0]
 8005c02:	b003      	add	sp, #12
 8005c04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c08:	f000 b97a 	b.w	8005f00 <__malloc_unlock>
 8005c0c:	42a3      	cmp	r3, r4
 8005c0e:	d908      	bls.n	8005c22 <_free_r+0x46>
 8005c10:	6825      	ldr	r5, [r4, #0]
 8005c12:	1961      	adds	r1, r4, r5
 8005c14:	428b      	cmp	r3, r1
 8005c16:	bf01      	itttt	eq
 8005c18:	6819      	ldreq	r1, [r3, #0]
 8005c1a:	685b      	ldreq	r3, [r3, #4]
 8005c1c:	1949      	addeq	r1, r1, r5
 8005c1e:	6021      	streq	r1, [r4, #0]
 8005c20:	e7ed      	b.n	8005bfe <_free_r+0x22>
 8005c22:	461a      	mov	r2, r3
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	b10b      	cbz	r3, 8005c2c <_free_r+0x50>
 8005c28:	42a3      	cmp	r3, r4
 8005c2a:	d9fa      	bls.n	8005c22 <_free_r+0x46>
 8005c2c:	6811      	ldr	r1, [r2, #0]
 8005c2e:	1855      	adds	r5, r2, r1
 8005c30:	42a5      	cmp	r5, r4
 8005c32:	d10b      	bne.n	8005c4c <_free_r+0x70>
 8005c34:	6824      	ldr	r4, [r4, #0]
 8005c36:	4421      	add	r1, r4
 8005c38:	1854      	adds	r4, r2, r1
 8005c3a:	42a3      	cmp	r3, r4
 8005c3c:	6011      	str	r1, [r2, #0]
 8005c3e:	d1e0      	bne.n	8005c02 <_free_r+0x26>
 8005c40:	681c      	ldr	r4, [r3, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	6053      	str	r3, [r2, #4]
 8005c46:	4421      	add	r1, r4
 8005c48:	6011      	str	r1, [r2, #0]
 8005c4a:	e7da      	b.n	8005c02 <_free_r+0x26>
 8005c4c:	d902      	bls.n	8005c54 <_free_r+0x78>
 8005c4e:	230c      	movs	r3, #12
 8005c50:	6003      	str	r3, [r0, #0]
 8005c52:	e7d6      	b.n	8005c02 <_free_r+0x26>
 8005c54:	6825      	ldr	r5, [r4, #0]
 8005c56:	1961      	adds	r1, r4, r5
 8005c58:	428b      	cmp	r3, r1
 8005c5a:	bf04      	itt	eq
 8005c5c:	6819      	ldreq	r1, [r3, #0]
 8005c5e:	685b      	ldreq	r3, [r3, #4]
 8005c60:	6063      	str	r3, [r4, #4]
 8005c62:	bf04      	itt	eq
 8005c64:	1949      	addeq	r1, r1, r5
 8005c66:	6021      	streq	r1, [r4, #0]
 8005c68:	6054      	str	r4, [r2, #4]
 8005c6a:	e7ca      	b.n	8005c02 <_free_r+0x26>
 8005c6c:	b003      	add	sp, #12
 8005c6e:	bd30      	pop	{r4, r5, pc}
 8005c70:	20000210 	.word	0x20000210

08005c74 <sbrk_aligned>:
 8005c74:	b570      	push	{r4, r5, r6, lr}
 8005c76:	4e0e      	ldr	r6, [pc, #56]	; (8005cb0 <sbrk_aligned+0x3c>)
 8005c78:	460c      	mov	r4, r1
 8005c7a:	6831      	ldr	r1, [r6, #0]
 8005c7c:	4605      	mov	r5, r0
 8005c7e:	b911      	cbnz	r1, 8005c86 <sbrk_aligned+0x12>
 8005c80:	f000 f8f8 	bl	8005e74 <_sbrk_r>
 8005c84:	6030      	str	r0, [r6, #0]
 8005c86:	4621      	mov	r1, r4
 8005c88:	4628      	mov	r0, r5
 8005c8a:	f000 f8f3 	bl	8005e74 <_sbrk_r>
 8005c8e:	1c43      	adds	r3, r0, #1
 8005c90:	d00a      	beq.n	8005ca8 <sbrk_aligned+0x34>
 8005c92:	1cc4      	adds	r4, r0, #3
 8005c94:	f024 0403 	bic.w	r4, r4, #3
 8005c98:	42a0      	cmp	r0, r4
 8005c9a:	d007      	beq.n	8005cac <sbrk_aligned+0x38>
 8005c9c:	1a21      	subs	r1, r4, r0
 8005c9e:	4628      	mov	r0, r5
 8005ca0:	f000 f8e8 	bl	8005e74 <_sbrk_r>
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	d101      	bne.n	8005cac <sbrk_aligned+0x38>
 8005ca8:	f04f 34ff 	mov.w	r4, #4294967295
 8005cac:	4620      	mov	r0, r4
 8005cae:	bd70      	pop	{r4, r5, r6, pc}
 8005cb0:	20000214 	.word	0x20000214

08005cb4 <_malloc_r>:
 8005cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb8:	1ccd      	adds	r5, r1, #3
 8005cba:	f025 0503 	bic.w	r5, r5, #3
 8005cbe:	3508      	adds	r5, #8
 8005cc0:	2d0c      	cmp	r5, #12
 8005cc2:	bf38      	it	cc
 8005cc4:	250c      	movcc	r5, #12
 8005cc6:	2d00      	cmp	r5, #0
 8005cc8:	4607      	mov	r7, r0
 8005cca:	db01      	blt.n	8005cd0 <_malloc_r+0x1c>
 8005ccc:	42a9      	cmp	r1, r5
 8005cce:	d905      	bls.n	8005cdc <_malloc_r+0x28>
 8005cd0:	230c      	movs	r3, #12
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	2600      	movs	r6, #0
 8005cd6:	4630      	mov	r0, r6
 8005cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cdc:	4e2e      	ldr	r6, [pc, #184]	; (8005d98 <_malloc_r+0xe4>)
 8005cde:	f000 f909 	bl	8005ef4 <__malloc_lock>
 8005ce2:	6833      	ldr	r3, [r6, #0]
 8005ce4:	461c      	mov	r4, r3
 8005ce6:	bb34      	cbnz	r4, 8005d36 <_malloc_r+0x82>
 8005ce8:	4629      	mov	r1, r5
 8005cea:	4638      	mov	r0, r7
 8005cec:	f7ff ffc2 	bl	8005c74 <sbrk_aligned>
 8005cf0:	1c43      	adds	r3, r0, #1
 8005cf2:	4604      	mov	r4, r0
 8005cf4:	d14d      	bne.n	8005d92 <_malloc_r+0xde>
 8005cf6:	6834      	ldr	r4, [r6, #0]
 8005cf8:	4626      	mov	r6, r4
 8005cfa:	2e00      	cmp	r6, #0
 8005cfc:	d140      	bne.n	8005d80 <_malloc_r+0xcc>
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	4631      	mov	r1, r6
 8005d02:	4638      	mov	r0, r7
 8005d04:	eb04 0803 	add.w	r8, r4, r3
 8005d08:	f000 f8b4 	bl	8005e74 <_sbrk_r>
 8005d0c:	4580      	cmp	r8, r0
 8005d0e:	d13a      	bne.n	8005d86 <_malloc_r+0xd2>
 8005d10:	6821      	ldr	r1, [r4, #0]
 8005d12:	3503      	adds	r5, #3
 8005d14:	1a6d      	subs	r5, r5, r1
 8005d16:	f025 0503 	bic.w	r5, r5, #3
 8005d1a:	3508      	adds	r5, #8
 8005d1c:	2d0c      	cmp	r5, #12
 8005d1e:	bf38      	it	cc
 8005d20:	250c      	movcc	r5, #12
 8005d22:	4629      	mov	r1, r5
 8005d24:	4638      	mov	r0, r7
 8005d26:	f7ff ffa5 	bl	8005c74 <sbrk_aligned>
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	d02b      	beq.n	8005d86 <_malloc_r+0xd2>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	442b      	add	r3, r5
 8005d32:	6023      	str	r3, [r4, #0]
 8005d34:	e00e      	b.n	8005d54 <_malloc_r+0xa0>
 8005d36:	6822      	ldr	r2, [r4, #0]
 8005d38:	1b52      	subs	r2, r2, r5
 8005d3a:	d41e      	bmi.n	8005d7a <_malloc_r+0xc6>
 8005d3c:	2a0b      	cmp	r2, #11
 8005d3e:	d916      	bls.n	8005d6e <_malloc_r+0xba>
 8005d40:	1961      	adds	r1, r4, r5
 8005d42:	42a3      	cmp	r3, r4
 8005d44:	6025      	str	r5, [r4, #0]
 8005d46:	bf18      	it	ne
 8005d48:	6059      	strne	r1, [r3, #4]
 8005d4a:	6863      	ldr	r3, [r4, #4]
 8005d4c:	bf08      	it	eq
 8005d4e:	6031      	streq	r1, [r6, #0]
 8005d50:	5162      	str	r2, [r4, r5]
 8005d52:	604b      	str	r3, [r1, #4]
 8005d54:	4638      	mov	r0, r7
 8005d56:	f104 060b 	add.w	r6, r4, #11
 8005d5a:	f000 f8d1 	bl	8005f00 <__malloc_unlock>
 8005d5e:	f026 0607 	bic.w	r6, r6, #7
 8005d62:	1d23      	adds	r3, r4, #4
 8005d64:	1af2      	subs	r2, r6, r3
 8005d66:	d0b6      	beq.n	8005cd6 <_malloc_r+0x22>
 8005d68:	1b9b      	subs	r3, r3, r6
 8005d6a:	50a3      	str	r3, [r4, r2]
 8005d6c:	e7b3      	b.n	8005cd6 <_malloc_r+0x22>
 8005d6e:	6862      	ldr	r2, [r4, #4]
 8005d70:	42a3      	cmp	r3, r4
 8005d72:	bf0c      	ite	eq
 8005d74:	6032      	streq	r2, [r6, #0]
 8005d76:	605a      	strne	r2, [r3, #4]
 8005d78:	e7ec      	b.n	8005d54 <_malloc_r+0xa0>
 8005d7a:	4623      	mov	r3, r4
 8005d7c:	6864      	ldr	r4, [r4, #4]
 8005d7e:	e7b2      	b.n	8005ce6 <_malloc_r+0x32>
 8005d80:	4634      	mov	r4, r6
 8005d82:	6876      	ldr	r6, [r6, #4]
 8005d84:	e7b9      	b.n	8005cfa <_malloc_r+0x46>
 8005d86:	230c      	movs	r3, #12
 8005d88:	603b      	str	r3, [r7, #0]
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	f000 f8b8 	bl	8005f00 <__malloc_unlock>
 8005d90:	e7a1      	b.n	8005cd6 <_malloc_r+0x22>
 8005d92:	6025      	str	r5, [r4, #0]
 8005d94:	e7de      	b.n	8005d54 <_malloc_r+0xa0>
 8005d96:	bf00      	nop
 8005d98:	20000210 	.word	0x20000210

08005d9c <srand>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4b10      	ldr	r3, [pc, #64]	; (8005de0 <srand+0x44>)
 8005da0:	681d      	ldr	r5, [r3, #0]
 8005da2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005da4:	4604      	mov	r4, r0
 8005da6:	b9b3      	cbnz	r3, 8005dd6 <srand+0x3a>
 8005da8:	2018      	movs	r0, #24
 8005daa:	f7ff fef9 	bl	8005ba0 <malloc>
 8005dae:	4602      	mov	r2, r0
 8005db0:	63a8      	str	r0, [r5, #56]	; 0x38
 8005db2:	b920      	cbnz	r0, 8005dbe <srand+0x22>
 8005db4:	4b0b      	ldr	r3, [pc, #44]	; (8005de4 <srand+0x48>)
 8005db6:	480c      	ldr	r0, [pc, #48]	; (8005de8 <srand+0x4c>)
 8005db8:	2142      	movs	r1, #66	; 0x42
 8005dba:	f000 f86b 	bl	8005e94 <__assert_func>
 8005dbe:	490b      	ldr	r1, [pc, #44]	; (8005dec <srand+0x50>)
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <srand+0x54>)
 8005dc2:	e9c0 1300 	strd	r1, r3, [r0]
 8005dc6:	4b0b      	ldr	r3, [pc, #44]	; (8005df4 <srand+0x58>)
 8005dc8:	6083      	str	r3, [r0, #8]
 8005dca:	230b      	movs	r3, #11
 8005dcc:	8183      	strh	r3, [r0, #12]
 8005dce:	2100      	movs	r1, #0
 8005dd0:	2001      	movs	r0, #1
 8005dd2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005dd6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005dd8:	2200      	movs	r2, #0
 8005dda:	611c      	str	r4, [r3, #16]
 8005ddc:	615a      	str	r2, [r3, #20]
 8005dde:	bd38      	pop	{r3, r4, r5, pc}
 8005de0:	20000014 	.word	0x20000014
 8005de4:	08007b6c 	.word	0x08007b6c
 8005de8:	08007b83 	.word	0x08007b83
 8005dec:	abcd330e 	.word	0xabcd330e
 8005df0:	e66d1234 	.word	0xe66d1234
 8005df4:	0005deec 	.word	0x0005deec

08005df8 <rand>:
 8005df8:	4b16      	ldr	r3, [pc, #88]	; (8005e54 <rand+0x5c>)
 8005dfa:	b510      	push	{r4, lr}
 8005dfc:	681c      	ldr	r4, [r3, #0]
 8005dfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005e00:	b9b3      	cbnz	r3, 8005e30 <rand+0x38>
 8005e02:	2018      	movs	r0, #24
 8005e04:	f7ff fecc 	bl	8005ba0 <malloc>
 8005e08:	63a0      	str	r0, [r4, #56]	; 0x38
 8005e0a:	b928      	cbnz	r0, 8005e18 <rand+0x20>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	4b12      	ldr	r3, [pc, #72]	; (8005e58 <rand+0x60>)
 8005e10:	4812      	ldr	r0, [pc, #72]	; (8005e5c <rand+0x64>)
 8005e12:	214e      	movs	r1, #78	; 0x4e
 8005e14:	f000 f83e 	bl	8005e94 <__assert_func>
 8005e18:	4a11      	ldr	r2, [pc, #68]	; (8005e60 <rand+0x68>)
 8005e1a:	4b12      	ldr	r3, [pc, #72]	; (8005e64 <rand+0x6c>)
 8005e1c:	e9c0 2300 	strd	r2, r3, [r0]
 8005e20:	4b11      	ldr	r3, [pc, #68]	; (8005e68 <rand+0x70>)
 8005e22:	6083      	str	r3, [r0, #8]
 8005e24:	230b      	movs	r3, #11
 8005e26:	8183      	strh	r3, [r0, #12]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005e30:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005e32:	4a0e      	ldr	r2, [pc, #56]	; (8005e6c <rand+0x74>)
 8005e34:	6920      	ldr	r0, [r4, #16]
 8005e36:	6963      	ldr	r3, [r4, #20]
 8005e38:	490d      	ldr	r1, [pc, #52]	; (8005e70 <rand+0x78>)
 8005e3a:	4342      	muls	r2, r0
 8005e3c:	fb01 2203 	mla	r2, r1, r3, r2
 8005e40:	fba0 0101 	umull	r0, r1, r0, r1
 8005e44:	1c43      	adds	r3, r0, #1
 8005e46:	eb42 0001 	adc.w	r0, r2, r1
 8005e4a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8005e4e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005e52:	bd10      	pop	{r4, pc}
 8005e54:	20000014 	.word	0x20000014
 8005e58:	08007b6c 	.word	0x08007b6c
 8005e5c:	08007b83 	.word	0x08007b83
 8005e60:	abcd330e 	.word	0xabcd330e
 8005e64:	e66d1234 	.word	0xe66d1234
 8005e68:	0005deec 	.word	0x0005deec
 8005e6c:	5851f42d 	.word	0x5851f42d
 8005e70:	4c957f2d 	.word	0x4c957f2d

08005e74 <_sbrk_r>:
 8005e74:	b538      	push	{r3, r4, r5, lr}
 8005e76:	4d06      	ldr	r5, [pc, #24]	; (8005e90 <_sbrk_r+0x1c>)
 8005e78:	2300      	movs	r3, #0
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	602b      	str	r3, [r5, #0]
 8005e80:	f7fd ff40 	bl	8003d04 <_sbrk>
 8005e84:	1c43      	adds	r3, r0, #1
 8005e86:	d102      	bne.n	8005e8e <_sbrk_r+0x1a>
 8005e88:	682b      	ldr	r3, [r5, #0]
 8005e8a:	b103      	cbz	r3, 8005e8e <_sbrk_r+0x1a>
 8005e8c:	6023      	str	r3, [r4, #0]
 8005e8e:	bd38      	pop	{r3, r4, r5, pc}
 8005e90:	20000218 	.word	0x20000218

08005e94 <__assert_func>:
 8005e94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e96:	4614      	mov	r4, r2
 8005e98:	461a      	mov	r2, r3
 8005e9a:	4b09      	ldr	r3, [pc, #36]	; (8005ec0 <__assert_func+0x2c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4605      	mov	r5, r0
 8005ea0:	68d8      	ldr	r0, [r3, #12]
 8005ea2:	b14c      	cbz	r4, 8005eb8 <__assert_func+0x24>
 8005ea4:	4b07      	ldr	r3, [pc, #28]	; (8005ec4 <__assert_func+0x30>)
 8005ea6:	9100      	str	r1, [sp, #0]
 8005ea8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005eac:	4906      	ldr	r1, [pc, #24]	; (8005ec8 <__assert_func+0x34>)
 8005eae:	462b      	mov	r3, r5
 8005eb0:	f000 f80e 	bl	8005ed0 <fiprintf>
 8005eb4:	f000 fbd8 	bl	8006668 <abort>
 8005eb8:	4b04      	ldr	r3, [pc, #16]	; (8005ecc <__assert_func+0x38>)
 8005eba:	461c      	mov	r4, r3
 8005ebc:	e7f3      	b.n	8005ea6 <__assert_func+0x12>
 8005ebe:	bf00      	nop
 8005ec0:	20000014 	.word	0x20000014
 8005ec4:	08007bde 	.word	0x08007bde
 8005ec8:	08007beb 	.word	0x08007beb
 8005ecc:	08007c19 	.word	0x08007c19

08005ed0 <fiprintf>:
 8005ed0:	b40e      	push	{r1, r2, r3}
 8005ed2:	b503      	push	{r0, r1, lr}
 8005ed4:	4601      	mov	r1, r0
 8005ed6:	ab03      	add	r3, sp, #12
 8005ed8:	4805      	ldr	r0, [pc, #20]	; (8005ef0 <fiprintf+0x20>)
 8005eda:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ede:	6800      	ldr	r0, [r0, #0]
 8005ee0:	9301      	str	r3, [sp, #4]
 8005ee2:	f000 f83d 	bl	8005f60 <_vfiprintf_r>
 8005ee6:	b002      	add	sp, #8
 8005ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005eec:	b003      	add	sp, #12
 8005eee:	4770      	bx	lr
 8005ef0:	20000014 	.word	0x20000014

08005ef4 <__malloc_lock>:
 8005ef4:	4801      	ldr	r0, [pc, #4]	; (8005efc <__malloc_lock+0x8>)
 8005ef6:	f000 bd77 	b.w	80069e8 <__retarget_lock_acquire_recursive>
 8005efa:	bf00      	nop
 8005efc:	2000021c 	.word	0x2000021c

08005f00 <__malloc_unlock>:
 8005f00:	4801      	ldr	r0, [pc, #4]	; (8005f08 <__malloc_unlock+0x8>)
 8005f02:	f000 bd72 	b.w	80069ea <__retarget_lock_release_recursive>
 8005f06:	bf00      	nop
 8005f08:	2000021c 	.word	0x2000021c

08005f0c <__sfputc_r>:
 8005f0c:	6893      	ldr	r3, [r2, #8]
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	b410      	push	{r4}
 8005f14:	6093      	str	r3, [r2, #8]
 8005f16:	da08      	bge.n	8005f2a <__sfputc_r+0x1e>
 8005f18:	6994      	ldr	r4, [r2, #24]
 8005f1a:	42a3      	cmp	r3, r4
 8005f1c:	db01      	blt.n	8005f22 <__sfputc_r+0x16>
 8005f1e:	290a      	cmp	r1, #10
 8005f20:	d103      	bne.n	8005f2a <__sfputc_r+0x1e>
 8005f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f26:	f000 badf 	b.w	80064e8 <__swbuf_r>
 8005f2a:	6813      	ldr	r3, [r2, #0]
 8005f2c:	1c58      	adds	r0, r3, #1
 8005f2e:	6010      	str	r0, [r2, #0]
 8005f30:	7019      	strb	r1, [r3, #0]
 8005f32:	4608      	mov	r0, r1
 8005f34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f38:	4770      	bx	lr

08005f3a <__sfputs_r>:
 8005f3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3c:	4606      	mov	r6, r0
 8005f3e:	460f      	mov	r7, r1
 8005f40:	4614      	mov	r4, r2
 8005f42:	18d5      	adds	r5, r2, r3
 8005f44:	42ac      	cmp	r4, r5
 8005f46:	d101      	bne.n	8005f4c <__sfputs_r+0x12>
 8005f48:	2000      	movs	r0, #0
 8005f4a:	e007      	b.n	8005f5c <__sfputs_r+0x22>
 8005f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f50:	463a      	mov	r2, r7
 8005f52:	4630      	mov	r0, r6
 8005f54:	f7ff ffda 	bl	8005f0c <__sfputc_r>
 8005f58:	1c43      	adds	r3, r0, #1
 8005f5a:	d1f3      	bne.n	8005f44 <__sfputs_r+0xa>
 8005f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f60 <_vfiprintf_r>:
 8005f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f64:	460d      	mov	r5, r1
 8005f66:	b09d      	sub	sp, #116	; 0x74
 8005f68:	4614      	mov	r4, r2
 8005f6a:	4698      	mov	r8, r3
 8005f6c:	4606      	mov	r6, r0
 8005f6e:	b118      	cbz	r0, 8005f78 <_vfiprintf_r+0x18>
 8005f70:	6983      	ldr	r3, [r0, #24]
 8005f72:	b90b      	cbnz	r3, 8005f78 <_vfiprintf_r+0x18>
 8005f74:	f000 fc9a 	bl	80068ac <__sinit>
 8005f78:	4b89      	ldr	r3, [pc, #548]	; (80061a0 <_vfiprintf_r+0x240>)
 8005f7a:	429d      	cmp	r5, r3
 8005f7c:	d11b      	bne.n	8005fb6 <_vfiprintf_r+0x56>
 8005f7e:	6875      	ldr	r5, [r6, #4]
 8005f80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f82:	07d9      	lsls	r1, r3, #31
 8005f84:	d405      	bmi.n	8005f92 <_vfiprintf_r+0x32>
 8005f86:	89ab      	ldrh	r3, [r5, #12]
 8005f88:	059a      	lsls	r2, r3, #22
 8005f8a:	d402      	bmi.n	8005f92 <_vfiprintf_r+0x32>
 8005f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f8e:	f000 fd2b 	bl	80069e8 <__retarget_lock_acquire_recursive>
 8005f92:	89ab      	ldrh	r3, [r5, #12]
 8005f94:	071b      	lsls	r3, r3, #28
 8005f96:	d501      	bpl.n	8005f9c <_vfiprintf_r+0x3c>
 8005f98:	692b      	ldr	r3, [r5, #16]
 8005f9a:	b9eb      	cbnz	r3, 8005fd8 <_vfiprintf_r+0x78>
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f000 faf4 	bl	800658c <__swsetup_r>
 8005fa4:	b1c0      	cbz	r0, 8005fd8 <_vfiprintf_r+0x78>
 8005fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fa8:	07dc      	lsls	r4, r3, #31
 8005faa:	d50e      	bpl.n	8005fca <_vfiprintf_r+0x6a>
 8005fac:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb0:	b01d      	add	sp, #116	; 0x74
 8005fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb6:	4b7b      	ldr	r3, [pc, #492]	; (80061a4 <_vfiprintf_r+0x244>)
 8005fb8:	429d      	cmp	r5, r3
 8005fba:	d101      	bne.n	8005fc0 <_vfiprintf_r+0x60>
 8005fbc:	68b5      	ldr	r5, [r6, #8]
 8005fbe:	e7df      	b.n	8005f80 <_vfiprintf_r+0x20>
 8005fc0:	4b79      	ldr	r3, [pc, #484]	; (80061a8 <_vfiprintf_r+0x248>)
 8005fc2:	429d      	cmp	r5, r3
 8005fc4:	bf08      	it	eq
 8005fc6:	68f5      	ldreq	r5, [r6, #12]
 8005fc8:	e7da      	b.n	8005f80 <_vfiprintf_r+0x20>
 8005fca:	89ab      	ldrh	r3, [r5, #12]
 8005fcc:	0598      	lsls	r0, r3, #22
 8005fce:	d4ed      	bmi.n	8005fac <_vfiprintf_r+0x4c>
 8005fd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fd2:	f000 fd0a 	bl	80069ea <__retarget_lock_release_recursive>
 8005fd6:	e7e9      	b.n	8005fac <_vfiprintf_r+0x4c>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	9309      	str	r3, [sp, #36]	; 0x24
 8005fdc:	2320      	movs	r3, #32
 8005fde:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fe2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fe6:	2330      	movs	r3, #48	; 0x30
 8005fe8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80061ac <_vfiprintf_r+0x24c>
 8005fec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ff0:	f04f 0901 	mov.w	r9, #1
 8005ff4:	4623      	mov	r3, r4
 8005ff6:	469a      	mov	sl, r3
 8005ff8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ffc:	b10a      	cbz	r2, 8006002 <_vfiprintf_r+0xa2>
 8005ffe:	2a25      	cmp	r2, #37	; 0x25
 8006000:	d1f9      	bne.n	8005ff6 <_vfiprintf_r+0x96>
 8006002:	ebba 0b04 	subs.w	fp, sl, r4
 8006006:	d00b      	beq.n	8006020 <_vfiprintf_r+0xc0>
 8006008:	465b      	mov	r3, fp
 800600a:	4622      	mov	r2, r4
 800600c:	4629      	mov	r1, r5
 800600e:	4630      	mov	r0, r6
 8006010:	f7ff ff93 	bl	8005f3a <__sfputs_r>
 8006014:	3001      	adds	r0, #1
 8006016:	f000 80aa 	beq.w	800616e <_vfiprintf_r+0x20e>
 800601a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800601c:	445a      	add	r2, fp
 800601e:	9209      	str	r2, [sp, #36]	; 0x24
 8006020:	f89a 3000 	ldrb.w	r3, [sl]
 8006024:	2b00      	cmp	r3, #0
 8006026:	f000 80a2 	beq.w	800616e <_vfiprintf_r+0x20e>
 800602a:	2300      	movs	r3, #0
 800602c:	f04f 32ff 	mov.w	r2, #4294967295
 8006030:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006034:	f10a 0a01 	add.w	sl, sl, #1
 8006038:	9304      	str	r3, [sp, #16]
 800603a:	9307      	str	r3, [sp, #28]
 800603c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006040:	931a      	str	r3, [sp, #104]	; 0x68
 8006042:	4654      	mov	r4, sl
 8006044:	2205      	movs	r2, #5
 8006046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800604a:	4858      	ldr	r0, [pc, #352]	; (80061ac <_vfiprintf_r+0x24c>)
 800604c:	f7fa f8d0 	bl	80001f0 <memchr>
 8006050:	9a04      	ldr	r2, [sp, #16]
 8006052:	b9d8      	cbnz	r0, 800608c <_vfiprintf_r+0x12c>
 8006054:	06d1      	lsls	r1, r2, #27
 8006056:	bf44      	itt	mi
 8006058:	2320      	movmi	r3, #32
 800605a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800605e:	0713      	lsls	r3, r2, #28
 8006060:	bf44      	itt	mi
 8006062:	232b      	movmi	r3, #43	; 0x2b
 8006064:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006068:	f89a 3000 	ldrb.w	r3, [sl]
 800606c:	2b2a      	cmp	r3, #42	; 0x2a
 800606e:	d015      	beq.n	800609c <_vfiprintf_r+0x13c>
 8006070:	9a07      	ldr	r2, [sp, #28]
 8006072:	4654      	mov	r4, sl
 8006074:	2000      	movs	r0, #0
 8006076:	f04f 0c0a 	mov.w	ip, #10
 800607a:	4621      	mov	r1, r4
 800607c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006080:	3b30      	subs	r3, #48	; 0x30
 8006082:	2b09      	cmp	r3, #9
 8006084:	d94e      	bls.n	8006124 <_vfiprintf_r+0x1c4>
 8006086:	b1b0      	cbz	r0, 80060b6 <_vfiprintf_r+0x156>
 8006088:	9207      	str	r2, [sp, #28]
 800608a:	e014      	b.n	80060b6 <_vfiprintf_r+0x156>
 800608c:	eba0 0308 	sub.w	r3, r0, r8
 8006090:	fa09 f303 	lsl.w	r3, r9, r3
 8006094:	4313      	orrs	r3, r2
 8006096:	9304      	str	r3, [sp, #16]
 8006098:	46a2      	mov	sl, r4
 800609a:	e7d2      	b.n	8006042 <_vfiprintf_r+0xe2>
 800609c:	9b03      	ldr	r3, [sp, #12]
 800609e:	1d19      	adds	r1, r3, #4
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	9103      	str	r1, [sp, #12]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	bfbb      	ittet	lt
 80060a8:	425b      	neglt	r3, r3
 80060aa:	f042 0202 	orrlt.w	r2, r2, #2
 80060ae:	9307      	strge	r3, [sp, #28]
 80060b0:	9307      	strlt	r3, [sp, #28]
 80060b2:	bfb8      	it	lt
 80060b4:	9204      	strlt	r2, [sp, #16]
 80060b6:	7823      	ldrb	r3, [r4, #0]
 80060b8:	2b2e      	cmp	r3, #46	; 0x2e
 80060ba:	d10c      	bne.n	80060d6 <_vfiprintf_r+0x176>
 80060bc:	7863      	ldrb	r3, [r4, #1]
 80060be:	2b2a      	cmp	r3, #42	; 0x2a
 80060c0:	d135      	bne.n	800612e <_vfiprintf_r+0x1ce>
 80060c2:	9b03      	ldr	r3, [sp, #12]
 80060c4:	1d1a      	adds	r2, r3, #4
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	9203      	str	r2, [sp, #12]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	bfb8      	it	lt
 80060ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80060d2:	3402      	adds	r4, #2
 80060d4:	9305      	str	r3, [sp, #20]
 80060d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80061bc <_vfiprintf_r+0x25c>
 80060da:	7821      	ldrb	r1, [r4, #0]
 80060dc:	2203      	movs	r2, #3
 80060de:	4650      	mov	r0, sl
 80060e0:	f7fa f886 	bl	80001f0 <memchr>
 80060e4:	b140      	cbz	r0, 80060f8 <_vfiprintf_r+0x198>
 80060e6:	2340      	movs	r3, #64	; 0x40
 80060e8:	eba0 000a 	sub.w	r0, r0, sl
 80060ec:	fa03 f000 	lsl.w	r0, r3, r0
 80060f0:	9b04      	ldr	r3, [sp, #16]
 80060f2:	4303      	orrs	r3, r0
 80060f4:	3401      	adds	r4, #1
 80060f6:	9304      	str	r3, [sp, #16]
 80060f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060fc:	482c      	ldr	r0, [pc, #176]	; (80061b0 <_vfiprintf_r+0x250>)
 80060fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006102:	2206      	movs	r2, #6
 8006104:	f7fa f874 	bl	80001f0 <memchr>
 8006108:	2800      	cmp	r0, #0
 800610a:	d03f      	beq.n	800618c <_vfiprintf_r+0x22c>
 800610c:	4b29      	ldr	r3, [pc, #164]	; (80061b4 <_vfiprintf_r+0x254>)
 800610e:	bb1b      	cbnz	r3, 8006158 <_vfiprintf_r+0x1f8>
 8006110:	9b03      	ldr	r3, [sp, #12]
 8006112:	3307      	adds	r3, #7
 8006114:	f023 0307 	bic.w	r3, r3, #7
 8006118:	3308      	adds	r3, #8
 800611a:	9303      	str	r3, [sp, #12]
 800611c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800611e:	443b      	add	r3, r7
 8006120:	9309      	str	r3, [sp, #36]	; 0x24
 8006122:	e767      	b.n	8005ff4 <_vfiprintf_r+0x94>
 8006124:	fb0c 3202 	mla	r2, ip, r2, r3
 8006128:	460c      	mov	r4, r1
 800612a:	2001      	movs	r0, #1
 800612c:	e7a5      	b.n	800607a <_vfiprintf_r+0x11a>
 800612e:	2300      	movs	r3, #0
 8006130:	3401      	adds	r4, #1
 8006132:	9305      	str	r3, [sp, #20]
 8006134:	4619      	mov	r1, r3
 8006136:	f04f 0c0a 	mov.w	ip, #10
 800613a:	4620      	mov	r0, r4
 800613c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006140:	3a30      	subs	r2, #48	; 0x30
 8006142:	2a09      	cmp	r2, #9
 8006144:	d903      	bls.n	800614e <_vfiprintf_r+0x1ee>
 8006146:	2b00      	cmp	r3, #0
 8006148:	d0c5      	beq.n	80060d6 <_vfiprintf_r+0x176>
 800614a:	9105      	str	r1, [sp, #20]
 800614c:	e7c3      	b.n	80060d6 <_vfiprintf_r+0x176>
 800614e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006152:	4604      	mov	r4, r0
 8006154:	2301      	movs	r3, #1
 8006156:	e7f0      	b.n	800613a <_vfiprintf_r+0x1da>
 8006158:	ab03      	add	r3, sp, #12
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	462a      	mov	r2, r5
 800615e:	4b16      	ldr	r3, [pc, #88]	; (80061b8 <_vfiprintf_r+0x258>)
 8006160:	a904      	add	r1, sp, #16
 8006162:	4630      	mov	r0, r6
 8006164:	f3af 8000 	nop.w
 8006168:	4607      	mov	r7, r0
 800616a:	1c78      	adds	r0, r7, #1
 800616c:	d1d6      	bne.n	800611c <_vfiprintf_r+0x1bc>
 800616e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006170:	07d9      	lsls	r1, r3, #31
 8006172:	d405      	bmi.n	8006180 <_vfiprintf_r+0x220>
 8006174:	89ab      	ldrh	r3, [r5, #12]
 8006176:	059a      	lsls	r2, r3, #22
 8006178:	d402      	bmi.n	8006180 <_vfiprintf_r+0x220>
 800617a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800617c:	f000 fc35 	bl	80069ea <__retarget_lock_release_recursive>
 8006180:	89ab      	ldrh	r3, [r5, #12]
 8006182:	065b      	lsls	r3, r3, #25
 8006184:	f53f af12 	bmi.w	8005fac <_vfiprintf_r+0x4c>
 8006188:	9809      	ldr	r0, [sp, #36]	; 0x24
 800618a:	e711      	b.n	8005fb0 <_vfiprintf_r+0x50>
 800618c:	ab03      	add	r3, sp, #12
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	462a      	mov	r2, r5
 8006192:	4b09      	ldr	r3, [pc, #36]	; (80061b8 <_vfiprintf_r+0x258>)
 8006194:	a904      	add	r1, sp, #16
 8006196:	4630      	mov	r0, r6
 8006198:	f000 f880 	bl	800629c <_printf_i>
 800619c:	e7e4      	b.n	8006168 <_vfiprintf_r+0x208>
 800619e:	bf00      	nop
 80061a0:	08007c70 	.word	0x08007c70
 80061a4:	08007c90 	.word	0x08007c90
 80061a8:	08007c50 	.word	0x08007c50
 80061ac:	08007c1a 	.word	0x08007c1a
 80061b0:	08007c24 	.word	0x08007c24
 80061b4:	00000000 	.word	0x00000000
 80061b8:	08005f3b 	.word	0x08005f3b
 80061bc:	08007c20 	.word	0x08007c20

080061c0 <_printf_common>:
 80061c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061c4:	4616      	mov	r6, r2
 80061c6:	4699      	mov	r9, r3
 80061c8:	688a      	ldr	r2, [r1, #8]
 80061ca:	690b      	ldr	r3, [r1, #16]
 80061cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061d0:	4293      	cmp	r3, r2
 80061d2:	bfb8      	it	lt
 80061d4:	4613      	movlt	r3, r2
 80061d6:	6033      	str	r3, [r6, #0]
 80061d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061dc:	4607      	mov	r7, r0
 80061de:	460c      	mov	r4, r1
 80061e0:	b10a      	cbz	r2, 80061e6 <_printf_common+0x26>
 80061e2:	3301      	adds	r3, #1
 80061e4:	6033      	str	r3, [r6, #0]
 80061e6:	6823      	ldr	r3, [r4, #0]
 80061e8:	0699      	lsls	r1, r3, #26
 80061ea:	bf42      	ittt	mi
 80061ec:	6833      	ldrmi	r3, [r6, #0]
 80061ee:	3302      	addmi	r3, #2
 80061f0:	6033      	strmi	r3, [r6, #0]
 80061f2:	6825      	ldr	r5, [r4, #0]
 80061f4:	f015 0506 	ands.w	r5, r5, #6
 80061f8:	d106      	bne.n	8006208 <_printf_common+0x48>
 80061fa:	f104 0a19 	add.w	sl, r4, #25
 80061fe:	68e3      	ldr	r3, [r4, #12]
 8006200:	6832      	ldr	r2, [r6, #0]
 8006202:	1a9b      	subs	r3, r3, r2
 8006204:	42ab      	cmp	r3, r5
 8006206:	dc26      	bgt.n	8006256 <_printf_common+0x96>
 8006208:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800620c:	1e13      	subs	r3, r2, #0
 800620e:	6822      	ldr	r2, [r4, #0]
 8006210:	bf18      	it	ne
 8006212:	2301      	movne	r3, #1
 8006214:	0692      	lsls	r2, r2, #26
 8006216:	d42b      	bmi.n	8006270 <_printf_common+0xb0>
 8006218:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800621c:	4649      	mov	r1, r9
 800621e:	4638      	mov	r0, r7
 8006220:	47c0      	blx	r8
 8006222:	3001      	adds	r0, #1
 8006224:	d01e      	beq.n	8006264 <_printf_common+0xa4>
 8006226:	6823      	ldr	r3, [r4, #0]
 8006228:	68e5      	ldr	r5, [r4, #12]
 800622a:	6832      	ldr	r2, [r6, #0]
 800622c:	f003 0306 	and.w	r3, r3, #6
 8006230:	2b04      	cmp	r3, #4
 8006232:	bf08      	it	eq
 8006234:	1aad      	subeq	r5, r5, r2
 8006236:	68a3      	ldr	r3, [r4, #8]
 8006238:	6922      	ldr	r2, [r4, #16]
 800623a:	bf0c      	ite	eq
 800623c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006240:	2500      	movne	r5, #0
 8006242:	4293      	cmp	r3, r2
 8006244:	bfc4      	itt	gt
 8006246:	1a9b      	subgt	r3, r3, r2
 8006248:	18ed      	addgt	r5, r5, r3
 800624a:	2600      	movs	r6, #0
 800624c:	341a      	adds	r4, #26
 800624e:	42b5      	cmp	r5, r6
 8006250:	d11a      	bne.n	8006288 <_printf_common+0xc8>
 8006252:	2000      	movs	r0, #0
 8006254:	e008      	b.n	8006268 <_printf_common+0xa8>
 8006256:	2301      	movs	r3, #1
 8006258:	4652      	mov	r2, sl
 800625a:	4649      	mov	r1, r9
 800625c:	4638      	mov	r0, r7
 800625e:	47c0      	blx	r8
 8006260:	3001      	adds	r0, #1
 8006262:	d103      	bne.n	800626c <_printf_common+0xac>
 8006264:	f04f 30ff 	mov.w	r0, #4294967295
 8006268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626c:	3501      	adds	r5, #1
 800626e:	e7c6      	b.n	80061fe <_printf_common+0x3e>
 8006270:	18e1      	adds	r1, r4, r3
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	2030      	movs	r0, #48	; 0x30
 8006276:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800627a:	4422      	add	r2, r4
 800627c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006280:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006284:	3302      	adds	r3, #2
 8006286:	e7c7      	b.n	8006218 <_printf_common+0x58>
 8006288:	2301      	movs	r3, #1
 800628a:	4622      	mov	r2, r4
 800628c:	4649      	mov	r1, r9
 800628e:	4638      	mov	r0, r7
 8006290:	47c0      	blx	r8
 8006292:	3001      	adds	r0, #1
 8006294:	d0e6      	beq.n	8006264 <_printf_common+0xa4>
 8006296:	3601      	adds	r6, #1
 8006298:	e7d9      	b.n	800624e <_printf_common+0x8e>
	...

0800629c <_printf_i>:
 800629c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062a0:	7e0f      	ldrb	r7, [r1, #24]
 80062a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062a4:	2f78      	cmp	r7, #120	; 0x78
 80062a6:	4691      	mov	r9, r2
 80062a8:	4680      	mov	r8, r0
 80062aa:	460c      	mov	r4, r1
 80062ac:	469a      	mov	sl, r3
 80062ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062b2:	d807      	bhi.n	80062c4 <_printf_i+0x28>
 80062b4:	2f62      	cmp	r7, #98	; 0x62
 80062b6:	d80a      	bhi.n	80062ce <_printf_i+0x32>
 80062b8:	2f00      	cmp	r7, #0
 80062ba:	f000 80d8 	beq.w	800646e <_printf_i+0x1d2>
 80062be:	2f58      	cmp	r7, #88	; 0x58
 80062c0:	f000 80a3 	beq.w	800640a <_printf_i+0x16e>
 80062c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062cc:	e03a      	b.n	8006344 <_printf_i+0xa8>
 80062ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062d2:	2b15      	cmp	r3, #21
 80062d4:	d8f6      	bhi.n	80062c4 <_printf_i+0x28>
 80062d6:	a101      	add	r1, pc, #4	; (adr r1, 80062dc <_printf_i+0x40>)
 80062d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062dc:	08006335 	.word	0x08006335
 80062e0:	08006349 	.word	0x08006349
 80062e4:	080062c5 	.word	0x080062c5
 80062e8:	080062c5 	.word	0x080062c5
 80062ec:	080062c5 	.word	0x080062c5
 80062f0:	080062c5 	.word	0x080062c5
 80062f4:	08006349 	.word	0x08006349
 80062f8:	080062c5 	.word	0x080062c5
 80062fc:	080062c5 	.word	0x080062c5
 8006300:	080062c5 	.word	0x080062c5
 8006304:	080062c5 	.word	0x080062c5
 8006308:	08006455 	.word	0x08006455
 800630c:	08006379 	.word	0x08006379
 8006310:	08006437 	.word	0x08006437
 8006314:	080062c5 	.word	0x080062c5
 8006318:	080062c5 	.word	0x080062c5
 800631c:	08006477 	.word	0x08006477
 8006320:	080062c5 	.word	0x080062c5
 8006324:	08006379 	.word	0x08006379
 8006328:	080062c5 	.word	0x080062c5
 800632c:	080062c5 	.word	0x080062c5
 8006330:	0800643f 	.word	0x0800643f
 8006334:	682b      	ldr	r3, [r5, #0]
 8006336:	1d1a      	adds	r2, r3, #4
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	602a      	str	r2, [r5, #0]
 800633c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006340:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006344:	2301      	movs	r3, #1
 8006346:	e0a3      	b.n	8006490 <_printf_i+0x1f4>
 8006348:	6820      	ldr	r0, [r4, #0]
 800634a:	6829      	ldr	r1, [r5, #0]
 800634c:	0606      	lsls	r6, r0, #24
 800634e:	f101 0304 	add.w	r3, r1, #4
 8006352:	d50a      	bpl.n	800636a <_printf_i+0xce>
 8006354:	680e      	ldr	r6, [r1, #0]
 8006356:	602b      	str	r3, [r5, #0]
 8006358:	2e00      	cmp	r6, #0
 800635a:	da03      	bge.n	8006364 <_printf_i+0xc8>
 800635c:	232d      	movs	r3, #45	; 0x2d
 800635e:	4276      	negs	r6, r6
 8006360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006364:	485e      	ldr	r0, [pc, #376]	; (80064e0 <_printf_i+0x244>)
 8006366:	230a      	movs	r3, #10
 8006368:	e019      	b.n	800639e <_printf_i+0x102>
 800636a:	680e      	ldr	r6, [r1, #0]
 800636c:	602b      	str	r3, [r5, #0]
 800636e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006372:	bf18      	it	ne
 8006374:	b236      	sxthne	r6, r6
 8006376:	e7ef      	b.n	8006358 <_printf_i+0xbc>
 8006378:	682b      	ldr	r3, [r5, #0]
 800637a:	6820      	ldr	r0, [r4, #0]
 800637c:	1d19      	adds	r1, r3, #4
 800637e:	6029      	str	r1, [r5, #0]
 8006380:	0601      	lsls	r1, r0, #24
 8006382:	d501      	bpl.n	8006388 <_printf_i+0xec>
 8006384:	681e      	ldr	r6, [r3, #0]
 8006386:	e002      	b.n	800638e <_printf_i+0xf2>
 8006388:	0646      	lsls	r6, r0, #25
 800638a:	d5fb      	bpl.n	8006384 <_printf_i+0xe8>
 800638c:	881e      	ldrh	r6, [r3, #0]
 800638e:	4854      	ldr	r0, [pc, #336]	; (80064e0 <_printf_i+0x244>)
 8006390:	2f6f      	cmp	r7, #111	; 0x6f
 8006392:	bf0c      	ite	eq
 8006394:	2308      	moveq	r3, #8
 8006396:	230a      	movne	r3, #10
 8006398:	2100      	movs	r1, #0
 800639a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800639e:	6865      	ldr	r5, [r4, #4]
 80063a0:	60a5      	str	r5, [r4, #8]
 80063a2:	2d00      	cmp	r5, #0
 80063a4:	bfa2      	ittt	ge
 80063a6:	6821      	ldrge	r1, [r4, #0]
 80063a8:	f021 0104 	bicge.w	r1, r1, #4
 80063ac:	6021      	strge	r1, [r4, #0]
 80063ae:	b90e      	cbnz	r6, 80063b4 <_printf_i+0x118>
 80063b0:	2d00      	cmp	r5, #0
 80063b2:	d04d      	beq.n	8006450 <_printf_i+0x1b4>
 80063b4:	4615      	mov	r5, r2
 80063b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80063ba:	fb03 6711 	mls	r7, r3, r1, r6
 80063be:	5dc7      	ldrb	r7, [r0, r7]
 80063c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063c4:	4637      	mov	r7, r6
 80063c6:	42bb      	cmp	r3, r7
 80063c8:	460e      	mov	r6, r1
 80063ca:	d9f4      	bls.n	80063b6 <_printf_i+0x11a>
 80063cc:	2b08      	cmp	r3, #8
 80063ce:	d10b      	bne.n	80063e8 <_printf_i+0x14c>
 80063d0:	6823      	ldr	r3, [r4, #0]
 80063d2:	07de      	lsls	r6, r3, #31
 80063d4:	d508      	bpl.n	80063e8 <_printf_i+0x14c>
 80063d6:	6923      	ldr	r3, [r4, #16]
 80063d8:	6861      	ldr	r1, [r4, #4]
 80063da:	4299      	cmp	r1, r3
 80063dc:	bfde      	ittt	le
 80063de:	2330      	movle	r3, #48	; 0x30
 80063e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063e8:	1b52      	subs	r2, r2, r5
 80063ea:	6122      	str	r2, [r4, #16]
 80063ec:	f8cd a000 	str.w	sl, [sp]
 80063f0:	464b      	mov	r3, r9
 80063f2:	aa03      	add	r2, sp, #12
 80063f4:	4621      	mov	r1, r4
 80063f6:	4640      	mov	r0, r8
 80063f8:	f7ff fee2 	bl	80061c0 <_printf_common>
 80063fc:	3001      	adds	r0, #1
 80063fe:	d14c      	bne.n	800649a <_printf_i+0x1fe>
 8006400:	f04f 30ff 	mov.w	r0, #4294967295
 8006404:	b004      	add	sp, #16
 8006406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800640a:	4835      	ldr	r0, [pc, #212]	; (80064e0 <_printf_i+0x244>)
 800640c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006410:	6829      	ldr	r1, [r5, #0]
 8006412:	6823      	ldr	r3, [r4, #0]
 8006414:	f851 6b04 	ldr.w	r6, [r1], #4
 8006418:	6029      	str	r1, [r5, #0]
 800641a:	061d      	lsls	r5, r3, #24
 800641c:	d514      	bpl.n	8006448 <_printf_i+0x1ac>
 800641e:	07df      	lsls	r7, r3, #31
 8006420:	bf44      	itt	mi
 8006422:	f043 0320 	orrmi.w	r3, r3, #32
 8006426:	6023      	strmi	r3, [r4, #0]
 8006428:	b91e      	cbnz	r6, 8006432 <_printf_i+0x196>
 800642a:	6823      	ldr	r3, [r4, #0]
 800642c:	f023 0320 	bic.w	r3, r3, #32
 8006430:	6023      	str	r3, [r4, #0]
 8006432:	2310      	movs	r3, #16
 8006434:	e7b0      	b.n	8006398 <_printf_i+0xfc>
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	f043 0320 	orr.w	r3, r3, #32
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	2378      	movs	r3, #120	; 0x78
 8006440:	4828      	ldr	r0, [pc, #160]	; (80064e4 <_printf_i+0x248>)
 8006442:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006446:	e7e3      	b.n	8006410 <_printf_i+0x174>
 8006448:	0659      	lsls	r1, r3, #25
 800644a:	bf48      	it	mi
 800644c:	b2b6      	uxthmi	r6, r6
 800644e:	e7e6      	b.n	800641e <_printf_i+0x182>
 8006450:	4615      	mov	r5, r2
 8006452:	e7bb      	b.n	80063cc <_printf_i+0x130>
 8006454:	682b      	ldr	r3, [r5, #0]
 8006456:	6826      	ldr	r6, [r4, #0]
 8006458:	6961      	ldr	r1, [r4, #20]
 800645a:	1d18      	adds	r0, r3, #4
 800645c:	6028      	str	r0, [r5, #0]
 800645e:	0635      	lsls	r5, r6, #24
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	d501      	bpl.n	8006468 <_printf_i+0x1cc>
 8006464:	6019      	str	r1, [r3, #0]
 8006466:	e002      	b.n	800646e <_printf_i+0x1d2>
 8006468:	0670      	lsls	r0, r6, #25
 800646a:	d5fb      	bpl.n	8006464 <_printf_i+0x1c8>
 800646c:	8019      	strh	r1, [r3, #0]
 800646e:	2300      	movs	r3, #0
 8006470:	6123      	str	r3, [r4, #16]
 8006472:	4615      	mov	r5, r2
 8006474:	e7ba      	b.n	80063ec <_printf_i+0x150>
 8006476:	682b      	ldr	r3, [r5, #0]
 8006478:	1d1a      	adds	r2, r3, #4
 800647a:	602a      	str	r2, [r5, #0]
 800647c:	681d      	ldr	r5, [r3, #0]
 800647e:	6862      	ldr	r2, [r4, #4]
 8006480:	2100      	movs	r1, #0
 8006482:	4628      	mov	r0, r5
 8006484:	f7f9 feb4 	bl	80001f0 <memchr>
 8006488:	b108      	cbz	r0, 800648e <_printf_i+0x1f2>
 800648a:	1b40      	subs	r0, r0, r5
 800648c:	6060      	str	r0, [r4, #4]
 800648e:	6863      	ldr	r3, [r4, #4]
 8006490:	6123      	str	r3, [r4, #16]
 8006492:	2300      	movs	r3, #0
 8006494:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006498:	e7a8      	b.n	80063ec <_printf_i+0x150>
 800649a:	6923      	ldr	r3, [r4, #16]
 800649c:	462a      	mov	r2, r5
 800649e:	4649      	mov	r1, r9
 80064a0:	4640      	mov	r0, r8
 80064a2:	47d0      	blx	sl
 80064a4:	3001      	adds	r0, #1
 80064a6:	d0ab      	beq.n	8006400 <_printf_i+0x164>
 80064a8:	6823      	ldr	r3, [r4, #0]
 80064aa:	079b      	lsls	r3, r3, #30
 80064ac:	d413      	bmi.n	80064d6 <_printf_i+0x23a>
 80064ae:	68e0      	ldr	r0, [r4, #12]
 80064b0:	9b03      	ldr	r3, [sp, #12]
 80064b2:	4298      	cmp	r0, r3
 80064b4:	bfb8      	it	lt
 80064b6:	4618      	movlt	r0, r3
 80064b8:	e7a4      	b.n	8006404 <_printf_i+0x168>
 80064ba:	2301      	movs	r3, #1
 80064bc:	4632      	mov	r2, r6
 80064be:	4649      	mov	r1, r9
 80064c0:	4640      	mov	r0, r8
 80064c2:	47d0      	blx	sl
 80064c4:	3001      	adds	r0, #1
 80064c6:	d09b      	beq.n	8006400 <_printf_i+0x164>
 80064c8:	3501      	adds	r5, #1
 80064ca:	68e3      	ldr	r3, [r4, #12]
 80064cc:	9903      	ldr	r1, [sp, #12]
 80064ce:	1a5b      	subs	r3, r3, r1
 80064d0:	42ab      	cmp	r3, r5
 80064d2:	dcf2      	bgt.n	80064ba <_printf_i+0x21e>
 80064d4:	e7eb      	b.n	80064ae <_printf_i+0x212>
 80064d6:	2500      	movs	r5, #0
 80064d8:	f104 0619 	add.w	r6, r4, #25
 80064dc:	e7f5      	b.n	80064ca <_printf_i+0x22e>
 80064de:	bf00      	nop
 80064e0:	08007c2b 	.word	0x08007c2b
 80064e4:	08007c3c 	.word	0x08007c3c

080064e8 <__swbuf_r>:
 80064e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ea:	460e      	mov	r6, r1
 80064ec:	4614      	mov	r4, r2
 80064ee:	4605      	mov	r5, r0
 80064f0:	b118      	cbz	r0, 80064fa <__swbuf_r+0x12>
 80064f2:	6983      	ldr	r3, [r0, #24]
 80064f4:	b90b      	cbnz	r3, 80064fa <__swbuf_r+0x12>
 80064f6:	f000 f9d9 	bl	80068ac <__sinit>
 80064fa:	4b21      	ldr	r3, [pc, #132]	; (8006580 <__swbuf_r+0x98>)
 80064fc:	429c      	cmp	r4, r3
 80064fe:	d12b      	bne.n	8006558 <__swbuf_r+0x70>
 8006500:	686c      	ldr	r4, [r5, #4]
 8006502:	69a3      	ldr	r3, [r4, #24]
 8006504:	60a3      	str	r3, [r4, #8]
 8006506:	89a3      	ldrh	r3, [r4, #12]
 8006508:	071a      	lsls	r2, r3, #28
 800650a:	d52f      	bpl.n	800656c <__swbuf_r+0x84>
 800650c:	6923      	ldr	r3, [r4, #16]
 800650e:	b36b      	cbz	r3, 800656c <__swbuf_r+0x84>
 8006510:	6923      	ldr	r3, [r4, #16]
 8006512:	6820      	ldr	r0, [r4, #0]
 8006514:	1ac0      	subs	r0, r0, r3
 8006516:	6963      	ldr	r3, [r4, #20]
 8006518:	b2f6      	uxtb	r6, r6
 800651a:	4283      	cmp	r3, r0
 800651c:	4637      	mov	r7, r6
 800651e:	dc04      	bgt.n	800652a <__swbuf_r+0x42>
 8006520:	4621      	mov	r1, r4
 8006522:	4628      	mov	r0, r5
 8006524:	f000 f92e 	bl	8006784 <_fflush_r>
 8006528:	bb30      	cbnz	r0, 8006578 <__swbuf_r+0x90>
 800652a:	68a3      	ldr	r3, [r4, #8]
 800652c:	3b01      	subs	r3, #1
 800652e:	60a3      	str	r3, [r4, #8]
 8006530:	6823      	ldr	r3, [r4, #0]
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	6022      	str	r2, [r4, #0]
 8006536:	701e      	strb	r6, [r3, #0]
 8006538:	6963      	ldr	r3, [r4, #20]
 800653a:	3001      	adds	r0, #1
 800653c:	4283      	cmp	r3, r0
 800653e:	d004      	beq.n	800654a <__swbuf_r+0x62>
 8006540:	89a3      	ldrh	r3, [r4, #12]
 8006542:	07db      	lsls	r3, r3, #31
 8006544:	d506      	bpl.n	8006554 <__swbuf_r+0x6c>
 8006546:	2e0a      	cmp	r6, #10
 8006548:	d104      	bne.n	8006554 <__swbuf_r+0x6c>
 800654a:	4621      	mov	r1, r4
 800654c:	4628      	mov	r0, r5
 800654e:	f000 f919 	bl	8006784 <_fflush_r>
 8006552:	b988      	cbnz	r0, 8006578 <__swbuf_r+0x90>
 8006554:	4638      	mov	r0, r7
 8006556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006558:	4b0a      	ldr	r3, [pc, #40]	; (8006584 <__swbuf_r+0x9c>)
 800655a:	429c      	cmp	r4, r3
 800655c:	d101      	bne.n	8006562 <__swbuf_r+0x7a>
 800655e:	68ac      	ldr	r4, [r5, #8]
 8006560:	e7cf      	b.n	8006502 <__swbuf_r+0x1a>
 8006562:	4b09      	ldr	r3, [pc, #36]	; (8006588 <__swbuf_r+0xa0>)
 8006564:	429c      	cmp	r4, r3
 8006566:	bf08      	it	eq
 8006568:	68ec      	ldreq	r4, [r5, #12]
 800656a:	e7ca      	b.n	8006502 <__swbuf_r+0x1a>
 800656c:	4621      	mov	r1, r4
 800656e:	4628      	mov	r0, r5
 8006570:	f000 f80c 	bl	800658c <__swsetup_r>
 8006574:	2800      	cmp	r0, #0
 8006576:	d0cb      	beq.n	8006510 <__swbuf_r+0x28>
 8006578:	f04f 37ff 	mov.w	r7, #4294967295
 800657c:	e7ea      	b.n	8006554 <__swbuf_r+0x6c>
 800657e:	bf00      	nop
 8006580:	08007c70 	.word	0x08007c70
 8006584:	08007c90 	.word	0x08007c90
 8006588:	08007c50 	.word	0x08007c50

0800658c <__swsetup_r>:
 800658c:	4b32      	ldr	r3, [pc, #200]	; (8006658 <__swsetup_r+0xcc>)
 800658e:	b570      	push	{r4, r5, r6, lr}
 8006590:	681d      	ldr	r5, [r3, #0]
 8006592:	4606      	mov	r6, r0
 8006594:	460c      	mov	r4, r1
 8006596:	b125      	cbz	r5, 80065a2 <__swsetup_r+0x16>
 8006598:	69ab      	ldr	r3, [r5, #24]
 800659a:	b913      	cbnz	r3, 80065a2 <__swsetup_r+0x16>
 800659c:	4628      	mov	r0, r5
 800659e:	f000 f985 	bl	80068ac <__sinit>
 80065a2:	4b2e      	ldr	r3, [pc, #184]	; (800665c <__swsetup_r+0xd0>)
 80065a4:	429c      	cmp	r4, r3
 80065a6:	d10f      	bne.n	80065c8 <__swsetup_r+0x3c>
 80065a8:	686c      	ldr	r4, [r5, #4]
 80065aa:	89a3      	ldrh	r3, [r4, #12]
 80065ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065b0:	0719      	lsls	r1, r3, #28
 80065b2:	d42c      	bmi.n	800660e <__swsetup_r+0x82>
 80065b4:	06dd      	lsls	r5, r3, #27
 80065b6:	d411      	bmi.n	80065dc <__swsetup_r+0x50>
 80065b8:	2309      	movs	r3, #9
 80065ba:	6033      	str	r3, [r6, #0]
 80065bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80065c0:	81a3      	strh	r3, [r4, #12]
 80065c2:	f04f 30ff 	mov.w	r0, #4294967295
 80065c6:	e03e      	b.n	8006646 <__swsetup_r+0xba>
 80065c8:	4b25      	ldr	r3, [pc, #148]	; (8006660 <__swsetup_r+0xd4>)
 80065ca:	429c      	cmp	r4, r3
 80065cc:	d101      	bne.n	80065d2 <__swsetup_r+0x46>
 80065ce:	68ac      	ldr	r4, [r5, #8]
 80065d0:	e7eb      	b.n	80065aa <__swsetup_r+0x1e>
 80065d2:	4b24      	ldr	r3, [pc, #144]	; (8006664 <__swsetup_r+0xd8>)
 80065d4:	429c      	cmp	r4, r3
 80065d6:	bf08      	it	eq
 80065d8:	68ec      	ldreq	r4, [r5, #12]
 80065da:	e7e6      	b.n	80065aa <__swsetup_r+0x1e>
 80065dc:	0758      	lsls	r0, r3, #29
 80065de:	d512      	bpl.n	8006606 <__swsetup_r+0x7a>
 80065e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065e2:	b141      	cbz	r1, 80065f6 <__swsetup_r+0x6a>
 80065e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065e8:	4299      	cmp	r1, r3
 80065ea:	d002      	beq.n	80065f2 <__swsetup_r+0x66>
 80065ec:	4630      	mov	r0, r6
 80065ee:	f7ff faf5 	bl	8005bdc <_free_r>
 80065f2:	2300      	movs	r3, #0
 80065f4:	6363      	str	r3, [r4, #52]	; 0x34
 80065f6:	89a3      	ldrh	r3, [r4, #12]
 80065f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065fc:	81a3      	strh	r3, [r4, #12]
 80065fe:	2300      	movs	r3, #0
 8006600:	6063      	str	r3, [r4, #4]
 8006602:	6923      	ldr	r3, [r4, #16]
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	89a3      	ldrh	r3, [r4, #12]
 8006608:	f043 0308 	orr.w	r3, r3, #8
 800660c:	81a3      	strh	r3, [r4, #12]
 800660e:	6923      	ldr	r3, [r4, #16]
 8006610:	b94b      	cbnz	r3, 8006626 <__swsetup_r+0x9a>
 8006612:	89a3      	ldrh	r3, [r4, #12]
 8006614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800661c:	d003      	beq.n	8006626 <__swsetup_r+0x9a>
 800661e:	4621      	mov	r1, r4
 8006620:	4630      	mov	r0, r6
 8006622:	f000 fa09 	bl	8006a38 <__smakebuf_r>
 8006626:	89a0      	ldrh	r0, [r4, #12]
 8006628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800662c:	f010 0301 	ands.w	r3, r0, #1
 8006630:	d00a      	beq.n	8006648 <__swsetup_r+0xbc>
 8006632:	2300      	movs	r3, #0
 8006634:	60a3      	str	r3, [r4, #8]
 8006636:	6963      	ldr	r3, [r4, #20]
 8006638:	425b      	negs	r3, r3
 800663a:	61a3      	str	r3, [r4, #24]
 800663c:	6923      	ldr	r3, [r4, #16]
 800663e:	b943      	cbnz	r3, 8006652 <__swsetup_r+0xc6>
 8006640:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006644:	d1ba      	bne.n	80065bc <__swsetup_r+0x30>
 8006646:	bd70      	pop	{r4, r5, r6, pc}
 8006648:	0781      	lsls	r1, r0, #30
 800664a:	bf58      	it	pl
 800664c:	6963      	ldrpl	r3, [r4, #20]
 800664e:	60a3      	str	r3, [r4, #8]
 8006650:	e7f4      	b.n	800663c <__swsetup_r+0xb0>
 8006652:	2000      	movs	r0, #0
 8006654:	e7f7      	b.n	8006646 <__swsetup_r+0xba>
 8006656:	bf00      	nop
 8006658:	20000014 	.word	0x20000014
 800665c:	08007c70 	.word	0x08007c70
 8006660:	08007c90 	.word	0x08007c90
 8006664:	08007c50 	.word	0x08007c50

08006668 <abort>:
 8006668:	b508      	push	{r3, lr}
 800666a:	2006      	movs	r0, #6
 800666c:	f000 fa4c 	bl	8006b08 <raise>
 8006670:	2001      	movs	r0, #1
 8006672:	f7fd facf 	bl	8003c14 <_exit>
	...

08006678 <__sflush_r>:
 8006678:	898a      	ldrh	r2, [r1, #12]
 800667a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800667e:	4605      	mov	r5, r0
 8006680:	0710      	lsls	r0, r2, #28
 8006682:	460c      	mov	r4, r1
 8006684:	d458      	bmi.n	8006738 <__sflush_r+0xc0>
 8006686:	684b      	ldr	r3, [r1, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	dc05      	bgt.n	8006698 <__sflush_r+0x20>
 800668c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800668e:	2b00      	cmp	r3, #0
 8006690:	dc02      	bgt.n	8006698 <__sflush_r+0x20>
 8006692:	2000      	movs	r0, #0
 8006694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006698:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800669a:	2e00      	cmp	r6, #0
 800669c:	d0f9      	beq.n	8006692 <__sflush_r+0x1a>
 800669e:	2300      	movs	r3, #0
 80066a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066a4:	682f      	ldr	r7, [r5, #0]
 80066a6:	602b      	str	r3, [r5, #0]
 80066a8:	d032      	beq.n	8006710 <__sflush_r+0x98>
 80066aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066ac:	89a3      	ldrh	r3, [r4, #12]
 80066ae:	075a      	lsls	r2, r3, #29
 80066b0:	d505      	bpl.n	80066be <__sflush_r+0x46>
 80066b2:	6863      	ldr	r3, [r4, #4]
 80066b4:	1ac0      	subs	r0, r0, r3
 80066b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066b8:	b10b      	cbz	r3, 80066be <__sflush_r+0x46>
 80066ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066bc:	1ac0      	subs	r0, r0, r3
 80066be:	2300      	movs	r3, #0
 80066c0:	4602      	mov	r2, r0
 80066c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066c4:	6a21      	ldr	r1, [r4, #32]
 80066c6:	4628      	mov	r0, r5
 80066c8:	47b0      	blx	r6
 80066ca:	1c43      	adds	r3, r0, #1
 80066cc:	89a3      	ldrh	r3, [r4, #12]
 80066ce:	d106      	bne.n	80066de <__sflush_r+0x66>
 80066d0:	6829      	ldr	r1, [r5, #0]
 80066d2:	291d      	cmp	r1, #29
 80066d4:	d82c      	bhi.n	8006730 <__sflush_r+0xb8>
 80066d6:	4a2a      	ldr	r2, [pc, #168]	; (8006780 <__sflush_r+0x108>)
 80066d8:	40ca      	lsrs	r2, r1
 80066da:	07d6      	lsls	r6, r2, #31
 80066dc:	d528      	bpl.n	8006730 <__sflush_r+0xb8>
 80066de:	2200      	movs	r2, #0
 80066e0:	6062      	str	r2, [r4, #4]
 80066e2:	04d9      	lsls	r1, r3, #19
 80066e4:	6922      	ldr	r2, [r4, #16]
 80066e6:	6022      	str	r2, [r4, #0]
 80066e8:	d504      	bpl.n	80066f4 <__sflush_r+0x7c>
 80066ea:	1c42      	adds	r2, r0, #1
 80066ec:	d101      	bne.n	80066f2 <__sflush_r+0x7a>
 80066ee:	682b      	ldr	r3, [r5, #0]
 80066f0:	b903      	cbnz	r3, 80066f4 <__sflush_r+0x7c>
 80066f2:	6560      	str	r0, [r4, #84]	; 0x54
 80066f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066f6:	602f      	str	r7, [r5, #0]
 80066f8:	2900      	cmp	r1, #0
 80066fa:	d0ca      	beq.n	8006692 <__sflush_r+0x1a>
 80066fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006700:	4299      	cmp	r1, r3
 8006702:	d002      	beq.n	800670a <__sflush_r+0x92>
 8006704:	4628      	mov	r0, r5
 8006706:	f7ff fa69 	bl	8005bdc <_free_r>
 800670a:	2000      	movs	r0, #0
 800670c:	6360      	str	r0, [r4, #52]	; 0x34
 800670e:	e7c1      	b.n	8006694 <__sflush_r+0x1c>
 8006710:	6a21      	ldr	r1, [r4, #32]
 8006712:	2301      	movs	r3, #1
 8006714:	4628      	mov	r0, r5
 8006716:	47b0      	blx	r6
 8006718:	1c41      	adds	r1, r0, #1
 800671a:	d1c7      	bne.n	80066ac <__sflush_r+0x34>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d0c4      	beq.n	80066ac <__sflush_r+0x34>
 8006722:	2b1d      	cmp	r3, #29
 8006724:	d001      	beq.n	800672a <__sflush_r+0xb2>
 8006726:	2b16      	cmp	r3, #22
 8006728:	d101      	bne.n	800672e <__sflush_r+0xb6>
 800672a:	602f      	str	r7, [r5, #0]
 800672c:	e7b1      	b.n	8006692 <__sflush_r+0x1a>
 800672e:	89a3      	ldrh	r3, [r4, #12]
 8006730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006734:	81a3      	strh	r3, [r4, #12]
 8006736:	e7ad      	b.n	8006694 <__sflush_r+0x1c>
 8006738:	690f      	ldr	r7, [r1, #16]
 800673a:	2f00      	cmp	r7, #0
 800673c:	d0a9      	beq.n	8006692 <__sflush_r+0x1a>
 800673e:	0793      	lsls	r3, r2, #30
 8006740:	680e      	ldr	r6, [r1, #0]
 8006742:	bf08      	it	eq
 8006744:	694b      	ldreq	r3, [r1, #20]
 8006746:	600f      	str	r7, [r1, #0]
 8006748:	bf18      	it	ne
 800674a:	2300      	movne	r3, #0
 800674c:	eba6 0807 	sub.w	r8, r6, r7
 8006750:	608b      	str	r3, [r1, #8]
 8006752:	f1b8 0f00 	cmp.w	r8, #0
 8006756:	dd9c      	ble.n	8006692 <__sflush_r+0x1a>
 8006758:	6a21      	ldr	r1, [r4, #32]
 800675a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800675c:	4643      	mov	r3, r8
 800675e:	463a      	mov	r2, r7
 8006760:	4628      	mov	r0, r5
 8006762:	47b0      	blx	r6
 8006764:	2800      	cmp	r0, #0
 8006766:	dc06      	bgt.n	8006776 <__sflush_r+0xfe>
 8006768:	89a3      	ldrh	r3, [r4, #12]
 800676a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800676e:	81a3      	strh	r3, [r4, #12]
 8006770:	f04f 30ff 	mov.w	r0, #4294967295
 8006774:	e78e      	b.n	8006694 <__sflush_r+0x1c>
 8006776:	4407      	add	r7, r0
 8006778:	eba8 0800 	sub.w	r8, r8, r0
 800677c:	e7e9      	b.n	8006752 <__sflush_r+0xda>
 800677e:	bf00      	nop
 8006780:	20400001 	.word	0x20400001

08006784 <_fflush_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	690b      	ldr	r3, [r1, #16]
 8006788:	4605      	mov	r5, r0
 800678a:	460c      	mov	r4, r1
 800678c:	b913      	cbnz	r3, 8006794 <_fflush_r+0x10>
 800678e:	2500      	movs	r5, #0
 8006790:	4628      	mov	r0, r5
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	b118      	cbz	r0, 800679e <_fflush_r+0x1a>
 8006796:	6983      	ldr	r3, [r0, #24]
 8006798:	b90b      	cbnz	r3, 800679e <_fflush_r+0x1a>
 800679a:	f000 f887 	bl	80068ac <__sinit>
 800679e:	4b14      	ldr	r3, [pc, #80]	; (80067f0 <_fflush_r+0x6c>)
 80067a0:	429c      	cmp	r4, r3
 80067a2:	d11b      	bne.n	80067dc <_fflush_r+0x58>
 80067a4:	686c      	ldr	r4, [r5, #4]
 80067a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0ef      	beq.n	800678e <_fflush_r+0xa>
 80067ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067b0:	07d0      	lsls	r0, r2, #31
 80067b2:	d404      	bmi.n	80067be <_fflush_r+0x3a>
 80067b4:	0599      	lsls	r1, r3, #22
 80067b6:	d402      	bmi.n	80067be <_fflush_r+0x3a>
 80067b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067ba:	f000 f915 	bl	80069e8 <__retarget_lock_acquire_recursive>
 80067be:	4628      	mov	r0, r5
 80067c0:	4621      	mov	r1, r4
 80067c2:	f7ff ff59 	bl	8006678 <__sflush_r>
 80067c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067c8:	07da      	lsls	r2, r3, #31
 80067ca:	4605      	mov	r5, r0
 80067cc:	d4e0      	bmi.n	8006790 <_fflush_r+0xc>
 80067ce:	89a3      	ldrh	r3, [r4, #12]
 80067d0:	059b      	lsls	r3, r3, #22
 80067d2:	d4dd      	bmi.n	8006790 <_fflush_r+0xc>
 80067d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067d6:	f000 f908 	bl	80069ea <__retarget_lock_release_recursive>
 80067da:	e7d9      	b.n	8006790 <_fflush_r+0xc>
 80067dc:	4b05      	ldr	r3, [pc, #20]	; (80067f4 <_fflush_r+0x70>)
 80067de:	429c      	cmp	r4, r3
 80067e0:	d101      	bne.n	80067e6 <_fflush_r+0x62>
 80067e2:	68ac      	ldr	r4, [r5, #8]
 80067e4:	e7df      	b.n	80067a6 <_fflush_r+0x22>
 80067e6:	4b04      	ldr	r3, [pc, #16]	; (80067f8 <_fflush_r+0x74>)
 80067e8:	429c      	cmp	r4, r3
 80067ea:	bf08      	it	eq
 80067ec:	68ec      	ldreq	r4, [r5, #12]
 80067ee:	e7da      	b.n	80067a6 <_fflush_r+0x22>
 80067f0:	08007c70 	.word	0x08007c70
 80067f4:	08007c90 	.word	0x08007c90
 80067f8:	08007c50 	.word	0x08007c50

080067fc <std>:
 80067fc:	2300      	movs	r3, #0
 80067fe:	b510      	push	{r4, lr}
 8006800:	4604      	mov	r4, r0
 8006802:	e9c0 3300 	strd	r3, r3, [r0]
 8006806:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800680a:	6083      	str	r3, [r0, #8]
 800680c:	8181      	strh	r1, [r0, #12]
 800680e:	6643      	str	r3, [r0, #100]	; 0x64
 8006810:	81c2      	strh	r2, [r0, #14]
 8006812:	6183      	str	r3, [r0, #24]
 8006814:	4619      	mov	r1, r3
 8006816:	2208      	movs	r2, #8
 8006818:	305c      	adds	r0, #92	; 0x5c
 800681a:	f7ff f9d7 	bl	8005bcc <memset>
 800681e:	4b05      	ldr	r3, [pc, #20]	; (8006834 <std+0x38>)
 8006820:	6263      	str	r3, [r4, #36]	; 0x24
 8006822:	4b05      	ldr	r3, [pc, #20]	; (8006838 <std+0x3c>)
 8006824:	62a3      	str	r3, [r4, #40]	; 0x28
 8006826:	4b05      	ldr	r3, [pc, #20]	; (800683c <std+0x40>)
 8006828:	62e3      	str	r3, [r4, #44]	; 0x2c
 800682a:	4b05      	ldr	r3, [pc, #20]	; (8006840 <std+0x44>)
 800682c:	6224      	str	r4, [r4, #32]
 800682e:	6323      	str	r3, [r4, #48]	; 0x30
 8006830:	bd10      	pop	{r4, pc}
 8006832:	bf00      	nop
 8006834:	08006b41 	.word	0x08006b41
 8006838:	08006b63 	.word	0x08006b63
 800683c:	08006b9b 	.word	0x08006b9b
 8006840:	08006bbf 	.word	0x08006bbf

08006844 <_cleanup_r>:
 8006844:	4901      	ldr	r1, [pc, #4]	; (800684c <_cleanup_r+0x8>)
 8006846:	f000 b8af 	b.w	80069a8 <_fwalk_reent>
 800684a:	bf00      	nop
 800684c:	08006785 	.word	0x08006785

08006850 <__sfmoreglue>:
 8006850:	b570      	push	{r4, r5, r6, lr}
 8006852:	2268      	movs	r2, #104	; 0x68
 8006854:	1e4d      	subs	r5, r1, #1
 8006856:	4355      	muls	r5, r2
 8006858:	460e      	mov	r6, r1
 800685a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800685e:	f7ff fa29 	bl	8005cb4 <_malloc_r>
 8006862:	4604      	mov	r4, r0
 8006864:	b140      	cbz	r0, 8006878 <__sfmoreglue+0x28>
 8006866:	2100      	movs	r1, #0
 8006868:	e9c0 1600 	strd	r1, r6, [r0]
 800686c:	300c      	adds	r0, #12
 800686e:	60a0      	str	r0, [r4, #8]
 8006870:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006874:	f7ff f9aa 	bl	8005bcc <memset>
 8006878:	4620      	mov	r0, r4
 800687a:	bd70      	pop	{r4, r5, r6, pc}

0800687c <__sfp_lock_acquire>:
 800687c:	4801      	ldr	r0, [pc, #4]	; (8006884 <__sfp_lock_acquire+0x8>)
 800687e:	f000 b8b3 	b.w	80069e8 <__retarget_lock_acquire_recursive>
 8006882:	bf00      	nop
 8006884:	2000021d 	.word	0x2000021d

08006888 <__sfp_lock_release>:
 8006888:	4801      	ldr	r0, [pc, #4]	; (8006890 <__sfp_lock_release+0x8>)
 800688a:	f000 b8ae 	b.w	80069ea <__retarget_lock_release_recursive>
 800688e:	bf00      	nop
 8006890:	2000021d 	.word	0x2000021d

08006894 <__sinit_lock_acquire>:
 8006894:	4801      	ldr	r0, [pc, #4]	; (800689c <__sinit_lock_acquire+0x8>)
 8006896:	f000 b8a7 	b.w	80069e8 <__retarget_lock_acquire_recursive>
 800689a:	bf00      	nop
 800689c:	2000021e 	.word	0x2000021e

080068a0 <__sinit_lock_release>:
 80068a0:	4801      	ldr	r0, [pc, #4]	; (80068a8 <__sinit_lock_release+0x8>)
 80068a2:	f000 b8a2 	b.w	80069ea <__retarget_lock_release_recursive>
 80068a6:	bf00      	nop
 80068a8:	2000021e 	.word	0x2000021e

080068ac <__sinit>:
 80068ac:	b510      	push	{r4, lr}
 80068ae:	4604      	mov	r4, r0
 80068b0:	f7ff fff0 	bl	8006894 <__sinit_lock_acquire>
 80068b4:	69a3      	ldr	r3, [r4, #24]
 80068b6:	b11b      	cbz	r3, 80068c0 <__sinit+0x14>
 80068b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068bc:	f7ff bff0 	b.w	80068a0 <__sinit_lock_release>
 80068c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80068c4:	6523      	str	r3, [r4, #80]	; 0x50
 80068c6:	4b13      	ldr	r3, [pc, #76]	; (8006914 <__sinit+0x68>)
 80068c8:	4a13      	ldr	r2, [pc, #76]	; (8006918 <__sinit+0x6c>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80068ce:	42a3      	cmp	r3, r4
 80068d0:	bf04      	itt	eq
 80068d2:	2301      	moveq	r3, #1
 80068d4:	61a3      	streq	r3, [r4, #24]
 80068d6:	4620      	mov	r0, r4
 80068d8:	f000 f820 	bl	800691c <__sfp>
 80068dc:	6060      	str	r0, [r4, #4]
 80068de:	4620      	mov	r0, r4
 80068e0:	f000 f81c 	bl	800691c <__sfp>
 80068e4:	60a0      	str	r0, [r4, #8]
 80068e6:	4620      	mov	r0, r4
 80068e8:	f000 f818 	bl	800691c <__sfp>
 80068ec:	2200      	movs	r2, #0
 80068ee:	60e0      	str	r0, [r4, #12]
 80068f0:	2104      	movs	r1, #4
 80068f2:	6860      	ldr	r0, [r4, #4]
 80068f4:	f7ff ff82 	bl	80067fc <std>
 80068f8:	68a0      	ldr	r0, [r4, #8]
 80068fa:	2201      	movs	r2, #1
 80068fc:	2109      	movs	r1, #9
 80068fe:	f7ff ff7d 	bl	80067fc <std>
 8006902:	68e0      	ldr	r0, [r4, #12]
 8006904:	2202      	movs	r2, #2
 8006906:	2112      	movs	r1, #18
 8006908:	f7ff ff78 	bl	80067fc <std>
 800690c:	2301      	movs	r3, #1
 800690e:	61a3      	str	r3, [r4, #24]
 8006910:	e7d2      	b.n	80068b8 <__sinit+0xc>
 8006912:	bf00      	nop
 8006914:	08007b68 	.word	0x08007b68
 8006918:	08006845 	.word	0x08006845

0800691c <__sfp>:
 800691c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691e:	4607      	mov	r7, r0
 8006920:	f7ff ffac 	bl	800687c <__sfp_lock_acquire>
 8006924:	4b1e      	ldr	r3, [pc, #120]	; (80069a0 <__sfp+0x84>)
 8006926:	681e      	ldr	r6, [r3, #0]
 8006928:	69b3      	ldr	r3, [r6, #24]
 800692a:	b913      	cbnz	r3, 8006932 <__sfp+0x16>
 800692c:	4630      	mov	r0, r6
 800692e:	f7ff ffbd 	bl	80068ac <__sinit>
 8006932:	3648      	adds	r6, #72	; 0x48
 8006934:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006938:	3b01      	subs	r3, #1
 800693a:	d503      	bpl.n	8006944 <__sfp+0x28>
 800693c:	6833      	ldr	r3, [r6, #0]
 800693e:	b30b      	cbz	r3, 8006984 <__sfp+0x68>
 8006940:	6836      	ldr	r6, [r6, #0]
 8006942:	e7f7      	b.n	8006934 <__sfp+0x18>
 8006944:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006948:	b9d5      	cbnz	r5, 8006980 <__sfp+0x64>
 800694a:	4b16      	ldr	r3, [pc, #88]	; (80069a4 <__sfp+0x88>)
 800694c:	60e3      	str	r3, [r4, #12]
 800694e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006952:	6665      	str	r5, [r4, #100]	; 0x64
 8006954:	f000 f847 	bl	80069e6 <__retarget_lock_init_recursive>
 8006958:	f7ff ff96 	bl	8006888 <__sfp_lock_release>
 800695c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006960:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006964:	6025      	str	r5, [r4, #0]
 8006966:	61a5      	str	r5, [r4, #24]
 8006968:	2208      	movs	r2, #8
 800696a:	4629      	mov	r1, r5
 800696c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006970:	f7ff f92c 	bl	8005bcc <memset>
 8006974:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006978:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800697c:	4620      	mov	r0, r4
 800697e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006980:	3468      	adds	r4, #104	; 0x68
 8006982:	e7d9      	b.n	8006938 <__sfp+0x1c>
 8006984:	2104      	movs	r1, #4
 8006986:	4638      	mov	r0, r7
 8006988:	f7ff ff62 	bl	8006850 <__sfmoreglue>
 800698c:	4604      	mov	r4, r0
 800698e:	6030      	str	r0, [r6, #0]
 8006990:	2800      	cmp	r0, #0
 8006992:	d1d5      	bne.n	8006940 <__sfp+0x24>
 8006994:	f7ff ff78 	bl	8006888 <__sfp_lock_release>
 8006998:	230c      	movs	r3, #12
 800699a:	603b      	str	r3, [r7, #0]
 800699c:	e7ee      	b.n	800697c <__sfp+0x60>
 800699e:	bf00      	nop
 80069a0:	08007b68 	.word	0x08007b68
 80069a4:	ffff0001 	.word	0xffff0001

080069a8 <_fwalk_reent>:
 80069a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069ac:	4606      	mov	r6, r0
 80069ae:	4688      	mov	r8, r1
 80069b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80069b4:	2700      	movs	r7, #0
 80069b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069ba:	f1b9 0901 	subs.w	r9, r9, #1
 80069be:	d505      	bpl.n	80069cc <_fwalk_reent+0x24>
 80069c0:	6824      	ldr	r4, [r4, #0]
 80069c2:	2c00      	cmp	r4, #0
 80069c4:	d1f7      	bne.n	80069b6 <_fwalk_reent+0xe>
 80069c6:	4638      	mov	r0, r7
 80069c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069cc:	89ab      	ldrh	r3, [r5, #12]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d907      	bls.n	80069e2 <_fwalk_reent+0x3a>
 80069d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069d6:	3301      	adds	r3, #1
 80069d8:	d003      	beq.n	80069e2 <_fwalk_reent+0x3a>
 80069da:	4629      	mov	r1, r5
 80069dc:	4630      	mov	r0, r6
 80069de:	47c0      	blx	r8
 80069e0:	4307      	orrs	r7, r0
 80069e2:	3568      	adds	r5, #104	; 0x68
 80069e4:	e7e9      	b.n	80069ba <_fwalk_reent+0x12>

080069e6 <__retarget_lock_init_recursive>:
 80069e6:	4770      	bx	lr

080069e8 <__retarget_lock_acquire_recursive>:
 80069e8:	4770      	bx	lr

080069ea <__retarget_lock_release_recursive>:
 80069ea:	4770      	bx	lr

080069ec <__swhatbuf_r>:
 80069ec:	b570      	push	{r4, r5, r6, lr}
 80069ee:	460e      	mov	r6, r1
 80069f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f4:	2900      	cmp	r1, #0
 80069f6:	b096      	sub	sp, #88	; 0x58
 80069f8:	4614      	mov	r4, r2
 80069fa:	461d      	mov	r5, r3
 80069fc:	da08      	bge.n	8006a10 <__swhatbuf_r+0x24>
 80069fe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	602a      	str	r2, [r5, #0]
 8006a06:	061a      	lsls	r2, r3, #24
 8006a08:	d410      	bmi.n	8006a2c <__swhatbuf_r+0x40>
 8006a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a0e:	e00e      	b.n	8006a2e <__swhatbuf_r+0x42>
 8006a10:	466a      	mov	r2, sp
 8006a12:	f000 f8fb 	bl	8006c0c <_fstat_r>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	dbf1      	blt.n	80069fe <__swhatbuf_r+0x12>
 8006a1a:	9a01      	ldr	r2, [sp, #4]
 8006a1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006a20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006a24:	425a      	negs	r2, r3
 8006a26:	415a      	adcs	r2, r3
 8006a28:	602a      	str	r2, [r5, #0]
 8006a2a:	e7ee      	b.n	8006a0a <__swhatbuf_r+0x1e>
 8006a2c:	2340      	movs	r3, #64	; 0x40
 8006a2e:	2000      	movs	r0, #0
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	b016      	add	sp, #88	; 0x58
 8006a34:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a38 <__smakebuf_r>:
 8006a38:	898b      	ldrh	r3, [r1, #12]
 8006a3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a3c:	079d      	lsls	r5, r3, #30
 8006a3e:	4606      	mov	r6, r0
 8006a40:	460c      	mov	r4, r1
 8006a42:	d507      	bpl.n	8006a54 <__smakebuf_r+0x1c>
 8006a44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	6123      	str	r3, [r4, #16]
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	6163      	str	r3, [r4, #20]
 8006a50:	b002      	add	sp, #8
 8006a52:	bd70      	pop	{r4, r5, r6, pc}
 8006a54:	ab01      	add	r3, sp, #4
 8006a56:	466a      	mov	r2, sp
 8006a58:	f7ff ffc8 	bl	80069ec <__swhatbuf_r>
 8006a5c:	9900      	ldr	r1, [sp, #0]
 8006a5e:	4605      	mov	r5, r0
 8006a60:	4630      	mov	r0, r6
 8006a62:	f7ff f927 	bl	8005cb4 <_malloc_r>
 8006a66:	b948      	cbnz	r0, 8006a7c <__smakebuf_r+0x44>
 8006a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a6c:	059a      	lsls	r2, r3, #22
 8006a6e:	d4ef      	bmi.n	8006a50 <__smakebuf_r+0x18>
 8006a70:	f023 0303 	bic.w	r3, r3, #3
 8006a74:	f043 0302 	orr.w	r3, r3, #2
 8006a78:	81a3      	strh	r3, [r4, #12]
 8006a7a:	e7e3      	b.n	8006a44 <__smakebuf_r+0xc>
 8006a7c:	4b0d      	ldr	r3, [pc, #52]	; (8006ab4 <__smakebuf_r+0x7c>)
 8006a7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	6020      	str	r0, [r4, #0]
 8006a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a88:	81a3      	strh	r3, [r4, #12]
 8006a8a:	9b00      	ldr	r3, [sp, #0]
 8006a8c:	6163      	str	r3, [r4, #20]
 8006a8e:	9b01      	ldr	r3, [sp, #4]
 8006a90:	6120      	str	r0, [r4, #16]
 8006a92:	b15b      	cbz	r3, 8006aac <__smakebuf_r+0x74>
 8006a94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f000 f8c9 	bl	8006c30 <_isatty_r>
 8006a9e:	b128      	cbz	r0, 8006aac <__smakebuf_r+0x74>
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	f023 0303 	bic.w	r3, r3, #3
 8006aa6:	f043 0301 	orr.w	r3, r3, #1
 8006aaa:	81a3      	strh	r3, [r4, #12]
 8006aac:	89a0      	ldrh	r0, [r4, #12]
 8006aae:	4305      	orrs	r5, r0
 8006ab0:	81a5      	strh	r5, [r4, #12]
 8006ab2:	e7cd      	b.n	8006a50 <__smakebuf_r+0x18>
 8006ab4:	08006845 	.word	0x08006845

08006ab8 <_raise_r>:
 8006ab8:	291f      	cmp	r1, #31
 8006aba:	b538      	push	{r3, r4, r5, lr}
 8006abc:	4604      	mov	r4, r0
 8006abe:	460d      	mov	r5, r1
 8006ac0:	d904      	bls.n	8006acc <_raise_r+0x14>
 8006ac2:	2316      	movs	r3, #22
 8006ac4:	6003      	str	r3, [r0, #0]
 8006ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aca:	bd38      	pop	{r3, r4, r5, pc}
 8006acc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006ace:	b112      	cbz	r2, 8006ad6 <_raise_r+0x1e>
 8006ad0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ad4:	b94b      	cbnz	r3, 8006aea <_raise_r+0x32>
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	f000 f830 	bl	8006b3c <_getpid_r>
 8006adc:	462a      	mov	r2, r5
 8006ade:	4601      	mov	r1, r0
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ae6:	f000 b817 	b.w	8006b18 <_kill_r>
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d00a      	beq.n	8006b04 <_raise_r+0x4c>
 8006aee:	1c59      	adds	r1, r3, #1
 8006af0:	d103      	bne.n	8006afa <_raise_r+0x42>
 8006af2:	2316      	movs	r3, #22
 8006af4:	6003      	str	r3, [r0, #0]
 8006af6:	2001      	movs	r0, #1
 8006af8:	e7e7      	b.n	8006aca <_raise_r+0x12>
 8006afa:	2400      	movs	r4, #0
 8006afc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006b00:	4628      	mov	r0, r5
 8006b02:	4798      	blx	r3
 8006b04:	2000      	movs	r0, #0
 8006b06:	e7e0      	b.n	8006aca <_raise_r+0x12>

08006b08 <raise>:
 8006b08:	4b02      	ldr	r3, [pc, #8]	; (8006b14 <raise+0xc>)
 8006b0a:	4601      	mov	r1, r0
 8006b0c:	6818      	ldr	r0, [r3, #0]
 8006b0e:	f7ff bfd3 	b.w	8006ab8 <_raise_r>
 8006b12:	bf00      	nop
 8006b14:	20000014 	.word	0x20000014

08006b18 <_kill_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4d07      	ldr	r5, [pc, #28]	; (8006b38 <_kill_r+0x20>)
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4604      	mov	r4, r0
 8006b20:	4608      	mov	r0, r1
 8006b22:	4611      	mov	r1, r2
 8006b24:	602b      	str	r3, [r5, #0]
 8006b26:	f7fd f865 	bl	8003bf4 <_kill>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d102      	bne.n	8006b34 <_kill_r+0x1c>
 8006b2e:	682b      	ldr	r3, [r5, #0]
 8006b30:	b103      	cbz	r3, 8006b34 <_kill_r+0x1c>
 8006b32:	6023      	str	r3, [r4, #0]
 8006b34:	bd38      	pop	{r3, r4, r5, pc}
 8006b36:	bf00      	nop
 8006b38:	20000218 	.word	0x20000218

08006b3c <_getpid_r>:
 8006b3c:	f7fd b852 	b.w	8003be4 <_getpid>

08006b40 <__sread>:
 8006b40:	b510      	push	{r4, lr}
 8006b42:	460c      	mov	r4, r1
 8006b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b48:	f000 f894 	bl	8006c74 <_read_r>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	bfab      	itete	ge
 8006b50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b52:	89a3      	ldrhlt	r3, [r4, #12]
 8006b54:	181b      	addge	r3, r3, r0
 8006b56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b5a:	bfac      	ite	ge
 8006b5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b5e:	81a3      	strhlt	r3, [r4, #12]
 8006b60:	bd10      	pop	{r4, pc}

08006b62 <__swrite>:
 8006b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b66:	461f      	mov	r7, r3
 8006b68:	898b      	ldrh	r3, [r1, #12]
 8006b6a:	05db      	lsls	r3, r3, #23
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	460c      	mov	r4, r1
 8006b70:	4616      	mov	r6, r2
 8006b72:	d505      	bpl.n	8006b80 <__swrite+0x1e>
 8006b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b78:	2302      	movs	r3, #2
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f000 f868 	bl	8006c50 <_lseek_r>
 8006b80:	89a3      	ldrh	r3, [r4, #12]
 8006b82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b8a:	81a3      	strh	r3, [r4, #12]
 8006b8c:	4632      	mov	r2, r6
 8006b8e:	463b      	mov	r3, r7
 8006b90:	4628      	mov	r0, r5
 8006b92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b96:	f000 b817 	b.w	8006bc8 <_write_r>

08006b9a <__sseek>:
 8006b9a:	b510      	push	{r4, lr}
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba2:	f000 f855 	bl	8006c50 <_lseek_r>
 8006ba6:	1c43      	adds	r3, r0, #1
 8006ba8:	89a3      	ldrh	r3, [r4, #12]
 8006baa:	bf15      	itete	ne
 8006bac:	6560      	strne	r0, [r4, #84]	; 0x54
 8006bae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006bb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006bb6:	81a3      	strheq	r3, [r4, #12]
 8006bb8:	bf18      	it	ne
 8006bba:	81a3      	strhne	r3, [r4, #12]
 8006bbc:	bd10      	pop	{r4, pc}

08006bbe <__sclose>:
 8006bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc2:	f000 b813 	b.w	8006bec <_close_r>
	...

08006bc8 <_write_r>:
 8006bc8:	b538      	push	{r3, r4, r5, lr}
 8006bca:	4d07      	ldr	r5, [pc, #28]	; (8006be8 <_write_r+0x20>)
 8006bcc:	4604      	mov	r4, r0
 8006bce:	4608      	mov	r0, r1
 8006bd0:	4611      	mov	r1, r2
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	602a      	str	r2, [r5, #0]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	f7fd f843 	bl	8003c62 <_write>
 8006bdc:	1c43      	adds	r3, r0, #1
 8006bde:	d102      	bne.n	8006be6 <_write_r+0x1e>
 8006be0:	682b      	ldr	r3, [r5, #0]
 8006be2:	b103      	cbz	r3, 8006be6 <_write_r+0x1e>
 8006be4:	6023      	str	r3, [r4, #0]
 8006be6:	bd38      	pop	{r3, r4, r5, pc}
 8006be8:	20000218 	.word	0x20000218

08006bec <_close_r>:
 8006bec:	b538      	push	{r3, r4, r5, lr}
 8006bee:	4d06      	ldr	r5, [pc, #24]	; (8006c08 <_close_r+0x1c>)
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	4604      	mov	r4, r0
 8006bf4:	4608      	mov	r0, r1
 8006bf6:	602b      	str	r3, [r5, #0]
 8006bf8:	f7fd f84f 	bl	8003c9a <_close>
 8006bfc:	1c43      	adds	r3, r0, #1
 8006bfe:	d102      	bne.n	8006c06 <_close_r+0x1a>
 8006c00:	682b      	ldr	r3, [r5, #0]
 8006c02:	b103      	cbz	r3, 8006c06 <_close_r+0x1a>
 8006c04:	6023      	str	r3, [r4, #0]
 8006c06:	bd38      	pop	{r3, r4, r5, pc}
 8006c08:	20000218 	.word	0x20000218

08006c0c <_fstat_r>:
 8006c0c:	b538      	push	{r3, r4, r5, lr}
 8006c0e:	4d07      	ldr	r5, [pc, #28]	; (8006c2c <_fstat_r+0x20>)
 8006c10:	2300      	movs	r3, #0
 8006c12:	4604      	mov	r4, r0
 8006c14:	4608      	mov	r0, r1
 8006c16:	4611      	mov	r1, r2
 8006c18:	602b      	str	r3, [r5, #0]
 8006c1a:	f7fd f84a 	bl	8003cb2 <_fstat>
 8006c1e:	1c43      	adds	r3, r0, #1
 8006c20:	d102      	bne.n	8006c28 <_fstat_r+0x1c>
 8006c22:	682b      	ldr	r3, [r5, #0]
 8006c24:	b103      	cbz	r3, 8006c28 <_fstat_r+0x1c>
 8006c26:	6023      	str	r3, [r4, #0]
 8006c28:	bd38      	pop	{r3, r4, r5, pc}
 8006c2a:	bf00      	nop
 8006c2c:	20000218 	.word	0x20000218

08006c30 <_isatty_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4d06      	ldr	r5, [pc, #24]	; (8006c4c <_isatty_r+0x1c>)
 8006c34:	2300      	movs	r3, #0
 8006c36:	4604      	mov	r4, r0
 8006c38:	4608      	mov	r0, r1
 8006c3a:	602b      	str	r3, [r5, #0]
 8006c3c:	f7fd f849 	bl	8003cd2 <_isatty>
 8006c40:	1c43      	adds	r3, r0, #1
 8006c42:	d102      	bne.n	8006c4a <_isatty_r+0x1a>
 8006c44:	682b      	ldr	r3, [r5, #0]
 8006c46:	b103      	cbz	r3, 8006c4a <_isatty_r+0x1a>
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	bd38      	pop	{r3, r4, r5, pc}
 8006c4c:	20000218 	.word	0x20000218

08006c50 <_lseek_r>:
 8006c50:	b538      	push	{r3, r4, r5, lr}
 8006c52:	4d07      	ldr	r5, [pc, #28]	; (8006c70 <_lseek_r+0x20>)
 8006c54:	4604      	mov	r4, r0
 8006c56:	4608      	mov	r0, r1
 8006c58:	4611      	mov	r1, r2
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	602a      	str	r2, [r5, #0]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	f7fd f842 	bl	8003ce8 <_lseek>
 8006c64:	1c43      	adds	r3, r0, #1
 8006c66:	d102      	bne.n	8006c6e <_lseek_r+0x1e>
 8006c68:	682b      	ldr	r3, [r5, #0]
 8006c6a:	b103      	cbz	r3, 8006c6e <_lseek_r+0x1e>
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	bd38      	pop	{r3, r4, r5, pc}
 8006c70:	20000218 	.word	0x20000218

08006c74 <_read_r>:
 8006c74:	b538      	push	{r3, r4, r5, lr}
 8006c76:	4d07      	ldr	r5, [pc, #28]	; (8006c94 <_read_r+0x20>)
 8006c78:	4604      	mov	r4, r0
 8006c7a:	4608      	mov	r0, r1
 8006c7c:	4611      	mov	r1, r2
 8006c7e:	2200      	movs	r2, #0
 8006c80:	602a      	str	r2, [r5, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	f7fc ffd0 	bl	8003c28 <_read>
 8006c88:	1c43      	adds	r3, r0, #1
 8006c8a:	d102      	bne.n	8006c92 <_read_r+0x1e>
 8006c8c:	682b      	ldr	r3, [r5, #0]
 8006c8e:	b103      	cbz	r3, 8006c92 <_read_r+0x1e>
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	bd38      	pop	{r3, r4, r5, pc}
 8006c94:	20000218 	.word	0x20000218

08006c98 <ceil>:
 8006c98:	ec51 0b10 	vmov	r0, r1, d0
 8006c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006ca4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006ca8:	2e13      	cmp	r6, #19
 8006caa:	ee10 5a10 	vmov	r5, s0
 8006cae:	ee10 8a10 	vmov	r8, s0
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	dc30      	bgt.n	8006d18 <ceil+0x80>
 8006cb6:	2e00      	cmp	r6, #0
 8006cb8:	da12      	bge.n	8006ce0 <ceil+0x48>
 8006cba:	a335      	add	r3, pc, #212	; (adr r3, 8006d90 <ceil+0xf8>)
 8006cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc0:	f7f9 faec 	bl	800029c <__adddf3>
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	f7f9 ff2e 	bl	8000b28 <__aeabi_dcmpgt>
 8006ccc:	b128      	cbz	r0, 8006cda <ceil+0x42>
 8006cce:	2c00      	cmp	r4, #0
 8006cd0:	db55      	blt.n	8006d7e <ceil+0xe6>
 8006cd2:	432c      	orrs	r4, r5
 8006cd4:	d057      	beq.n	8006d86 <ceil+0xee>
 8006cd6:	4c30      	ldr	r4, [pc, #192]	; (8006d98 <ceil+0x100>)
 8006cd8:	2500      	movs	r5, #0
 8006cda:	4621      	mov	r1, r4
 8006cdc:	4628      	mov	r0, r5
 8006cde:	e025      	b.n	8006d2c <ceil+0x94>
 8006ce0:	4f2e      	ldr	r7, [pc, #184]	; (8006d9c <ceil+0x104>)
 8006ce2:	4137      	asrs	r7, r6
 8006ce4:	ea01 0307 	and.w	r3, r1, r7
 8006ce8:	4303      	orrs	r3, r0
 8006cea:	d01f      	beq.n	8006d2c <ceil+0x94>
 8006cec:	a328      	add	r3, pc, #160	; (adr r3, 8006d90 <ceil+0xf8>)
 8006cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf2:	f7f9 fad3 	bl	800029c <__adddf3>
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	f7f9 ff15 	bl	8000b28 <__aeabi_dcmpgt>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d0eb      	beq.n	8006cda <ceil+0x42>
 8006d02:	2c00      	cmp	r4, #0
 8006d04:	bfc2      	ittt	gt
 8006d06:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8006d0a:	fa43 f606 	asrgt.w	r6, r3, r6
 8006d0e:	19a4      	addgt	r4, r4, r6
 8006d10:	ea24 0407 	bic.w	r4, r4, r7
 8006d14:	2500      	movs	r5, #0
 8006d16:	e7e0      	b.n	8006cda <ceil+0x42>
 8006d18:	2e33      	cmp	r6, #51	; 0x33
 8006d1a:	dd0b      	ble.n	8006d34 <ceil+0x9c>
 8006d1c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006d20:	d104      	bne.n	8006d2c <ceil+0x94>
 8006d22:	ee10 2a10 	vmov	r2, s0
 8006d26:	460b      	mov	r3, r1
 8006d28:	f7f9 fab8 	bl	800029c <__adddf3>
 8006d2c:	ec41 0b10 	vmov	d0, r0, r1
 8006d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d34:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006d38:	f04f 33ff 	mov.w	r3, #4294967295
 8006d3c:	fa23 f707 	lsr.w	r7, r3, r7
 8006d40:	4207      	tst	r7, r0
 8006d42:	d0f3      	beq.n	8006d2c <ceil+0x94>
 8006d44:	a312      	add	r3, pc, #72	; (adr r3, 8006d90 <ceil+0xf8>)
 8006d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4a:	f7f9 faa7 	bl	800029c <__adddf3>
 8006d4e:	2200      	movs	r2, #0
 8006d50:	2300      	movs	r3, #0
 8006d52:	f7f9 fee9 	bl	8000b28 <__aeabi_dcmpgt>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d0bf      	beq.n	8006cda <ceil+0x42>
 8006d5a:	2c00      	cmp	r4, #0
 8006d5c:	dd02      	ble.n	8006d64 <ceil+0xcc>
 8006d5e:	2e14      	cmp	r6, #20
 8006d60:	d103      	bne.n	8006d6a <ceil+0xd2>
 8006d62:	3401      	adds	r4, #1
 8006d64:	ea25 0507 	bic.w	r5, r5, r7
 8006d68:	e7b7      	b.n	8006cda <ceil+0x42>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006d70:	fa03 f606 	lsl.w	r6, r3, r6
 8006d74:	4435      	add	r5, r6
 8006d76:	4545      	cmp	r5, r8
 8006d78:	bf38      	it	cc
 8006d7a:	18e4      	addcc	r4, r4, r3
 8006d7c:	e7f2      	b.n	8006d64 <ceil+0xcc>
 8006d7e:	2500      	movs	r5, #0
 8006d80:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006d84:	e7a9      	b.n	8006cda <ceil+0x42>
 8006d86:	4625      	mov	r5, r4
 8006d88:	e7a7      	b.n	8006cda <ceil+0x42>
 8006d8a:	bf00      	nop
 8006d8c:	f3af 8000 	nop.w
 8006d90:	8800759c 	.word	0x8800759c
 8006d94:	7e37e43c 	.word	0x7e37e43c
 8006d98:	3ff00000 	.word	0x3ff00000
 8006d9c:	000fffff 	.word	0x000fffff

08006da0 <floor>:
 8006da0:	ec51 0b10 	vmov	r0, r1, d0
 8006da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006dac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006db0:	2e13      	cmp	r6, #19
 8006db2:	ee10 5a10 	vmov	r5, s0
 8006db6:	ee10 8a10 	vmov	r8, s0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	dc32      	bgt.n	8006e24 <floor+0x84>
 8006dbe:	2e00      	cmp	r6, #0
 8006dc0:	da14      	bge.n	8006dec <floor+0x4c>
 8006dc2:	a333      	add	r3, pc, #204	; (adr r3, 8006e90 <floor+0xf0>)
 8006dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc8:	f7f9 fa68 	bl	800029c <__adddf3>
 8006dcc:	2200      	movs	r2, #0
 8006dce:	2300      	movs	r3, #0
 8006dd0:	f7f9 feaa 	bl	8000b28 <__aeabi_dcmpgt>
 8006dd4:	b138      	cbz	r0, 8006de6 <floor+0x46>
 8006dd6:	2c00      	cmp	r4, #0
 8006dd8:	da57      	bge.n	8006e8a <floor+0xea>
 8006dda:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006dde:	431d      	orrs	r5, r3
 8006de0:	d001      	beq.n	8006de6 <floor+0x46>
 8006de2:	4c2d      	ldr	r4, [pc, #180]	; (8006e98 <floor+0xf8>)
 8006de4:	2500      	movs	r5, #0
 8006de6:	4621      	mov	r1, r4
 8006de8:	4628      	mov	r0, r5
 8006dea:	e025      	b.n	8006e38 <floor+0x98>
 8006dec:	4f2b      	ldr	r7, [pc, #172]	; (8006e9c <floor+0xfc>)
 8006dee:	4137      	asrs	r7, r6
 8006df0:	ea01 0307 	and.w	r3, r1, r7
 8006df4:	4303      	orrs	r3, r0
 8006df6:	d01f      	beq.n	8006e38 <floor+0x98>
 8006df8:	a325      	add	r3, pc, #148	; (adr r3, 8006e90 <floor+0xf0>)
 8006dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfe:	f7f9 fa4d 	bl	800029c <__adddf3>
 8006e02:	2200      	movs	r2, #0
 8006e04:	2300      	movs	r3, #0
 8006e06:	f7f9 fe8f 	bl	8000b28 <__aeabi_dcmpgt>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	d0eb      	beq.n	8006de6 <floor+0x46>
 8006e0e:	2c00      	cmp	r4, #0
 8006e10:	bfbe      	ittt	lt
 8006e12:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006e16:	fa43 f606 	asrlt.w	r6, r3, r6
 8006e1a:	19a4      	addlt	r4, r4, r6
 8006e1c:	ea24 0407 	bic.w	r4, r4, r7
 8006e20:	2500      	movs	r5, #0
 8006e22:	e7e0      	b.n	8006de6 <floor+0x46>
 8006e24:	2e33      	cmp	r6, #51	; 0x33
 8006e26:	dd0b      	ble.n	8006e40 <floor+0xa0>
 8006e28:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006e2c:	d104      	bne.n	8006e38 <floor+0x98>
 8006e2e:	ee10 2a10 	vmov	r2, s0
 8006e32:	460b      	mov	r3, r1
 8006e34:	f7f9 fa32 	bl	800029c <__adddf3>
 8006e38:	ec41 0b10 	vmov	d0, r0, r1
 8006e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e40:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006e44:	f04f 33ff 	mov.w	r3, #4294967295
 8006e48:	fa23 f707 	lsr.w	r7, r3, r7
 8006e4c:	4207      	tst	r7, r0
 8006e4e:	d0f3      	beq.n	8006e38 <floor+0x98>
 8006e50:	a30f      	add	r3, pc, #60	; (adr r3, 8006e90 <floor+0xf0>)
 8006e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e56:	f7f9 fa21 	bl	800029c <__adddf3>
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f7f9 fe63 	bl	8000b28 <__aeabi_dcmpgt>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	d0bf      	beq.n	8006de6 <floor+0x46>
 8006e66:	2c00      	cmp	r4, #0
 8006e68:	da02      	bge.n	8006e70 <floor+0xd0>
 8006e6a:	2e14      	cmp	r6, #20
 8006e6c:	d103      	bne.n	8006e76 <floor+0xd6>
 8006e6e:	3401      	adds	r4, #1
 8006e70:	ea25 0507 	bic.w	r5, r5, r7
 8006e74:	e7b7      	b.n	8006de6 <floor+0x46>
 8006e76:	2301      	movs	r3, #1
 8006e78:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006e7c:	fa03 f606 	lsl.w	r6, r3, r6
 8006e80:	4435      	add	r5, r6
 8006e82:	4545      	cmp	r5, r8
 8006e84:	bf38      	it	cc
 8006e86:	18e4      	addcc	r4, r4, r3
 8006e88:	e7f2      	b.n	8006e70 <floor+0xd0>
 8006e8a:	2500      	movs	r5, #0
 8006e8c:	462c      	mov	r4, r5
 8006e8e:	e7aa      	b.n	8006de6 <floor+0x46>
 8006e90:	8800759c 	.word	0x8800759c
 8006e94:	7e37e43c 	.word	0x7e37e43c
 8006e98:	bff00000 	.word	0xbff00000
 8006e9c:	000fffff 	.word	0x000fffff

08006ea0 <_init>:
 8006ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea2:	bf00      	nop
 8006ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ea6:	bc08      	pop	{r3}
 8006ea8:	469e      	mov	lr, r3
 8006eaa:	4770      	bx	lr

08006eac <_fini>:
 8006eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eae:	bf00      	nop
 8006eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eb2:	bc08      	pop	{r3}
 8006eb4:	469e      	mov	lr, r3
 8006eb6:	4770      	bx	lr
