$date
	Tue Sep 09 12:44:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comp_tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 3 $ a [2:0] $end
$var reg 3 % b [2:0] $end
$scope module uu $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var reg 1 # e $end
$var reg 1 " g $end
$var reg 1 ! l $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#5
0"
0#
1!
b10 %
b10 '
b0 $
b0 &
#10
b111 %
b111 '
b11 $
b11 &
#15
1"
0!
b1 %
b1 '
b101 $
b101 &
#20
0"
1#
b110 %
b110 '
b110 $
b110 &
#25
