
// Generated by Cadence Genus(TM) Synthesis Solution 20.10-p001_1
// Generated on: Nov 26 2024 05:47:38 IST (Nov 26 2024 00:17:38 UTC)

// Verification Directory fv/UART_RX 

module data_sampling(CLK, RST, S_DATA, Prescale, edge_count, Enable,
     sampled_bit);
  input CLK, RST, S_DATA, Enable;
  input [5:0] Prescale, edge_count;
  output sampled_bit;
  wire CLK, RST, S_DATA, Enable;
  wire [5:0] Prescale, edge_count;
  wire sampled_bit;
  wire [2:0] Samples;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45;
  DFFRHQX1 sampled_bit_reg(.RN (RST), .CK (CLK), .D (n_45), .Q
       (sampled_bit));
  NOR2BX1 g874__2398(.AN (Enable), .B (n_44), .Y (n_45));
  AOI22X1 g875__5107(.A0 (Samples[2]), .A1 (n_43), .B0 (Samples[1]),
       .B1 (Samples[0]), .Y (n_44));
  OR2XL g876__6260(.A (Samples[1]), .B (Samples[0]), .Y (n_43));
  DFFRHQX1 \Samples_reg[0] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (Samples[0]));
  NOR2BX1 g1424__4319(.AN (Enable), .B (n_41), .Y (n_42));
  MXI2XL g1425__8428(.A (Samples[0]), .B (S_DATA), .S0 (n_40), .Y
       (n_41));
  NOR4X1 g1426__5526(.A (n_13), .B (n_10), .C (n_38), .D (n_39), .Y
       (n_40));
  XNOR2X1 g1427__6783(.A (n_34), .B (edge_count[4]), .Y (n_39));
  DFFRHQX1 \Samples_reg[1] (.RN (RST), .CK (CLK), .D (n_36), .Q
       (Samples[1]));
  OAI211X1 g1429__3680(.A0 (n_25), .A1 (edge_count[2]), .B0 (n_32), .C0
       (n_37), .Y (n_38));
  XNOR2X1 g1430__1617(.A (n_30), .B (edge_count[3]), .Y (n_37));
  INVX1 g1431(.A (n_35), .Y (n_36));
  AOI33XL g1432__2802(.A0 (Enable), .A1 (n_33), .A2 (Samples[1]), .B0
       (n_28), .B1 (S_DATA), .B2 (n_31), .Y (n_35));
  XNOR2X1 g1433__1705(.A (n_23), .B (n_29), .Y (n_34));
  OAI211X1 g1434__5122(.A0 (n_23), .A1 (n_1), .B0 (n_27), .C0 (n_31),
       .Y (n_33));
  AOI21X1 g1435__8246(.A0 (n_25), .A1 (edge_count[2]), .B0
       (edge_count[5]), .Y (n_32));
  NOR4X1 g1436__7098(.A (n_9), .B (n_0), .C (n_24), .D (n_26), .Y
       (n_31));
  AO21X1 g1437__6131(.A0 (n_16), .A1 (n_21), .B0 (n_29), .Y (n_30));
  NOR2XL g1438__1881(.A (n_16), .B (n_21), .Y (n_29));
  MXI2XL g1439__5115(.A (edge_count[4]), .B (n_1), .S0 (n_23), .Y
       (n_28));
  SDFFRHQX1 \Samples_reg[2] (.RN (RST), .CK (CLK), .D (S_DATA), .SI
       (n_5), .SE (n_18), .Q (Samples[2]));
  NAND2X1 g1441__7482(.A (n_23), .B (n_1), .Y (n_27));
  OAI211X1 g1442__4733(.A0 (n_12), .A1 (edge_count[1]), .B0 (n_20), .C0
       (n_22), .Y (n_26));
  XNOR2X1 g1443__6161(.A (n_19), .B (edge_count[2]), .Y (n_24));
  OA21X1 g1444__9315(.A0 (n_19), .A1 (n_17), .B0 (n_21), .Y (n_25));
  XNOR2X1 g1445__9945(.A (n_16), .B (edge_count[3]), .Y (n_22));
  XNOR2X1 g1446__2883(.A (Prescale[5]), .B (n_14), .Y (n_23));
  NAND2XL g1447__2346(.A (n_19), .B (n_17), .Y (n_21));
  AOI21X1 g1448__1666(.A0 (n_12), .A1 (edge_count[1]), .B0
       (edge_count[5]), .Y (n_20));
  NAND4XL g1449__7410(.A (n_7), .B (n_8), .C (Enable), .D (n_15), .Y
       (n_18));
  AOI21XL g1450__6417(.A0 (Prescale[3]), .A1 (n_4), .B0 (n_11), .Y
       (n_19));
  AND2X1 g1451__5477(.A (n_12), .B (Prescale[1]), .Y (n_17));
  NOR4BBX1 g1452__2398(.AN (n_6), .BN (n_13), .C (n_10), .D
       (edge_count[5]), .Y (n_15));
  OAI21XL g1453__5107(.A0 (n_2), .A1 (n_11), .B0 (n_14), .Y (n_16));
  NAND2XL g1454__6260(.A (n_2), .B (n_11), .Y (n_14));
  XNOR2X1 g1455__4319(.A (Prescale[2]), .B (edge_count[1]), .Y (n_13));
  AOI21XL g1456__8428(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0 (n_3),
       .Y (n_12));
  NOR3XL g1457__5526(.A (Prescale[2]), .B (Prescale[3]), .C
       (Prescale[1]), .Y (n_11));
  INVX1 g1458(.A (n_9), .Y (n_10));
  MXI2XL g1459__6783(.A (edge_count[4]), .B (n_1), .S0 (Prescale[5]),
       .Y (n_8));
  MXI2XL g1460__3680(.A (Prescale[4]), .B (n_2), .S0 (edge_count[3]),
       .Y (n_7));
  XNOR2X1 g1461__1617(.A (Prescale[3]), .B (edge_count[2]), .Y (n_6));
  XNOR2X1 g1462__2802(.A (Prescale[1]), .B (edge_count[0]), .Y (n_9));
  NOR2BX1 g1463__1705(.AN (Samples[2]), .B (n_0), .Y (n_5));
  INVXL g1464(.A (n_3), .Y (n_4));
  NOR2XL g1465__5122(.A (Prescale[1]), .B (Prescale[2]), .Y (n_3));
  INVX1 g1466(.A (Prescale[4]), .Y (n_2));
  INVX1 g1467(.A (edge_count[4]), .Y (n_1));
  INVX1 g1468(.A (Enable), .Y (n_0));
endmodule

module deserializer_DATA_WIDTH8(CLK, RST, sampled_bit, Enable,
     edge_count, Prescale, P_DATA);
  input CLK, RST, sampled_bit, Enable;
  input [5:0] edge_count, Prescale;
  output [7:0] P_DATA;
  wire CLK, RST, sampled_bit, Enable;
  wire [5:0] edge_count, Prescale;
  wire [7:0] P_DATA;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18;
  SDFFRHQX1 \P_DATA_reg[0] (.RN (RST), .CK (CLK), .D (P_DATA[1]), .SI
       (P_DATA[0]), .SE (n_18), .Q (P_DATA[0]));
  SDFFRHQX1 \P_DATA_reg[1] (.RN (RST), .CK (CLK), .D (P_DATA[2]), .SI
       (P_DATA[1]), .SE (n_18), .Q (P_DATA[1]));
  SDFFRHQX1 \P_DATA_reg[2] (.RN (RST), .CK (CLK), .D (P_DATA[3]), .SI
       (P_DATA[2]), .SE (n_18), .Q (P_DATA[2]));
  SDFFRHQX1 \P_DATA_reg[3] (.RN (RST), .CK (CLK), .D (P_DATA[4]), .SI
       (P_DATA[3]), .SE (n_18), .Q (P_DATA[3]));
  SDFFRHQX1 \P_DATA_reg[6] (.RN (RST), .CK (CLK), .D (P_DATA[7]), .SI
       (P_DATA[6]), .SE (n_18), .Q (P_DATA[6]));
  SDFFRHQX1 \P_DATA_reg[5] (.RN (RST), .CK (CLK), .D (P_DATA[6]), .SI
       (P_DATA[5]), .SE (n_18), .Q (P_DATA[5]));
  SDFFRHQX1 \P_DATA_reg[4] (.RN (RST), .CK (CLK), .D (P_DATA[5]), .SI
       (P_DATA[4]), .SE (n_18), .Q (P_DATA[4]));
  SDFFRHQX1 \P_DATA_reg[7] (.RN (RST), .CK (CLK), .D (sampled_bit), .SI
       (P_DATA[7]), .SE (n_18), .Q (P_DATA[7]));
  OR4X1 g539__8246(.A (n_10), .B (n_12), .C (n_17), .D (n_0), .Y
       (n_18));
  OR4X1 g540__7098(.A (n_3), .B (n_15), .C (n_16), .D (n_13), .Y
       (n_17));
  XNOR2X1 g541__6131(.A (n_14), .B (edge_count[4]), .Y (n_16));
  XNOR2X1 g542__1881(.A (n_8), .B (edge_count[3]), .Y (n_15));
  AOI21XL g543__5115(.A0 (Prescale[4]), .A1 (n_7), .B0 (n_6), .Y
       (n_14));
  XNOR2X1 g544__7482(.A (n_9), .B (edge_count[5]), .Y (n_13));
  XNOR2X1 g545__4733(.A (n_11), .B (edge_count[2]), .Y (n_12));
  AOI21XL g546__6161(.A0 (Prescale[2]), .A1 (n_2), .B0 (n_4), .Y
       (n_11));
  XNOR2X1 g547__9315(.A (n_5), .B (edge_count[1]), .Y (n_10));
  XNOR2X1 g548__9945(.A (Prescale[5]), .B (n_6), .Y (n_9));
  XNOR2X1 g549__2883(.A (Prescale[3]), .B (n_4), .Y (n_8));
  NAND2BXL g550__2346(.AN (Prescale[3]), .B (n_4), .Y (n_7));
  NOR3BXL g551__1666(.AN (n_4), .B (Prescale[3]), .C (Prescale[4]), .Y
       (n_6));
  AOI21XL g552__7410(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0 (n_1),
       .Y (n_5));
  XNOR2X1 g553__6417(.A (Prescale[0]), .B (edge_count[0]), .Y (n_3));
  NOR3XL g554__5477(.A (Prescale[1]), .B (Prescale[2]), .C
       (Prescale[0]), .Y (n_4));
  INVXL g555(.A (n_1), .Y (n_2));
  NOR2XL g556__2398(.A (Prescale[0]), .B (Prescale[1]), .Y (n_1));
  INVXL g557(.A (Enable), .Y (n_0));
endmodule

module edge_bit_counter(CLK, RST, Enable, Prescale, bit_count,
     edge_count);
  input CLK, RST, Enable;
  input [5:0] Prescale;
  output [3:0] bit_count;
  output [5:0] edge_count;
  wire CLK, RST, Enable;
  wire [5:0] Prescale;
  wire [3:0] bit_count;
  wire [5:0] edge_count;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49;
  AO22XL g1196__5107(.A0 (bit_count[3]), .A1 (n_47), .B0 (n_38), .B1
       (n_20), .Y (n_49));
  OAI2BB1X1 g1197__6260(.A0N (bit_count[2]), .A1N (n_47), .B0 (n_39),
       .Y (n_48));
  DFFRHQX1 \bit_count_reg[1] (.RN (RST), .CK (CLK), .D (n_46), .Q
       (bit_count[1]));
  SDFFRHQX1 \bit_count_reg[0] (.RN (RST), .CK (CLK), .D (n_38), .SI
       (n_36), .SE (bit_count[0]), .Q (bit_count[0]));
  DFFRX1 \edge_count_reg[0] (.RN (RST), .CK (CLK), .D (n_45), .Q
       (edge_count[0]), .QN (n_0));
  DFFRX1 \edge_count_reg[1] (.RN (RST), .CK (CLK), .D (n_40), .Q
       (edge_count[1]), .QN (n_1));
  AO22XL g1204__4319(.A0 (n_38), .A1 (n_8), .B0 (n_36), .B1
       (bit_count[1]), .Y (n_46));
  OAI2BB1X1 g1205__8428(.A0N (n_38), .A1N (n_4), .B0 (n_37), .Y (n_47));
  NOR2X1 g1208__5526(.A (edge_count[0]), .B (n_37), .Y (n_45));
  NOR2XL g1209__6783(.A (n_37), .B (n_27), .Y (n_44));
  NOR2XL g1210__3680(.A (n_37), .B (n_35), .Y (n_43));
  NOR2XL g1211__1617(.A (n_37), .B (n_32), .Y (n_42));
  NOR2XL g1212__2802(.A (n_37), .B (n_19), .Y (n_41));
  NOR2XL g1213__1705(.A (n_37), .B (n_9), .Y (n_40));
  NAND3BXL g1214__5122(.AN (n_4), .B (n_38), .C (n_2), .Y (n_39));
  NOR2BX1 g1215__8246(.AN (Enable), .B (n_34), .Y (n_38));
  INVX1 g1216(.A (n_37), .Y (n_36));
  XNOR2X1 g1217__7098(.A (edge_count[5]), .B (n_31), .Y (n_35));
  NAND2X1 g1218__6131(.A (Enable), .B (n_34), .Y (n_37));
  OAI211X1 g1219__1881(.A0 (Prescale[0]), .A1 (n_10), .B0 (n_23), .C0
       (n_33), .Y (n_34));
  AOI211XL g1220__5115(.A0 (Prescale[0]), .A1 (n_13), .B0 (n_28), .C0
       (n_30), .Y (n_33));
  XNOR2X1 g1221__7482(.A (edge_count[4]), .B (n_26), .Y (n_32));
  AND2XL g1222__4733(.A (edge_count[4]), .B (n_26), .Y (n_31));
  OAI211X1 g1223__6161(.A0 (n_24), .A1 (edge_count[5]), .B0 (n_25), .C0
       (n_29), .Y (n_30));
  NAND2X1 g1224__9315(.A (n_24), .B (edge_count[5]), .Y (n_29));
  XNOR2X1 g1225__9945(.A (n_22), .B (edge_count[3]), .Y (n_28));
  XNOR2X1 g1226__2883(.A (edge_count[3]), .B (n_18), .Y (n_27));
  XNOR2X1 g1227__2346(.A (n_17), .B (edge_count[4]), .Y (n_25));
  AND2XL g1228__1666(.A (edge_count[3]), .B (n_18), .Y (n_26));
  AOI221X1 g1229__7410(.A0 (n_7), .A1 (n_1), .B0 (n_14), .B1
       (edge_count[2]), .C0 (n_21), .Y (n_23));
  XNOR2X1 g1230__6417(.A (Prescale[5]), .B (n_16), .Y (n_24));
  AOI21XL g1231__5477(.A0 (Prescale[3]), .A1 (n_11), .B0 (n_12), .Y
       (n_22));
  NOR2XL g1232__2398(.A (n_14), .B (edge_count[2]), .Y (n_21));
  OAI32X1 g1233__5107(.A0 (bit_count[3]), .A1 (n_2), .A2 (n_4), .B0
       (bit_count[2]), .B1 (n_3), .Y (n_20));
  XNOR2X1 g1234__6260(.A (edge_count[2]), .B (n_5), .Y (n_19));
  AND2XL g1235__4319(.A (edge_count[2]), .B (n_5), .Y (n_18));
  OR2X1 g1236__8428(.A (n_15), .B (n_16), .Y (n_17));
  NOR2BX1 g1237__5526(.AN (Prescale[4]), .B (n_12), .Y (n_15));
  NOR2BX1 g1238__6783(.AN (n_12), .B (Prescale[4]), .Y (n_16));
  OAI211X1 g1239__3680(.A0 (Prescale[1]), .A1 (n_1), .B0 (n_6), .C0
       (n_0), .Y (n_13));
  XNOR2X1 g1240__1617(.A (Prescale[2]), .B (n_7), .Y (n_14));
  NAND2BXL g1241__2802(.AN (Prescale[2]), .B (n_7), .Y (n_11));
  NOR3BXL g1242__1705(.AN (n_7), .B (Prescale[2]), .C (Prescale[3]), .Y
       (n_12));
  AOI21X1 g1243__5122(.A0 (Prescale[1]), .A1 (edge_count[1]), .B0
       (n_0), .Y (n_10));
  AOI22X1 g1244__8246(.A0 (edge_count[0]), .A1 (n_1), .B0
       (edge_count[1]), .B1 (n_0), .Y (n_9));
  XOR2XL g1245__7098(.A (bit_count[0]), .B (bit_count[1]), .Y (n_8));
  NAND2X1 g1246__6131(.A (Prescale[1]), .B (n_1), .Y (n_6));
  NOR2XL g1247__1881(.A (Prescale[0]), .B (Prescale[1]), .Y (n_7));
  NOR2X1 g1248__5115(.A (n_1), .B (n_0), .Y (n_5));
  NAND2X1 g1249__7482(.A (bit_count[1]), .B (bit_count[0]), .Y (n_4));
  DFFRX1 \bit_count_reg[3] (.RN (RST), .CK (CLK), .D (n_49), .Q
       (bit_count[3]), .QN (n_3));
  DFFRX1 \bit_count_reg[2] (.RN (RST), .CK (CLK), .D (n_48), .Q
       (bit_count[2]), .QN (n_2));
  DFFRHQX1 \edge_count_reg[2] (.RN (RST), .CK (CLK), .D (n_41), .Q
       (edge_count[2]));
  DFFRHQX1 \edge_count_reg[5] (.RN (RST), .CK (CLK), .D (n_43), .Q
       (edge_count[5]));
  DFFRHQX1 \edge_count_reg[3] (.RN (RST), .CK (CLK), .D (n_44), .Q
       (edge_count[3]));
  DFFRHQX1 \edge_count_reg[4] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (edge_count[4]));
endmodule

module par_chk_DATA_WIDTH8(CLK, RST, parity_type, sampled_bit, Enable,
     P_DATA, par_err);
  input CLK, RST, parity_type, sampled_bit, Enable;
  input [7:0] P_DATA;
  output par_err;
  wire CLK, RST, parity_type, sampled_bit, Enable;
  wire [7:0] P_DATA;
  wire par_err;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1 par_err_reg(.RN (RST), .CK (CLK), .D (par_err), .SI (n_8),
       .SE (Enable), .Q (par_err));
  XOR2XL g183__4733(.A (n_5), .B (n_7), .Y (n_8));
  XNOR2X1 g184__6161(.A (n_0), .B (n_6), .Y (n_7));
  XNOR2X1 g185__9315(.A (n_4), .B (n_3), .Y (n_6));
  XNOR2X1 g186__9945(.A (n_1), .B (n_2), .Y (n_5));
  XNOR2X1 g187__2883(.A (P_DATA[7]), .B (P_DATA[0]), .Y (n_4));
  XNOR2X1 g188__2346(.A (P_DATA[4]), .B (P_DATA[2]), .Y (n_3));
  XNOR2X1 g189__1666(.A (P_DATA[6]), .B (P_DATA[1]), .Y (n_2));
  XNOR2X1 g190__7410(.A (parity_type), .B (sampled_bit), .Y (n_1));
  XNOR2X1 g191__6417(.A (P_DATA[5]), .B (P_DATA[3]), .Y (n_0));
endmodule

module stp_chk(CLK, RST, sampled_bit, Enable, stp_err);
  input CLK, RST, sampled_bit, Enable;
  output stp_err;
  wire CLK, RST, sampled_bit, Enable;
  wire stp_err;
  wire n_0;
  SDFFRHQX1 stp_err_reg(.RN (RST), .CK (CLK), .D (stp_err), .SI (n_0),
       .SE (Enable), .Q (stp_err));
  INVX1 g9(.A (sampled_bit), .Y (n_0));
endmodule

module strt_chk(CLK, RST, sampled_bit, Enable, strt_glitch);
  input CLK, RST, sampled_bit, Enable;
  output strt_glitch;
  wire CLK, RST, sampled_bit, Enable;
  wire strt_glitch;
  SDFFRHQX1 strt_glitch_reg(.RN (RST), .CK (CLK), .D (strt_glitch), .SI
       (sampled_bit), .SE (Enable), .Q (strt_glitch));
endmodule

module uart_rx_fsm_DATA_WIDTH8(CLK, RST, S_DATA, Prescale,
     parity_enable, bit_count, edge_count, par_err, stp_err,
     strt_glitch, strt_chk_en, edge_bit_en, deser_en, par_chk_en,
     stp_chk_en, dat_samp_en, data_valid);
  input CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  input [5:0] Prescale, edge_count;
  input [3:0] bit_count;
  output strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  wire [5:0] Prescale, edge_count;
  wire [3:0] bit_count;
  wire strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_59, n_60, n_61, n_62, n_63, n_64;
  INVX1 g1099(.A (n_61), .Y (stp_chk_en));
  INVXL g1100(.A (n_60), .Y (deser_en));
  NAND2X1 g1176__5477(.A (n_64), .B (n_63), .Y (strt_chk_en));
  NOR3XL g1177__2398(.A (par_err), .B (stp_err), .C (n_59), .Y
       (data_valid));
  NAND3BXL g1178__5107(.AN (current_state[1]), .B (n_64), .C (n_56), .Y
       (dat_samp_en));
  NAND3X1 g1179__6260(.A (n_64), .B (n_56), .C (n_62), .Y
       (edge_bit_en));
  NOR2X1 g1180__4319(.A (current_state[2]), .B (n_62), .Y (par_chk_en));
  NAND2BX1 g1181__8428(.AN (n_62), .B (current_state[2]), .Y (n_61));
  OR2X1 g1182__5526(.A (current_state[1]), .B (n_56), .Y (n_63));
  NAND2BX1 g1183__6783(.AN (n_56), .B (current_state[1]), .Y (n_60));
  NAND3X1 g1184__3680(.A (current_state[1]), .B (current_state[0]), .C
       (current_state[2]), .Y (n_59));
  OR4X1 g1185__1617(.A (S_DATA), .B (current_state[1]), .C
       (current_state[0]), .D (current_state[2]), .Y (n_64));
  NAND2BX1 g1186__2802(.AN (current_state[0]), .B (current_state[1]),
       .Y (n_62));
  NAND2BX1 g1187__1705(.AN (current_state[2]), .B (current_state[0]),
       .Y (n_56));
  DFFRHQX1 \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_55), .Q
       (current_state[0]));
  DFFRHQX1 \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_54), .Q
       (current_state[2]));
  OAI21X1 g1961__5122(.A0 (n_48), .A1 (n_60), .B0 (n_53), .Y (n_55));
  OAI32X1 g1962__8246(.A0 (parity_enable), .A1 (n_47), .A2 (n_60), .B0
       (n_50), .B1 (n_62), .Y (n_54));
  DFFRHQX1 \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_51), .Q
       (current_state[1]));
  NOR2X1 g1964__7098(.A (n_43), .B (n_52), .Y (n_53));
  AOI31X1 g1965__6131(.A0 (strt_glitch), .A1 (n_45), .A2 (n_14), .B0
       (n_63), .Y (n_52));
  NAND3BXL g1966__1881(.AN (n_46), .B (n_62), .C (n_60), .Y (n_51));
  NOR2BX1 g1967__5115(.AN (n_61), .B (n_49), .Y (n_50));
  NOR2BX1 g1968__7482(.AN (n_45), .B (n_9), .Y (n_49));
  INVX1 g1969(.A (n_47), .Y (n_48));
  NOR4BBX1 g1970__4733(.AN (n_45), .BN (n_14), .C (strt_glitch), .D
       (n_63), .Y (n_46));
  NAND3X1 g1971__6161(.A (n_45), .B (n_2), .C (n_5), .Y (n_47));
  AOI211XL g1972__9315(.A0 (n_31), .A1 (edge_count[5]), .B0 (n_37), .C0
       (n_44), .Y (n_45));
  OAI211X1 g1973__9945(.A0 (n_13), .A1 (edge_count[1]), .B0 (n_17), .C0
       (n_42), .Y (n_44));
  OAI221X1 g1974__2883(.A0 (n_38), .A1 (n_41), .B0 (S_DATA), .B1
       (n_59), .C0 (n_64), .Y (n_43));
  NOR4X1 g1975__2346(.A (n_11), .B (n_29), .C (n_34), .D (n_40), .Y
       (n_42));
  OAI211X1 g1976__1666(.A0 (parity_enable), .A1 (n_10), .B0 (n_15), .C0
       (n_39), .Y (n_41));
  XNOR2X1 g1977__7410(.A (n_33), .B (edge_count[4]), .Y (n_40));
  NOR4X1 g1978__6417(.A (n_25), .B (n_36), .C (n_35), .D (n_61), .Y
       (n_39));
  XNOR2X1 g1979__5477(.A (n_32), .B (edge_count[4]), .Y (n_38));
  NOR2XL g1980__2398(.A (n_31), .B (edge_count[5]), .Y (n_37));
  OAI211X1 g1981__5107(.A0 (n_22), .A1 (edge_count[3]), .B0 (n_11), .C0
       (n_30), .Y (n_36));
  XNOR2X1 g1982__6260(.A (n_28), .B (edge_count[5]), .Y (n_35));
  XNOR2X1 g1983__4319(.A (n_27), .B (edge_count[3]), .Y (n_34));
  AOI21XL g1984__8428(.A0 (Prescale[4]), .A1 (n_24), .B0 (n_26), .Y
       (n_33));
  AOI21XL g1985__5526(.A0 (Prescale[4]), .A1 (n_18), .B0 (n_21), .Y
       (n_32));
  XNOR2X1 g1986__6783(.A (Prescale[5]), .B (n_26), .Y (n_31));
  NAND2XL g1987__3680(.A (n_22), .B (edge_count[3]), .Y (n_30));
  XNOR2X1 g1988__1617(.A (n_23), .B (edge_count[2]), .Y (n_29));
  XNOR2X1 g1989__2802(.A (Prescale[5]), .B (n_21), .Y (n_28));
  OA21X1 g1990__1705(.A0 (n_0), .A1 (n_19), .B0 (n_24), .Y (n_27));
  OAI211X1 g1991__5122(.A0 (n_12), .A1 (edge_count[2]), .B0 (n_6), .C0
       (n_20), .Y (n_25));
  NOR3BXL g1992__8246(.AN (n_19), .B (Prescale[4]), .C (Prescale[3]),
       .Y (n_26));
  NAND2XL g1993__7098(.A (n_0), .B (n_19), .Y (n_24));
  AOI21XL g1994__6131(.A0 (Prescale[2]), .A1 (n_4), .B0 (n_19), .Y
       (n_23));
  AOI21X1 g1995__1881(.A0 (n_12), .A1 (edge_count[2]), .B0 (n_1), .Y
       (n_20));
  OA21X1 g1996__5115(.A0 (n_0), .A1 (n_7), .B0 (n_18), .Y (n_22));
  NOR3XL g1997__7482(.A (Prescale[4]), .B (Prescale[3]), .C (n_16), .Y
       (n_21));
  NOR2XL g1998__4733(.A (Prescale[0]), .B (n_16), .Y (n_19));
  NAND2XL g1999__6161(.A (n_13), .B (edge_count[1]), .Y (n_17));
  NAND2XL g2000__9315(.A (n_0), .B (n_7), .Y (n_18));
  INVX1 g2001(.A (n_7), .Y (n_16));
  NAND2X1 g2002__9945(.A (parity_enable), .B (n_8), .Y (n_15));
  NOR4X1 g2003__2883(.A (bit_count[2]), .B (bit_count[3]), .C
       (bit_count[1]), .D (bit_count[0]), .Y (n_14));
  AOI21XL g2004__2346(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0 (n_3),
       .Y (n_13));
  AOI21XL g2005__1666(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0 (n_7),
       .Y (n_12));
  INVX1 g2006(.A (n_9), .Y (n_10));
  NAND3BXL g2007__7410(.AN (bit_count[0]), .B (bit_count[1]), .C (n_2),
       .Y (n_8));
  XNOR2X1 g2008__6417(.A (Prescale[0]), .B (edge_count[0]), .Y (n_11));
  NAND3BXL g2009__5477(.AN (bit_count[1]), .B (bit_count[0]), .C (n_2),
       .Y (n_9));
  NAND2XL g2010__2398(.A (Prescale[1]), .B (edge_count[1]), .Y (n_6));
  NOR2X1 g2011__5107(.A (bit_count[0]), .B (bit_count[1]), .Y (n_5));
  NOR2XL g2012__6260(.A (Prescale[1]), .B (Prescale[2]), .Y (n_7));
  INVXL g2013(.A (n_3), .Y (n_4));
  NOR2XL g2014__4319(.A (Prescale[1]), .B (edge_count[1]), .Y (n_1));
  NOR2XL g2015__8428(.A (Prescale[0]), .B (Prescale[1]), .Y (n_3));
  NOR2BX1 g2016__5526(.AN (bit_count[3]), .B (bit_count[2]), .Y (n_2));
  INVX1 g2017(.A (Prescale[3]), .Y (n_0));
endmodule

module UART_RX(CLK, RST, RX_IN, parity_enable, parity_type, Prescale,
     P_DATA, data_valid, parity_error, framing_error);
  input CLK, RST, RX_IN, parity_enable, parity_type;
  input [5:0] Prescale;
  output [7:0] P_DATA;
  output data_valid, parity_error, framing_error;
  wire CLK, RST, RX_IN, parity_enable, parity_type;
  wire [5:0] Prescale;
  wire [7:0] P_DATA;
  wire data_valid, parity_error, framing_error;
  wire [5:0] edge_count;
  wire [3:0] bit_count;
  wire UNCONNECTED_HIER_Z, dat_samp_en, deser_en, edge_bit_en,
       par_chk_en, sampled_bit, stp_chk_en, strt_chk_en;
  wire strt_glitch;
  data_sampling U0_data_sampling(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale ({Prescale[5:1], UNCONNECTED_HIER_Z}),
       .edge_count (edge_count), .Enable (dat_samp_en), .sampled_bit
       (sampled_bit));
  deserializer_DATA_WIDTH8 U0_deserializer(.CLK (CLK), .RST (RST),
       .sampled_bit (sampled_bit), .Enable (deser_en), .edge_count
       (edge_count), .Prescale (Prescale), .P_DATA (P_DATA));
  edge_bit_counter U0_edge_bit_counter(.CLK (CLK), .RST (RST), .Enable
       (edge_bit_en), .Prescale (Prescale), .bit_count (bit_count),
       .edge_count (edge_count));
  par_chk_DATA_WIDTH8 U0_par_chk(.CLK (CLK), .RST (RST), .parity_type
       (parity_type), .sampled_bit (sampled_bit), .Enable (par_chk_en),
       .P_DATA (P_DATA), .par_err (parity_error));
  stp_chk U0_stp_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (stp_chk_en), .stp_err (framing_error));
  strt_chk U0_strt_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (strt_chk_en), .strt_glitch
       (strt_glitch));
  uart_rx_fsm_DATA_WIDTH8 U0_uart_fsm(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale (Prescale), .parity_enable (parity_enable),
       .bit_count (bit_count), .edge_count (edge_count), .par_err
       (parity_error), .stp_err (framing_error), .strt_glitch
       (strt_glitch), .strt_chk_en (strt_chk_en), .edge_bit_en
       (edge_bit_en), .deser_en (deser_en), .par_chk_en (par_chk_en),
       .stp_chk_en (stp_chk_en), .dat_samp_en (dat_samp_en),
       .data_valid (data_valid));
endmodule

