INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:51:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (clk rise@6.510ns - clk rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.124ns (33.259%)  route 4.262ns (66.741%))
  Logic Levels:           20  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.993 - 6.510 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1542, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y193        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y193        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=47, routed)          0.431     1.193    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X13Y193        LUT4 (Prop_lut4_I0_O)        0.043     1.236 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.236    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X13Y193        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.487 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.487    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X13Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.536 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.536    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X13Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.585 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.585    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X13Y196        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.730 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.249     1.979    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X14Y195        LUT3 (Prop_lut3_I0_O)        0.120     2.099 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14/O
                         net (fo=34, routed)          0.499     2.598    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14_n_0
    SLICE_X9Y195         LUT6 (Prop_lut6_I0_O)        0.043     2.641 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_2/O
                         net (fo=3, routed)           0.339     2.980    lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_2_n_0
    SLICE_X11Y195        LUT5 (Prop_lut5_I3_O)        0.043     3.023 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_18/O
                         net (fo=10, routed)          0.235     3.258    lsq1/handshake_lsq_lsq1_core/dataReg_reg[27]
    SLICE_X10Y196        LUT4 (Prop_lut4_I2_O)        0.043     3.301 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.298     3.599    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043     3.642 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.388     4.030    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X12Y200        LUT6 (Prop_lut6_I2_O)        0.043     4.073 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_2/O
                         net (fo=1, routed)           0.352     4.425    addf0/operator/ltOp_carry__2_0[2]
    SLICE_X10Y199        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.621 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.622    addf0/operator/ltOp_carry__1_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.672 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.672    addf0/operator/ltOp_carry__2_n_0
    SLICE_X10Y201        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.794 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.311     5.106    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X9Y200         LUT6 (Prop_lut6_I5_O)        0.127     5.233 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_2/O
                         net (fo=1, routed)           0.097     5.330    addf0/operator/p_1_in[2]
    SLICE_X8Y200         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.526 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.526    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X8Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.628 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.338     5.966    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X9Y201         LUT4 (Prop_lut4_I2_O)        0.119     6.085 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.099     6.184    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X9Y201         LUT5 (Prop_lut5_I0_O)        0.043     6.227 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.316     6.543    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X9Y201         LUT3 (Prop_lut3_I1_O)        0.043     6.586 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.309     6.894    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X10Y202        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.510     6.510 r  
                                                      0.000     6.510 r  clk (IN)
                         net (fo=1542, unset)         0.483     6.993    addf0/operator/RightShifterComponent/clk
    SLICE_X10Y202        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     6.993    
                         clock uncertainty           -0.035     6.957    
    SLICE_X10Y202        FDRE (Setup_fdre_C_R)       -0.271     6.686    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.686    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                 -0.208    




