{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654153483139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654153483146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:04:43 2022 " "Processing started: Thu Jun 02 16:04:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654153483146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153483146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153483146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654153483932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654153483932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/hazarddetectionunit/hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/hazarddetectionunit/hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetectionUnit " "Found entity 1: hazardDetectionUnit" {  } { { "../hazardDetectionUnit/hazardDetectionUnit.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/hazardDetectionUnit/hazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/forwardingunit/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/forwardingunit/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "../forwardingUnit/forwardingUnit.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/forwardingUnit/forwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/exmemregister/exmemregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/exmemregister/exmemregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMRegister " "Found entity 1: EXMEMRegister" {  } { { "../EXMEMRegister/EXMEMRegister.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/EXMEMRegister/EXMEMRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/register3/register3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/register3/register3.v" { { "Info" "ISGN_ENTITY_NAME" "1 register3 " "Found entity 1: register3" {  } { { "../register3/register3.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/register3/register3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/memwbregister/memwbregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/memwbregister/memwbregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBRegister " "Found entity 1: MEMWBRegister" {  } { { "../MEMWBRegister/MEMWBRegister.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/MEMWBRegister/MEMWBRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/idexregister/idexregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/idexregister/idexregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXRegister " "Found entity 1: IDEXRegister" {  } { { "../IDEXRegister/IDEXRegister.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/IDEXRegister/IDEXRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/szcvjudge16/szcvjudge16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/szcvjudge16/szcvjudge16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCVJudge16 " "Found entity 1: SZCVJudge16" {  } { { "../SZCVJudge16/SZCVJudge16.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/SZCVJudge16/SZCVJudge16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/externaloutput/externaloutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/externaloutput/externaloutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 externalOutput " "Found entity 1: externalOutput" {  } { { "../externalOutput/externalOutput.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/externalOutput/externalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend/signExtend.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/signExtend/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../shifter/shifter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/shifter/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654153495652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/shifter/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/shifter/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter/shifter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/shifter/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/register16/register16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/register16/register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "../register16/register16.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/register16/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/register4/register4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/register4/register4.v" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "../register4/register4.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/register4/register4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/multiplexer4/multiplexer4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/multiplexer4/multiplexer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4 " "Found entity 1: multiplexer4" {  } { { "../multiplexer4/multiplexer4.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/multiplexer4/multiplexer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/multiplexer16/multiplexer16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/multiplexer16/multiplexer16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer16 " "Found entity 1: multiplexer16" {  } { { "../multiplexer16/multiplexer16.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/multiplexer16/multiplexer16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/multiplexer3/multiplexer3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/multiplexer3/multiplexer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer3 " "Found entity 1: multiplexer3" {  } { { "../multiplexer3/multiplexer3.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/multiplexer3/multiplexer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR/IR.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/IR/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT alu.v(3) " "Verilog HDL Declaration information at alu.v(3): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../alu/alu.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/alu/alu.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654153495707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/control.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shun1/2022-simple-team02/processor_final/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shun1/2022-simple-team02/processor_final/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/incrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "mainMemory.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/mainMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastclock.v 1 1 " "Found 1 design units, including 1 entities, in source file fastclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 fastclock " "Found entity 1: fastclock" {  } { { "fastclock.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/fastclock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/instructionMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/adder16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153495769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153495769 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/clockCounter.v " "Can't analyze file -- file output_files/clockCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1654153495773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654153495860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalOutput externalOutput:exOUT " "Elaborating entity \"externalOutput\" for hierarchy \"externalOutput:exOUT\"" {  } { { "processor.bdf" "exOUT" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 40 2416 2624 248 "exOUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153495926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 externalOutput.v(185) " "Verilog HDL assignment warning at externalOutput.v(185): truncated value with size 32 to match size of target (5)" {  } { { "../externalOutput/externalOutput.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/externalOutput/externalOutput.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153495953 "|processor|externalOutput:exOUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXRegister IDEXRegister:inst20 " "Elaborating entity \"IDEXRegister\" for hierarchy \"IDEXRegister:inst20\"" {  } { { "processor.bdf" "inst20" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { -896 640 880 -592 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst114 " "Elaborating entity \"control\" for hierarchy \"control:inst114\"" {  } { { "processor.bdf" "inst114" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { -912 120 344 -608 "inst114" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C control.v(85) " "Verilog HDL or VHDL warning at control.v(85): object \"C\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/control/control.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654153496104 "|processor|control:inst114"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond control.v(88) " "Verilog HDL or VHDL warning at control.v(88): object \"cond\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/control/control.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654153496104 "|processor|control:inst114"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op control.v(91) " "Verilog HDL or VHDL warning at control.v(91): object \"op\" assigned a value but never read" {  } { { "../control/control.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/control/control.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654153496104 "|processor|control:inst114"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastclock fastclock:inst4 " "Elaborating entity \"fastclock\" for hierarchy \"fastclock:inst4\"" {  } { { "processor.bdf" "inst4" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { -1440 -496 -232 -1288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll fastclock:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"fastclock:inst4\|altpll:altpll_component\"" {  } { { "fastclock.v" "altpll_component" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/fastclock.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fastclock:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"fastclock:inst4\|altpll:altpll_component\"" {  } { { "fastclock.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/fastclock.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fastclock:inst4\|altpll:altpll_component " "Instantiated megafunction \"fastclock:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=fastclock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=fastclock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496269 ""}  } { { "fastclock.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/fastclock.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654153496269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fastclock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/fastclock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fastclock_altpll " "Found entity 1: fastclock_altpll" {  } { { "db/fastclock_altpll.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/fastclock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153496346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153496346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastclock_altpll fastclock:inst4\|altpll:altpll_component\|fastclock_altpll:auto_generated " "Elaborating entity \"fastclock_altpll\" for hierarchy \"fastclock:inst4\|altpll:altpll_component\|fastclock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR " "Elaborating entity \"IR\" for hierarchy \"IR:IR\"" {  } { { "processor.bdf" "IR" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 248 -128 56 360 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetectionUnit hazardDetectionUnit:inst25 " "Elaborating entity \"hazardDetectionUnit\" for hierarchy \"hazardDetectionUnit:inst25\"" {  } { { "processor.bdf" "inst25" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 1848 648 872 1992 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3 register3:inst16 " "Elaborating entity \"register3\" for hierarchy \"register3:inst16\"" {  } { { "processor.bdf" "inst16" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 1248 688 872 1360 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer3 multiplexer3:multiplexer_regDst " "Elaborating entity \"multiplexer3\" for hierarchy \"multiplexer3:multiplexer_regDst\"" {  } { { "processor.bdf" "multiplexer_regDst" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 1248 248 408 1360 "multiplexer_regDst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instruction_memory\"" {  } { { "processor.bdf" "instruction_memory" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 248 -520 -304 376 "instruction_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instruction_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/instructionMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instruction_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/instructionMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instruction_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kisuuprot4_random.mif " "Parameter \"init_file\" = \"kisuuprot4_random.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153496582 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/instructionMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654153496582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hl1 " "Found entity 1: altsyncram_7hl1" {  } { { "db/altsyncram_7hl1.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_7hl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153496651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153496651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hl1 instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated " "Elaborating entity \"altsyncram_7hl1\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqb2 " "Found entity 1: altsyncram_nqb2" {  } { { "db/altsyncram_nqb2.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_nqb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153496731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153496731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqb2 instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|altsyncram_nqb2:altsyncram1 " "Elaborating entity \"altsyncram_nqb2\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|altsyncram_nqb2:altsyncram1\"" {  } { { "db/altsyncram_7hl1.tdf" "altsyncram1" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_7hl1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153496735 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2048 4096 0 1 1 " "2048 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2048 4095 " "Addresses ranging from 2048 to 4095 are not initialized" {  } { { "C:/Users/shun1/2022-simple-team02/processor_final/processor/kisuuprot4_random.mif" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/kisuuprot4_random.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1654153496762 ""}  } { { "C:/Users/shun1/2022-simple-team02/processor_final/processor/kisuuprot4_random.mif" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/kisuuprot4_random.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1654153496762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7hl1.tdf" "mgl_prim2" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_7hl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153497624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7hl1.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_7hl1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153497649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229869908 " "Parameter \"NODE_NAME\" = \"1229869908\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153497649 ""}  } { { "db/altsyncram_7hl1.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_7hl1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654153497649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153497821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instructionMemory:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_7hl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "processor.bdf" "PC" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 480 -752 -568 592 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer16 multiplexer16:multiplexer_branch " "Elaborating entity \"multiplexer16\" for hierarchy \"multiplexer16:multiplexer_branch\"" {  } { { "processor.bdf" "multiplexer_branch" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 480 -1296 -1128 592 "multiplexer_branch" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:incrementer_inst " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:incrementer_inst\"" {  } { { "processor.bdf" "incrementer_inst" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 480 -496 -288 560 "incrementer_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"adder16:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 464 448 632 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:signExtendD " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:signExtendD\"" {  } { { "processor.bdf" "signExtendD" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 192 264 424 272 "signExtendD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:PC_IFID " "Elaborating entity \"register16\" for hierarchy \"register16:PC_IFID\"" {  } { { "processor.bdf" "PC_IFID" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 480 -128 56 592 "PC_IFID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4 multiplexer4:multiplexer_SZCZSrc " "Elaborating entity \"multiplexer4\" for hierarchy \"multiplexer4:multiplexer_SZCZSrc\"" {  } { { "processor.bdf" "multiplexer_SZCZSrc" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 576 2328 2488 688 "multiplexer_SZCZSrc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst19 " "Elaborating entity \"alu\" for hierarchy \"alu:inst19\"" {  } { { "processor.bdf" "inst19" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 384 1840 2024 496 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:FwdAFwdB_IDEX " "Elaborating entity \"register4\" for hierarchy \"register4:FwdAFwdB_IDEX\"" {  } { { "processor.bdf" "FwdAFwdB_IDEX" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 1584 688 872 1696 "FwdAFwdB_IDEX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:inst2 " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 1576 192 432 1720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMRegister EXMEMRegister:inst22 " "Elaborating entity \"EXMEMRegister\" for hierarchy \"EXMEMRegister:inst22\"" {  } { { "processor.bdf" "inst22" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { -816 2408 2656 -608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst13 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 272 264 480 448 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r registerFile.v(15) " "Verilog HDL or VHDL warning at registerFile.v(15): object \"r\" assigned a value but never read" {  } { { "../registerFile/registerFile.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/registerFile/registerFile.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654153498398 "|processor|registerFile:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBRegister MEMWBRegister:inst21 " "Elaborating entity \"MEMWBRegister\" for hierarchy \"MEMWBRegister:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { -752 3392 3648 -608 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_inst\"" {  } { { "processor.bdf" "shifter_inst" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 184 1840 2024 296 "shifter_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:dataMemory " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:dataMemory\"" {  } { { "processor.bdf" "dataMemory" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { -232 2760 2976 -104 "dataMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainMemory:dataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainMemory:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "mainMemory.v" "altsyncram_component" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/mainMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:dataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainMemory:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "mainMemory.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/mainMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:dataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainMemory:dataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kisuuprot4_random.mif " "Parameter \"init_file\" = \"kisuuprot4_random.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAIN " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAIN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498517 ""}  } { { "mainMemory.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/mainMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654153498517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egl1 " "Found entity 1: altsyncram_egl1" {  } { { "db/altsyncram_egl1.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_egl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153498579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153498579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_egl1 mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated " "Elaborating entity \"altsyncram_egl1\" for hierarchy \"mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_egl1.tdf" "mgl_prim2" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_egl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_egl1.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_egl1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mainMemory:dataMemory\|altsyncram:altsyncram_component\|altsyncram_egl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296124238 " "Parameter \"NODE_NAME\" = \"1296124238\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654153498625 ""}  } { { "db/altsyncram_egl1.tdf" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/altsyncram_egl1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654153498625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCVJudge16 SZCVJudge16:inst1 " "Elaborating entity \"SZCVJudge16\" for hierarchy \"SZCVJudge16:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 592 1496 1688 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockcounter.v 1 1 " "Using design file clockcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockCounter " "Found entity 1: clockCounter" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153498715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654153498715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockCounter clockCounter:inst10 " "Elaborating entity \"clockCounter\" for hierarchy \"clockCounter:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 48 -296 -80 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153498721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(36) " "Verilog HDL assignment warning at clockcounter.v(36): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498723 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(40) " "Verilog HDL assignment warning at clockcounter.v(40): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498723 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(43) " "Verilog HDL assignment warning at clockcounter.v(43): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498723 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(47) " "Verilog HDL assignment warning at clockcounter.v(47): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498724 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(50) " "Verilog HDL assignment warning at clockcounter.v(50): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498724 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(54) " "Verilog HDL assignment warning at clockcounter.v(54): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498724 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(57) " "Verilog HDL assignment warning at clockcounter.v(57): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498725 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(61) " "Verilog HDL assignment warning at clockcounter.v(61): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498725 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(70) " "Verilog HDL assignment warning at clockcounter.v(70): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498725 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(74) " "Verilog HDL assignment warning at clockcounter.v(74): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498726 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(77) " "Verilog HDL assignment warning at clockcounter.v(77): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498726 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(81) " "Verilog HDL assignment warning at clockcounter.v(81): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498726 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(84) " "Verilog HDL assignment warning at clockcounter.v(84): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498727 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(88) " "Verilog HDL assignment warning at clockcounter.v(88): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498727 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(91) " "Verilog HDL assignment warning at clockcounter.v(91): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498727 "|processor|clockCounter:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clockcounter.v(95) " "Verilog HDL assignment warning at clockcounter.v(95): truncated value with size 32 to match size of target (3)" {  } { { "clockcounter.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/clockcounter.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654153498727 "|processor|clockCounter:inst10"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654153499151 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.02.16:05:04 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2022.06.02.16:05:04 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153504052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153507049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153507255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153509289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153509424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153509556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153509711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153509717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153509720 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654153510444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153510719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153510719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153510838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153510838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153510848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153510848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153510924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153510924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153511041 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153511041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153511041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/shun1/2022-simple-team02/processor_final/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654153511140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153511140 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[0\] GND " "Pin \"SEG_A\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 64 2624 2800 80 "SEG_A\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[0\] GND " "Pin \"SEG_B\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 80 2624 2800 96 "SEG_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_C\[0\] GND " "Pin \"SEG_C\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 96 2624 2800 112 "SEG_C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D\[0\] VCC " "Pin \"SEG_D\[0\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 112 2624 2800 128 "SEG_D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_E\[0\] GND " "Pin \"SEG_E\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 128 2624 2800 144 "SEG_E\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_E[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_F\[0\] GND " "Pin \"SEG_F\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 144 2624 2800 160 "SEG_F\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_F[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_G\[0\] GND " "Pin \"SEG_G\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 160 2624 2800 176 "SEG_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_H\[0\] VCC " "Pin \"SEG_H\[0\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 176 2624 2800 192 "SEG_H\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_H[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_X\[0\] GND " "Pin \"SEG_X\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 72 -80 96 88 "SEG_X\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_X[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Y\[0\] GND " "Pin \"SEG_Y\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/shun1/2022-simple-team02/processor_final/processor/processor.bdf" { { 88 -80 96 104 "SEG_Y\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654153515368 "|processor|SEG_Y[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654153515368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153515536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654153517610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shun1/2022-simple-team02/processor_final/processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/shun1/2022-simple-team02/processor_final/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153517970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654153519226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654153519226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2878 " "Implemented 2878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654153519546 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654153519546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2725 " "Implemented 2725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654153519546 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654153519546 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1654153519546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654153519546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654153519590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:05:19 2022 " "Processing ended: Thu Jun 02 16:05:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654153519590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654153519590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654153519590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654153519590 ""}
