INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Work Space/Academics/CoE 113/Machine Problem 1/machine_problem/machine_problem.sim/sim_1/synth/timing/xsim/tb_processor_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Work Space/Academics/CoE 113/Machine Problem 1/machine_problem/machine_problem.srcs/sources_1/imports/memory_model/mem_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_model
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Work Space/Academics/CoE 113/Machine Problem 1/machine_problem/machine_problem.srcs/sources_1/imports/memory_model/mem_prog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_prog
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/Work Space/Academics/CoE 113/Machine Problem 1/machine_problem/machine_problem.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
