<stg><name>matrixmult</name>


<trans_list>

<trans id="747" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="19" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="35" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="36" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="52" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="53" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="69" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="70" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="86" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="87" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="103" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="104" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="120" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="137" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %s_7_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_21_loc"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %s_6_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_21_loc"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %s_5_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_21_loc"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %s_4_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_21_loc"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %s_3_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_21_loc"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %s_2_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_21_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %s_1_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_21_loc"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %s_0_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_21_loc"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %s_7_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_18_loc"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %s_6_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_18_loc"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %s_5_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_18_loc"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %s_4_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_18_loc"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %s_3_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_18_loc"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %s_2_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_18_loc"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %s_1_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_18_loc"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %s_0_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_18_loc"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %s_7_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_15_loc"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %s_6_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_15_loc"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %s_5_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_15_loc"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %s_4_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_15_loc"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %s_3_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_15_loc"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %s_2_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_15_loc"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %s_1_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_15_loc"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %s_0_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_15_loc"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %s_7_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_12_loc"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %s_6_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_12_loc"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %s_5_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_12_loc"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %s_4_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_12_loc"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %s_3_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_12_loc"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %s_2_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_12_loc"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %s_1_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_12_loc"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %s_0_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_12_loc"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %s_7_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_9_loc"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %s_6_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_9_loc"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %s_5_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_9_loc"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %s_4_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_9_loc"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %s_3_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_9_loc"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %s_2_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_9_loc"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %s_1_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_9_loc"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %s_0_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_9_loc"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %s_7_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_6_loc"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %s_6_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_6_loc"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %s_5_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_6_loc"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %s_4_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_6_loc"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %s_3_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_6_loc"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %s_2_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_6_loc"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %s_1_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_6_loc"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %s_0_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_6_loc"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %s_7_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_3_loc"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %s_6_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_3_loc"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %s_5_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_3_loc"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %s_4_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_3_loc"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %s_3_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_3_loc"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %s_2_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_3_loc"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %s_1_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_3_loc"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %s_0_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_3_loc"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %s_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_7_loc"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %s_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_6_loc"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %s_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_5_loc"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %s_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_4_loc"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %s_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_loc"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %s_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_2_loc"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %s_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_loc"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %s_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_0_loc"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:65 %store_ln38 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
entry:66 %br_ln38 = br void %VITIS_LOOP_40_1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1:0 %i_8 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_40_1:1 %icmp_ln38 = icmp_eq  i2 %i_8, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_40_1:2 %add_ln38 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_40_1:3 %br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_40_1.split, void %VITIS_LOOP_108_9.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_40_1.split:2 %empty = trunc i2 %i_8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_40_1.split:3 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_40_1.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_40_1, i5 %tmp_s, i32 %A_0, i32 %B_0, i32 %s_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:51 %store_ln38 = store i2 %add_ln38, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_108_9.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_108_9.preheader:1 %store_ln106 = store i2 0, i2 %i_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_108_9.preheader:2 %br_ln106 = br void %VITIS_LOOP_108_9

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="216" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_40_1.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_40_1, i5 %tmp_s, i32 %A_0, i32 %B_0, i32 %s_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:4 %zext_ln40 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:6 %s_0_loc_load = load i32 %s_0_loc

]]></Node>
<StgValue><ssdm name="s_0_loc_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:7 %C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:8 %store_ln46 = store i32 %s_0_loc_load, i5 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_48_2, i5 %tmp_s, i32 %A_1, i32 %B_0, i32 %s_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="222" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_48_2, i5 %tmp_s, i32 %A_1, i32 %B_0, i32 %s_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:10 %s_1_loc_load = load i32 %s_1_loc

]]></Node>
<StgValue><ssdm name="s_1_loc_load"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:11 %or_ln54 = or i5 %tmp_s, i5 1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:12 %zext_ln54 = zext i5 %or_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:13 %C_0_addr_1 = getelementptr i32 %C_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="C_0_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:14 %store_ln54 = store i32 %s_1_loc_load, i5 %C_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_56_3, i5 %tmp_s, i32 %A_2, i32 %B_0, i32 %s_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="229" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_56_3, i5 %tmp_s, i32 %A_2, i32 %B_0, i32 %s_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:16 %s_2_loc_load = load i32 %s_2_loc

]]></Node>
<StgValue><ssdm name="s_2_loc_load"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:17 %or_ln62 = or i5 %tmp_s, i5 2

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:18 %zext_ln62 = zext i5 %or_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:19 %C_0_addr_2 = getelementptr i32 %C_0, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="C_0_addr_2"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:20 %store_ln62 = store i32 %s_2_loc_load, i5 %C_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_64_4, i5 %tmp_s, i32 %A_3, i32 %B_0, i32 %s_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_64_4, i5 %tmp_s, i32 %A_3, i32 %B_0, i32 %s_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:22 %s_3_loc_load = load i32 %s_3_loc

]]></Node>
<StgValue><ssdm name="s_3_loc_load"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:23 %or_ln70 = or i5 %tmp_s, i5 3

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:24 %zext_ln70 = zext i5 %or_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:25 %C_0_addr_3 = getelementptr i32 %C_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="C_0_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:26 %store_ln70 = store i32 %s_3_loc_load, i5 %C_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_72_5, i5 %tmp_s, i32 %A_4, i32 %B_0, i32 %s_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="243" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_72_5, i5 %tmp_s, i32 %A_4, i32 %B_0, i32 %s_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:28 %s_4_loc_load = load i32 %s_4_loc

]]></Node>
<StgValue><ssdm name="s_4_loc_load"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:29 %or_ln78 = or i5 %tmp_s, i5 4

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:30 %zext_ln78 = zext i5 %or_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:31 %C_0_addr_4 = getelementptr i32 %C_0, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="C_0_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:32 %store_ln78 = store i32 %s_4_loc_load, i5 %C_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_80_6, i5 %tmp_s, i32 %A_5, i32 %B_0, i32 %s_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="250" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_80_6, i5 %tmp_s, i32 %A_5, i32 %B_0, i32 %s_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:34 %s_5_loc_load = load i32 %s_5_loc

]]></Node>
<StgValue><ssdm name="s_5_loc_load"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:35 %or_ln86 = or i5 %tmp_s, i5 5

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:36 %zext_ln86 = zext i5 %or_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:37 %C_0_addr_5 = getelementptr i32 %C_0, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="C_0_addr_5"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:38 %store_ln86 = store i32 %s_5_loc_load, i5 %C_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_88_7, i5 %tmp_s, i32 %A_6, i32 %B_0, i32 %s_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_88_7, i5 %tmp_s, i32 %A_6, i32 %B_0, i32 %s_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:40 %s_6_loc_load = load i32 %s_6_loc

]]></Node>
<StgValue><ssdm name="s_6_loc_load"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:41 %or_ln94 = or i5 %tmp_s, i5 6

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:42 %zext_ln94 = zext i5 %or_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:43 %C_0_addr_6 = getelementptr i32 %C_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_0_addr_6"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:44 %store_ln94 = store i32 %s_6_loc_load, i5 %C_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_96_8, i5 %tmp_s, i32 %A_7, i32 %B_0, i32 %s_7_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_96_8, i5 %tmp_s, i32 %A_7, i32 %B_0, i32 %s_7_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:0 %speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln38"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:1 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:46 %s_7_loc_load = load i32 %s_7_loc

]]></Node>
<StgValue><ssdm name="s_7_loc_load"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:47 %or_ln102 = or i5 %tmp_s, i5 7

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:48 %zext_ln102 = zext i5 %or_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_1.split:49 %C_0_addr_7 = getelementptr i32 %C_0, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="C_0_addr_7"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_1.split:50 %store_ln102 = store i32 %s_7_loc_load, i5 %C_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_40_1.split:52 %br_ln38 = br void %VITIS_LOOP_40_1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9:0 %i_9 = load i2 %i_1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_108_9:1 %icmp_ln106 = icmp_eq  i2 %i_9, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_108_9:2 %add_ln106 = add i2 %i_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_108_9:3 %br_ln106 = br i1 %icmp_ln106, void %VITIS_LOOP_108_9.split, void %VITIS_LOOP_176_17.preheader

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_108_9.split:2 %empty_82 = trunc i2 %i_9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_108_9.split:3 %tmp_130 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_82, i4 0

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_108_9.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_108_9, i5 %tmp_130, i32 %A_0, i32 %B_1, i32 %s_0_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:51 %store_ln106 = store i2 %add_ln106, i2 %i_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_176_17.preheader:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_176_17.preheader:1 %store_ln174 = store i2 0, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_176_17.preheader:2 %br_ln174 = br void %VITIS_LOOP_176_17

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="284" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_108_9.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_108_9, i5 %tmp_130, i32 %A_0, i32 %B_1, i32 %s_0_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:4 %zext_ln108 = zext i5 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:6 %s_0_3_loc_load = load i32 %s_0_3_loc

]]></Node>
<StgValue><ssdm name="s_0_3_loc_load"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:7 %C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:8 %store_ln114 = store i32 %s_0_3_loc_load, i5 %C_1_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_116_10, i5 %tmp_130, i32 %A_1, i32 %B_1, i32 %s_1_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="290" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_116_10, i5 %tmp_130, i32 %A_1, i32 %B_1, i32 %s_1_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:10 %s_1_3_loc_load = load i32 %s_1_3_loc

]]></Node>
<StgValue><ssdm name="s_1_3_loc_load"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:11 %or_ln122 = or i5 %tmp_130, i5 1

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:12 %zext_ln122 = zext i5 %or_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:13 %C_1_addr_1 = getelementptr i32 %C_1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="C_1_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:14 %store_ln122 = store i32 %s_1_3_loc_load, i5 %C_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_124_11, i5 %tmp_130, i32 %A_2, i32 %B_1, i32 %s_2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="297" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_124_11, i5 %tmp_130, i32 %A_2, i32 %B_1, i32 %s_2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:16 %s_2_3_loc_load = load i32 %s_2_3_loc

]]></Node>
<StgValue><ssdm name="s_2_3_loc_load"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:17 %or_ln130 = or i5 %tmp_130, i5 2

]]></Node>
<StgValue><ssdm name="or_ln130"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:18 %zext_ln130 = zext i5 %or_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:19 %C_1_addr_2 = getelementptr i32 %C_1, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="C_1_addr_2"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:20 %store_ln130 = store i32 %s_2_3_loc_load, i5 %C_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_132_12, i5 %tmp_130, i32 %A_3, i32 %B_1, i32 %s_3_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="304" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_132_12, i5 %tmp_130, i32 %A_3, i32 %B_1, i32 %s_3_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:22 %s_3_3_loc_load = load i32 %s_3_3_loc

]]></Node>
<StgValue><ssdm name="s_3_3_loc_load"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:23 %or_ln138 = or i5 %tmp_130, i5 3

]]></Node>
<StgValue><ssdm name="or_ln138"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:24 %zext_ln138 = zext i5 %or_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:25 %C_1_addr_3 = getelementptr i32 %C_1, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="C_1_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:26 %store_ln138 = store i32 %s_3_3_loc_load, i5 %C_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_140_13, i5 %tmp_130, i32 %A_4, i32 %B_1, i32 %s_4_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="311" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_140_13, i5 %tmp_130, i32 %A_4, i32 %B_1, i32 %s_4_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:28 %s_4_3_loc_load = load i32 %s_4_3_loc

]]></Node>
<StgValue><ssdm name="s_4_3_loc_load"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:29 %or_ln146 = or i5 %tmp_130, i5 4

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:30 %zext_ln146 = zext i5 %or_ln146

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:31 %C_1_addr_4 = getelementptr i32 %C_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="C_1_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:32 %store_ln146 = store i32 %s_4_3_loc_load, i5 %C_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_148_14, i5 %tmp_130, i32 %A_5, i32 %B_1, i32 %s_5_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="318" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_148_14, i5 %tmp_130, i32 %A_5, i32 %B_1, i32 %s_5_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:34 %s_5_3_loc_load = load i32 %s_5_3_loc

]]></Node>
<StgValue><ssdm name="s_5_3_loc_load"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:35 %or_ln154 = or i5 %tmp_130, i5 5

]]></Node>
<StgValue><ssdm name="or_ln154"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:36 %zext_ln154 = zext i5 %or_ln154

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:37 %C_1_addr_5 = getelementptr i32 %C_1, i64 0, i64 %zext_ln154

]]></Node>
<StgValue><ssdm name="C_1_addr_5"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:38 %store_ln154 = store i32 %s_5_3_loc_load, i5 %C_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_156_15, i5 %tmp_130, i32 %A_6, i32 %B_1, i32 %s_6_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="325" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_156_15, i5 %tmp_130, i32 %A_6, i32 %B_1, i32 %s_6_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="326" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:40 %s_6_3_loc_load = load i32 %s_6_3_loc

]]></Node>
<StgValue><ssdm name="s_6_3_loc_load"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:41 %or_ln162 = or i5 %tmp_130, i5 6

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:42 %zext_ln162 = zext i5 %or_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:43 %C_1_addr_6 = getelementptr i32 %C_1, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="C_1_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:44 %store_ln162 = store i32 %s_6_3_loc_load, i5 %C_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_164_16, i5 %tmp_130, i32 %A_7, i32 %B_1, i32 %s_7_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="332" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_164_16, i5 %tmp_130, i32 %A_7, i32 %B_1, i32 %s_7_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="333" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:0 %speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln106"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:1 %specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:46 %s_7_3_loc_load = load i32 %s_7_3_loc

]]></Node>
<StgValue><ssdm name="s_7_3_loc_load"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:47 %or_ln170 = or i5 %tmp_130, i5 7

]]></Node>
<StgValue><ssdm name="or_ln170"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:48 %zext_ln170 = zext i5 %or_ln170

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_108_9.split:49 %C_1_addr_7 = getelementptr i32 %C_1, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="C_1_addr_7"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_9.split:50 %store_ln170 = store i32 %s_7_3_loc_load, i5 %C_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_108_9.split:52 %br_ln106 = br void %VITIS_LOOP_108_9

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="341" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17:0 %i_10 = load i2 %i_2

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_176_17:1 %icmp_ln174 = icmp_eq  i2 %i_10, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_176_17:2 %add_ln174 = add i2 %i_10, i2 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_17:3 %br_ln174 = br i1 %icmp_ln174, void %VITIS_LOOP_176_17.split, void %VITIS_LOOP_244_25.preheader

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_176_17.split:2 %empty_83 = trunc i2 %i_10

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_176_17.split:3 %tmp_131 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_83, i4 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_176_17.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_176_17, i5 %tmp_131, i32 %A_0, i32 %B_2, i32 %s_0_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:51 %store_ln174 = store i2 %add_ln174, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_244_25.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_244_25.preheader:1 %store_ln242 = store i2 0, i2 %i_3

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_244_25.preheader:2 %br_ln242 = br void %VITIS_LOOP_244_25

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="352" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_176_17.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_176_17, i5 %tmp_131, i32 %A_0, i32 %B_2, i32 %s_0_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:4 %zext_ln176 = zext i5 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:6 %s_0_6_loc_load = load i32 %s_0_6_loc

]]></Node>
<StgValue><ssdm name="s_0_6_loc_load"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:7 %C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:8 %store_ln182 = store i32 %s_0_6_loc_load, i5 %C_2_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_184_18, i5 %tmp_131, i32 %A_1, i32 %B_2, i32 %s_1_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="358" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_184_18, i5 %tmp_131, i32 %A_1, i32 %B_2, i32 %s_1_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="359" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:10 %s_1_6_loc_load = load i32 %s_1_6_loc

]]></Node>
<StgValue><ssdm name="s_1_6_loc_load"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:11 %or_ln190 = or i5 %tmp_131, i5 1

]]></Node>
<StgValue><ssdm name="or_ln190"/></StgValue>
</operation>

<operation id="361" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:12 %zext_ln190 = zext i5 %or_ln190

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:13 %C_2_addr_1 = getelementptr i32 %C_2, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="C_2_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:14 %store_ln190 = store i32 %s_1_6_loc_load, i5 %C_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_192_19, i5 %tmp_131, i32 %A_2, i32 %B_2, i32 %s_2_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="365" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_192_19, i5 %tmp_131, i32 %A_2, i32 %B_2, i32 %s_2_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:16 %s_2_6_loc_load = load i32 %s_2_6_loc

]]></Node>
<StgValue><ssdm name="s_2_6_loc_load"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:17 %or_ln198 = or i5 %tmp_131, i5 2

]]></Node>
<StgValue><ssdm name="or_ln198"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:18 %zext_ln198 = zext i5 %or_ln198

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:19 %C_2_addr_2 = getelementptr i32 %C_2, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="C_2_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:20 %store_ln198 = store i32 %s_2_6_loc_load, i5 %C_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_200_20, i5 %tmp_131, i32 %A_3, i32 %B_2, i32 %s_3_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="372" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_200_20, i5 %tmp_131, i32 %A_3, i32 %B_2, i32 %s_3_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:22 %s_3_6_loc_load = load i32 %s_3_6_loc

]]></Node>
<StgValue><ssdm name="s_3_6_loc_load"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:23 %or_ln206 = or i5 %tmp_131, i5 3

]]></Node>
<StgValue><ssdm name="or_ln206"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:24 %zext_ln206 = zext i5 %or_ln206

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:25 %C_2_addr_3 = getelementptr i32 %C_2, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="C_2_addr_3"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:26 %store_ln206 = store i32 %s_3_6_loc_load, i5 %C_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_208_21, i5 %tmp_131, i32 %A_4, i32 %B_2, i32 %s_4_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="379" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_208_21, i5 %tmp_131, i32 %A_4, i32 %B_2, i32 %s_4_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:28 %s_4_6_loc_load = load i32 %s_4_6_loc

]]></Node>
<StgValue><ssdm name="s_4_6_loc_load"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:29 %or_ln214 = or i5 %tmp_131, i5 4

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:30 %zext_ln214 = zext i5 %or_ln214

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:31 %C_2_addr_4 = getelementptr i32 %C_2, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="C_2_addr_4"/></StgValue>
</operation>

<operation id="384" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:32 %store_ln214 = store i32 %s_4_6_loc_load, i5 %C_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="385" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_216_22, i5 %tmp_131, i32 %A_5, i32 %B_2, i32 %s_5_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="386" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_216_22, i5 %tmp_131, i32 %A_5, i32 %B_2, i32 %s_5_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="387" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:34 %s_5_6_loc_load = load i32 %s_5_6_loc

]]></Node>
<StgValue><ssdm name="s_5_6_loc_load"/></StgValue>
</operation>

<operation id="388" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:35 %or_ln222 = or i5 %tmp_131, i5 5

]]></Node>
<StgValue><ssdm name="or_ln222"/></StgValue>
</operation>

<operation id="389" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:36 %zext_ln222 = zext i5 %or_ln222

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="390" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:37 %C_2_addr_5 = getelementptr i32 %C_2, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="C_2_addr_5"/></StgValue>
</operation>

<operation id="391" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:38 %store_ln222 = store i32 %s_5_6_loc_load, i5 %C_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="392" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_224_23, i5 %tmp_131, i32 %A_6, i32 %B_2, i32 %s_6_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="393" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_224_23, i5 %tmp_131, i32 %A_6, i32 %B_2, i32 %s_6_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="394" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:40 %s_6_6_loc_load = load i32 %s_6_6_loc

]]></Node>
<StgValue><ssdm name="s_6_6_loc_load"/></StgValue>
</operation>

<operation id="395" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:41 %or_ln230 = or i5 %tmp_131, i5 6

]]></Node>
<StgValue><ssdm name="or_ln230"/></StgValue>
</operation>

<operation id="396" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:42 %zext_ln230 = zext i5 %or_ln230

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="397" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:43 %C_2_addr_6 = getelementptr i32 %C_2, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="C_2_addr_6"/></StgValue>
</operation>

<operation id="398" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:44 %store_ln230 = store i32 %s_6_6_loc_load, i5 %C_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="399" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_232_24, i5 %tmp_131, i32 %A_7, i32 %B_2, i32 %s_7_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="400" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_232_24, i5 %tmp_131, i32 %A_7, i32 %B_2, i32 %s_7_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="401" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:0 %speclooptripcount_ln174 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln174"/></StgValue>
</operation>

<operation id="402" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:1 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="403" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:46 %s_7_6_loc_load = load i32 %s_7_6_loc

]]></Node>
<StgValue><ssdm name="s_7_6_loc_load"/></StgValue>
</operation>

<operation id="404" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:47 %or_ln238 = or i5 %tmp_131, i5 7

]]></Node>
<StgValue><ssdm name="or_ln238"/></StgValue>
</operation>

<operation id="405" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:48 %zext_ln238 = zext i5 %or_ln238

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="406" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_17.split:49 %C_2_addr_7 = getelementptr i32 %C_2, i64 0, i64 %zext_ln238

]]></Node>
<StgValue><ssdm name="C_2_addr_7"/></StgValue>
</operation>

<operation id="407" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_176_17.split:50 %store_ln238 = store i32 %s_7_6_loc_load, i5 %C_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="408" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_176_17.split:52 %br_ln174 = br void %VITIS_LOOP_176_17

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="409" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25:0 %i_11 = load i2 %i_3

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="410" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_244_25:1 %icmp_ln242 = icmp_eq  i2 %i_11, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="411" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_244_25:2 %add_ln242 = add i2 %i_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="412" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_244_25:3 %br_ln242 = br i1 %icmp_ln242, void %VITIS_LOOP_244_25.split, void %VITIS_LOOP_312_33.preheader

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="413" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_244_25.split:2 %empty_84 = trunc i2 %i_11

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="414" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_244_25.split:3 %tmp_132 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_84, i4 0

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="415" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_244_25.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_244_25, i5 %tmp_132, i32 %A_0, i32 %B_3, i32 %s_0_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="416" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:51 %store_ln242 = store i2 %add_ln242, i2 %i_3

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="417" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_312_33.preheader:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="418" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_312_33.preheader:1 %store_ln310 = store i2 0, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="419" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_312_33.preheader:2 %br_ln310 = br void %VITIS_LOOP_312_33

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="420" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_244_25.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_244_25, i5 %tmp_132, i32 %A_0, i32 %B_3, i32 %s_0_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="421" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:4 %zext_ln244 = zext i5 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="422" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:6 %s_0_9_loc_load = load i32 %s_0_9_loc

]]></Node>
<StgValue><ssdm name="s_0_9_loc_load"/></StgValue>
</operation>

<operation id="423" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:7 %C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="424" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:8 %store_ln250 = store i32 %s_0_9_loc_load, i5 %C_3_addr

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="425" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_252_26, i5 %tmp_132, i32 %A_1, i32 %B_3, i32 %s_1_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="426" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_252_26, i5 %tmp_132, i32 %A_1, i32 %B_3, i32 %s_1_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="427" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:10 %s_1_9_loc_load = load i32 %s_1_9_loc

]]></Node>
<StgValue><ssdm name="s_1_9_loc_load"/></StgValue>
</operation>

<operation id="428" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:11 %or_ln258 = or i5 %tmp_132, i5 1

]]></Node>
<StgValue><ssdm name="or_ln258"/></StgValue>
</operation>

<operation id="429" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:12 %zext_ln258 = zext i5 %or_ln258

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="430" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:13 %C_3_addr_1 = getelementptr i32 %C_3, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="C_3_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:14 %store_ln258 = store i32 %s_1_9_loc_load, i5 %C_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="432" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_260_27, i5 %tmp_132, i32 %A_2, i32 %B_3, i32 %s_2_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="433" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_260_27, i5 %tmp_132, i32 %A_2, i32 %B_3, i32 %s_2_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="434" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:16 %s_2_9_loc_load = load i32 %s_2_9_loc

]]></Node>
<StgValue><ssdm name="s_2_9_loc_load"/></StgValue>
</operation>

<operation id="435" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:17 %or_ln266 = or i5 %tmp_132, i5 2

]]></Node>
<StgValue><ssdm name="or_ln266"/></StgValue>
</operation>

<operation id="436" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:18 %zext_ln266 = zext i5 %or_ln266

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="437" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:19 %C_3_addr_2 = getelementptr i32 %C_3, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="C_3_addr_2"/></StgValue>
</operation>

<operation id="438" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:20 %store_ln266 = store i32 %s_2_9_loc_load, i5 %C_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="439" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_268_28, i5 %tmp_132, i32 %A_3, i32 %B_3, i32 %s_3_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="440" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_268_28, i5 %tmp_132, i32 %A_3, i32 %B_3, i32 %s_3_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:22 %s_3_9_loc_load = load i32 %s_3_9_loc

]]></Node>
<StgValue><ssdm name="s_3_9_loc_load"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:23 %or_ln274 = or i5 %tmp_132, i5 3

]]></Node>
<StgValue><ssdm name="or_ln274"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:24 %zext_ln274 = zext i5 %or_ln274

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="444" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:25 %C_3_addr_3 = getelementptr i32 %C_3, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="C_3_addr_3"/></StgValue>
</operation>

<operation id="445" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:26 %store_ln274 = store i32 %s_3_9_loc_load, i5 %C_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="446" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_276_29, i5 %tmp_132, i32 %A_4, i32 %B_3, i32 %s_4_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="447" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_276_29, i5 %tmp_132, i32 %A_4, i32 %B_3, i32 %s_4_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="448" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:28 %s_4_9_loc_load = load i32 %s_4_9_loc

]]></Node>
<StgValue><ssdm name="s_4_9_loc_load"/></StgValue>
</operation>

<operation id="449" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:29 %or_ln282 = or i5 %tmp_132, i5 4

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="450" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:30 %zext_ln282 = zext i5 %or_ln282

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="451" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:31 %C_3_addr_4 = getelementptr i32 %C_3, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="C_3_addr_4"/></StgValue>
</operation>

<operation id="452" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:32 %store_ln282 = store i32 %s_4_9_loc_load, i5 %C_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="453" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_284_30, i5 %tmp_132, i32 %A_5, i32 %B_3, i32 %s_5_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="454" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_284_30, i5 %tmp_132, i32 %A_5, i32 %B_3, i32 %s_5_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="455" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:34 %s_5_9_loc_load = load i32 %s_5_9_loc

]]></Node>
<StgValue><ssdm name="s_5_9_loc_load"/></StgValue>
</operation>

<operation id="456" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:35 %or_ln290 = or i5 %tmp_132, i5 5

]]></Node>
<StgValue><ssdm name="or_ln290"/></StgValue>
</operation>

<operation id="457" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:36 %zext_ln290 = zext i5 %or_ln290

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="458" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:37 %C_3_addr_5 = getelementptr i32 %C_3, i64 0, i64 %zext_ln290

]]></Node>
<StgValue><ssdm name="C_3_addr_5"/></StgValue>
</operation>

<operation id="459" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:38 %store_ln290 = store i32 %s_5_9_loc_load, i5 %C_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="460" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_292_31, i5 %tmp_132, i32 %A_6, i32 %B_3, i32 %s_6_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="461" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_292_31, i5 %tmp_132, i32 %A_6, i32 %B_3, i32 %s_6_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="462" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:40 %s_6_9_loc_load = load i32 %s_6_9_loc

]]></Node>
<StgValue><ssdm name="s_6_9_loc_load"/></StgValue>
</operation>

<operation id="463" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:41 %or_ln298 = or i5 %tmp_132, i5 6

]]></Node>
<StgValue><ssdm name="or_ln298"/></StgValue>
</operation>

<operation id="464" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:42 %zext_ln298 = zext i5 %or_ln298

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="465" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:43 %C_3_addr_6 = getelementptr i32 %C_3, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="C_3_addr_6"/></StgValue>
</operation>

<operation id="466" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:44 %store_ln298 = store i32 %s_6_9_loc_load, i5 %C_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_300_32, i5 %tmp_132, i32 %A_7, i32 %B_3, i32 %s_7_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="468" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_300_32, i5 %tmp_132, i32 %A_7, i32 %B_3, i32 %s_7_9_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="469" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:0 %speclooptripcount_ln242 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln242"/></StgValue>
</operation>

<operation id="470" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:1 %specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln242"/></StgValue>
</operation>

<operation id="471" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:46 %s_7_9_loc_load = load i32 %s_7_9_loc

]]></Node>
<StgValue><ssdm name="s_7_9_loc_load"/></StgValue>
</operation>

<operation id="472" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:47 %or_ln306 = or i5 %tmp_132, i5 7

]]></Node>
<StgValue><ssdm name="or_ln306"/></StgValue>
</operation>

<operation id="473" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:48 %zext_ln306 = zext i5 %or_ln306

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="474" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_244_25.split:49 %C_3_addr_7 = getelementptr i32 %C_3, i64 0, i64 %zext_ln306

]]></Node>
<StgValue><ssdm name="C_3_addr_7"/></StgValue>
</operation>

<operation id="475" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_244_25.split:50 %store_ln306 = store i32 %s_7_9_loc_load, i5 %C_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="476" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_244_25.split:52 %br_ln242 = br void %VITIS_LOOP_244_25

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="477" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33:0 %i_12 = load i2 %i_4

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="478" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_312_33:1 %icmp_ln310 = icmp_eq  i2 %i_12, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="479" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_312_33:2 %add_ln310 = add i2 %i_12, i2 1

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="480" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_312_33:3 %br_ln310 = br i1 %icmp_ln310, void %VITIS_LOOP_312_33.split, void %VITIS_LOOP_380_41.preheader

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="481" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_312_33.split:2 %empty_85 = trunc i2 %i_12

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="482" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_312_33.split:3 %tmp_133 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_85, i4 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="483" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_312_33.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_312_33, i5 %tmp_133, i32 %A_0, i32 %B_4, i32 %s_0_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="484" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:51 %store_ln310 = store i2 %add_ln310, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="485" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_380_41.preheader:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="486" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_380_41.preheader:1 %store_ln378 = store i2 0, i2 %i_5

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="487" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_380_41.preheader:2 %br_ln378 = br void %VITIS_LOOP_380_41

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="488" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_312_33.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_312_33, i5 %tmp_133, i32 %A_0, i32 %B_4, i32 %s_0_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="489" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:4 %zext_ln312 = zext i5 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="490" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:6 %s_0_12_loc_load = load i32 %s_0_12_loc

]]></Node>
<StgValue><ssdm name="s_0_12_loc_load"/></StgValue>
</operation>

<operation id="491" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:7 %C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln312

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="492" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:8 %store_ln318 = store i32 %s_0_12_loc_load, i5 %C_4_addr

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="493" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_320_34, i5 %tmp_133, i32 %A_1, i32 %B_4, i32 %s_1_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="494" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_320_34, i5 %tmp_133, i32 %A_1, i32 %B_4, i32 %s_1_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="495" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:10 %s_1_12_loc_load = load i32 %s_1_12_loc

]]></Node>
<StgValue><ssdm name="s_1_12_loc_load"/></StgValue>
</operation>

<operation id="496" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:11 %or_ln326 = or i5 %tmp_133, i5 1

]]></Node>
<StgValue><ssdm name="or_ln326"/></StgValue>
</operation>

<operation id="497" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:12 %zext_ln326 = zext i5 %or_ln326

]]></Node>
<StgValue><ssdm name="zext_ln326"/></StgValue>
</operation>

<operation id="498" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:13 %C_4_addr_1 = getelementptr i32 %C_4, i64 0, i64 %zext_ln326

]]></Node>
<StgValue><ssdm name="C_4_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:14 %store_ln326 = store i32 %s_1_12_loc_load, i5 %C_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="500" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_328_35, i5 %tmp_133, i32 %A_2, i32 %B_4, i32 %s_2_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="501" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_328_35, i5 %tmp_133, i32 %A_2, i32 %B_4, i32 %s_2_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="502" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:16 %s_2_12_loc_load = load i32 %s_2_12_loc

]]></Node>
<StgValue><ssdm name="s_2_12_loc_load"/></StgValue>
</operation>

<operation id="503" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:17 %or_ln334 = or i5 %tmp_133, i5 2

]]></Node>
<StgValue><ssdm name="or_ln334"/></StgValue>
</operation>

<operation id="504" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:18 %zext_ln334 = zext i5 %or_ln334

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="505" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:19 %C_4_addr_2 = getelementptr i32 %C_4, i64 0, i64 %zext_ln334

]]></Node>
<StgValue><ssdm name="C_4_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:20 %store_ln334 = store i32 %s_2_12_loc_load, i5 %C_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="507" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_336_36, i5 %tmp_133, i32 %A_3, i32 %B_4, i32 %s_3_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="508" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_336_36, i5 %tmp_133, i32 %A_3, i32 %B_4, i32 %s_3_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="509" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:22 %s_3_12_loc_load = load i32 %s_3_12_loc

]]></Node>
<StgValue><ssdm name="s_3_12_loc_load"/></StgValue>
</operation>

<operation id="510" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:23 %or_ln342 = or i5 %tmp_133, i5 3

]]></Node>
<StgValue><ssdm name="or_ln342"/></StgValue>
</operation>

<operation id="511" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:24 %zext_ln342 = zext i5 %or_ln342

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="512" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:25 %C_4_addr_3 = getelementptr i32 %C_4, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="C_4_addr_3"/></StgValue>
</operation>

<operation id="513" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:26 %store_ln342 = store i32 %s_3_12_loc_load, i5 %C_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="514" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_344_37, i5 %tmp_133, i32 %A_4, i32 %B_4, i32 %s_4_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="515" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_344_37, i5 %tmp_133, i32 %A_4, i32 %B_4, i32 %s_4_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="516" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:28 %s_4_12_loc_load = load i32 %s_4_12_loc

]]></Node>
<StgValue><ssdm name="s_4_12_loc_load"/></StgValue>
</operation>

<operation id="517" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:29 %or_ln350 = or i5 %tmp_133, i5 4

]]></Node>
<StgValue><ssdm name="or_ln350"/></StgValue>
</operation>

<operation id="518" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:30 %zext_ln350 = zext i5 %or_ln350

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="519" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:31 %C_4_addr_4 = getelementptr i32 %C_4, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="C_4_addr_4"/></StgValue>
</operation>

<operation id="520" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:32 %store_ln350 = store i32 %s_4_12_loc_load, i5 %C_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="521" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_352_38, i5 %tmp_133, i32 %A_5, i32 %B_4, i32 %s_5_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="522" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_352_38, i5 %tmp_133, i32 %A_5, i32 %B_4, i32 %s_5_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="523" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:34 %s_5_12_loc_load = load i32 %s_5_12_loc

]]></Node>
<StgValue><ssdm name="s_5_12_loc_load"/></StgValue>
</operation>

<operation id="524" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:35 %or_ln358 = or i5 %tmp_133, i5 5

]]></Node>
<StgValue><ssdm name="or_ln358"/></StgValue>
</operation>

<operation id="525" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:36 %zext_ln358 = zext i5 %or_ln358

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="526" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:37 %C_4_addr_5 = getelementptr i32 %C_4, i64 0, i64 %zext_ln358

]]></Node>
<StgValue><ssdm name="C_4_addr_5"/></StgValue>
</operation>

<operation id="527" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:38 %store_ln358 = store i32 %s_5_12_loc_load, i5 %C_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="528" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_360_39, i5 %tmp_133, i32 %A_6, i32 %B_4, i32 %s_6_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="529" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_360_39, i5 %tmp_133, i32 %A_6, i32 %B_4, i32 %s_6_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="530" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:40 %s_6_12_loc_load = load i32 %s_6_12_loc

]]></Node>
<StgValue><ssdm name="s_6_12_loc_load"/></StgValue>
</operation>

<operation id="531" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:41 %or_ln366 = or i5 %tmp_133, i5 6

]]></Node>
<StgValue><ssdm name="or_ln366"/></StgValue>
</operation>

<operation id="532" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:42 %zext_ln366 = zext i5 %or_ln366

]]></Node>
<StgValue><ssdm name="zext_ln366"/></StgValue>
</operation>

<operation id="533" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:43 %C_4_addr_6 = getelementptr i32 %C_4, i64 0, i64 %zext_ln366

]]></Node>
<StgValue><ssdm name="C_4_addr_6"/></StgValue>
</operation>

<operation id="534" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:44 %store_ln366 = store i32 %s_6_12_loc_load, i5 %C_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="535" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_368_40, i5 %tmp_133, i32 %A_7, i32 %B_4, i32 %s_7_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="536" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_368_40, i5 %tmp_133, i32 %A_7, i32 %B_4, i32 %s_7_12_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="537" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:0 %speclooptripcount_ln310 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln310"/></StgValue>
</operation>

<operation id="538" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:1 %specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln310"/></StgValue>
</operation>

<operation id="539" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:46 %s_7_12_loc_load = load i32 %s_7_12_loc

]]></Node>
<StgValue><ssdm name="s_7_12_loc_load"/></StgValue>
</operation>

<operation id="540" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:47 %or_ln374 = or i5 %tmp_133, i5 7

]]></Node>
<StgValue><ssdm name="or_ln374"/></StgValue>
</operation>

<operation id="541" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:48 %zext_ln374 = zext i5 %or_ln374

]]></Node>
<StgValue><ssdm name="zext_ln374"/></StgValue>
</operation>

<operation id="542" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_312_33.split:49 %C_4_addr_7 = getelementptr i32 %C_4, i64 0, i64 %zext_ln374

]]></Node>
<StgValue><ssdm name="C_4_addr_7"/></StgValue>
</operation>

<operation id="543" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_312_33.split:50 %store_ln374 = store i32 %s_7_12_loc_load, i5 %C_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="544" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_312_33.split:52 %br_ln310 = br void %VITIS_LOOP_312_33

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="545" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41:0 %i_13 = load i2 %i_5

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="546" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_380_41:1 %icmp_ln378 = icmp_eq  i2 %i_13, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="547" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_380_41:2 %add_ln378 = add i2 %i_13, i2 1

]]></Node>
<StgValue><ssdm name="add_ln378"/></StgValue>
</operation>

<operation id="548" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_380_41:3 %br_ln378 = br i1 %icmp_ln378, void %VITIS_LOOP_380_41.split, void %VITIS_LOOP_448_49.preheader

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="549" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_380_41.split:2 %empty_86 = trunc i2 %i_13

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="550" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_380_41.split:3 %tmp_134 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_86, i4 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="551" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_380_41.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_380_41, i5 %tmp_134, i32 %A_0, i32 %B_5, i32 %s_0_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="552" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:51 %store_ln378 = store i2 %add_ln378, i2 %i_5

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="553" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_448_49.preheader:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="554" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_448_49.preheader:1 %store_ln446 = store i2 0, i2 %i_6

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="555" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_448_49.preheader:2 %br_ln446 = br void %VITIS_LOOP_448_49

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="556" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_380_41.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_380_41, i5 %tmp_134, i32 %A_0, i32 %B_5, i32 %s_0_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="557" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:4 %zext_ln380 = zext i5 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="558" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:6 %s_0_15_loc_load = load i32 %s_0_15_loc

]]></Node>
<StgValue><ssdm name="s_0_15_loc_load"/></StgValue>
</operation>

<operation id="559" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:7 %C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln380

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="560" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:8 %store_ln386 = store i32 %s_0_15_loc_load, i5 %C_5_addr

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="561" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_388_42, i5 %tmp_134, i32 %A_1, i32 %B_5, i32 %s_1_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="562" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_388_42, i5 %tmp_134, i32 %A_1, i32 %B_5, i32 %s_1_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="563" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:10 %s_1_15_loc_load = load i32 %s_1_15_loc

]]></Node>
<StgValue><ssdm name="s_1_15_loc_load"/></StgValue>
</operation>

<operation id="564" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:11 %or_ln394 = or i5 %tmp_134, i5 1

]]></Node>
<StgValue><ssdm name="or_ln394"/></StgValue>
</operation>

<operation id="565" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:12 %zext_ln394 = zext i5 %or_ln394

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="566" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:13 %C_5_addr_1 = getelementptr i32 %C_5, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="C_5_addr_1"/></StgValue>
</operation>

<operation id="567" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:14 %store_ln394 = store i32 %s_1_15_loc_load, i5 %C_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="568" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_396_43, i5 %tmp_134, i32 %A_2, i32 %B_5, i32 %s_2_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="569" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_396_43, i5 %tmp_134, i32 %A_2, i32 %B_5, i32 %s_2_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="570" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:16 %s_2_15_loc_load = load i32 %s_2_15_loc

]]></Node>
<StgValue><ssdm name="s_2_15_loc_load"/></StgValue>
</operation>

<operation id="571" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:17 %or_ln402 = or i5 %tmp_134, i5 2

]]></Node>
<StgValue><ssdm name="or_ln402"/></StgValue>
</operation>

<operation id="572" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:18 %zext_ln402 = zext i5 %or_ln402

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="573" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:19 %C_5_addr_2 = getelementptr i32 %C_5, i64 0, i64 %zext_ln402

]]></Node>
<StgValue><ssdm name="C_5_addr_2"/></StgValue>
</operation>

<operation id="574" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:20 %store_ln402 = store i32 %s_2_15_loc_load, i5 %C_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="575" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_404_44, i5 %tmp_134, i32 %A_3, i32 %B_5, i32 %s_3_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="576" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_404_44, i5 %tmp_134, i32 %A_3, i32 %B_5, i32 %s_3_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="577" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:22 %s_3_15_loc_load = load i32 %s_3_15_loc

]]></Node>
<StgValue><ssdm name="s_3_15_loc_load"/></StgValue>
</operation>

<operation id="578" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:23 %or_ln410 = or i5 %tmp_134, i5 3

]]></Node>
<StgValue><ssdm name="or_ln410"/></StgValue>
</operation>

<operation id="579" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:24 %zext_ln410 = zext i5 %or_ln410

]]></Node>
<StgValue><ssdm name="zext_ln410"/></StgValue>
</operation>

<operation id="580" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:25 %C_5_addr_3 = getelementptr i32 %C_5, i64 0, i64 %zext_ln410

]]></Node>
<StgValue><ssdm name="C_5_addr_3"/></StgValue>
</operation>

<operation id="581" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:26 %store_ln410 = store i32 %s_3_15_loc_load, i5 %C_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="582" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_412_45, i5 %tmp_134, i32 %A_4, i32 %B_5, i32 %s_4_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="583" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_412_45, i5 %tmp_134, i32 %A_4, i32 %B_5, i32 %s_4_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="584" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:28 %s_4_15_loc_load = load i32 %s_4_15_loc

]]></Node>
<StgValue><ssdm name="s_4_15_loc_load"/></StgValue>
</operation>

<operation id="585" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:29 %or_ln418 = or i5 %tmp_134, i5 4

]]></Node>
<StgValue><ssdm name="or_ln418"/></StgValue>
</operation>

<operation id="586" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:30 %zext_ln418 = zext i5 %or_ln418

]]></Node>
<StgValue><ssdm name="zext_ln418"/></StgValue>
</operation>

<operation id="587" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:31 %C_5_addr_4 = getelementptr i32 %C_5, i64 0, i64 %zext_ln418

]]></Node>
<StgValue><ssdm name="C_5_addr_4"/></StgValue>
</operation>

<operation id="588" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:32 %store_ln418 = store i32 %s_4_15_loc_load, i5 %C_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="589" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_420_46, i5 %tmp_134, i32 %A_5, i32 %B_5, i32 %s_5_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="590" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_420_46, i5 %tmp_134, i32 %A_5, i32 %B_5, i32 %s_5_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="591" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:34 %s_5_15_loc_load = load i32 %s_5_15_loc

]]></Node>
<StgValue><ssdm name="s_5_15_loc_load"/></StgValue>
</operation>

<operation id="592" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:35 %or_ln426 = or i5 %tmp_134, i5 5

]]></Node>
<StgValue><ssdm name="or_ln426"/></StgValue>
</operation>

<operation id="593" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:36 %zext_ln426 = zext i5 %or_ln426

]]></Node>
<StgValue><ssdm name="zext_ln426"/></StgValue>
</operation>

<operation id="594" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:37 %C_5_addr_5 = getelementptr i32 %C_5, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="C_5_addr_5"/></StgValue>
</operation>

<operation id="595" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:38 %store_ln426 = store i32 %s_5_15_loc_load, i5 %C_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="596" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_428_47, i5 %tmp_134, i32 %A_6, i32 %B_5, i32 %s_6_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="597" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_428_47, i5 %tmp_134, i32 %A_6, i32 %B_5, i32 %s_6_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="598" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:40 %s_6_15_loc_load = load i32 %s_6_15_loc

]]></Node>
<StgValue><ssdm name="s_6_15_loc_load"/></StgValue>
</operation>

<operation id="599" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:41 %or_ln434 = or i5 %tmp_134, i5 6

]]></Node>
<StgValue><ssdm name="or_ln434"/></StgValue>
</operation>

<operation id="600" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:42 %zext_ln434 = zext i5 %or_ln434

]]></Node>
<StgValue><ssdm name="zext_ln434"/></StgValue>
</operation>

<operation id="601" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:43 %C_5_addr_6 = getelementptr i32 %C_5, i64 0, i64 %zext_ln434

]]></Node>
<StgValue><ssdm name="C_5_addr_6"/></StgValue>
</operation>

<operation id="602" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:44 %store_ln434 = store i32 %s_6_15_loc_load, i5 %C_5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln434"/></StgValue>
</operation>

<operation id="603" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_436_48, i5 %tmp_134, i32 %A_7, i32 %B_5, i32 %s_7_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="604" st_id="102" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_436_48, i5 %tmp_134, i32 %A_7, i32 %B_5, i32 %s_7_15_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="605" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:0 %speclooptripcount_ln378 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln378"/></StgValue>
</operation>

<operation id="606" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:1 %specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln378"/></StgValue>
</operation>

<operation id="607" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:46 %s_7_15_loc_load = load i32 %s_7_15_loc

]]></Node>
<StgValue><ssdm name="s_7_15_loc_load"/></StgValue>
</operation>

<operation id="608" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:47 %or_ln442 = or i5 %tmp_134, i5 7

]]></Node>
<StgValue><ssdm name="or_ln442"/></StgValue>
</operation>

<operation id="609" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:48 %zext_ln442 = zext i5 %or_ln442

]]></Node>
<StgValue><ssdm name="zext_ln442"/></StgValue>
</operation>

<operation id="610" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_380_41.split:49 %C_5_addr_7 = getelementptr i32 %C_5, i64 0, i64 %zext_ln442

]]></Node>
<StgValue><ssdm name="C_5_addr_7"/></StgValue>
</operation>

<operation id="611" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_380_41.split:50 %store_ln442 = store i32 %s_7_15_loc_load, i5 %C_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln442"/></StgValue>
</operation>

<operation id="612" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_380_41.split:52 %br_ln378 = br void %VITIS_LOOP_380_41

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="613" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49:0 %i_14 = load i2 %i_6

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="614" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_448_49:1 %icmp_ln446 = icmp_eq  i2 %i_14, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln446"/></StgValue>
</operation>

<operation id="615" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_448_49:2 %add_ln446 = add i2 %i_14, i2 1

]]></Node>
<StgValue><ssdm name="add_ln446"/></StgValue>
</operation>

<operation id="616" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_448_49:3 %br_ln446 = br i1 %icmp_ln446, void %VITIS_LOOP_448_49.split, void %VITIS_LOOP_516_57.preheader

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="617" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_448_49.split:2 %empty_87 = trunc i2 %i_14

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="618" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_448_49.split:3 %tmp_135 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_87, i4 0

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="619" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_448_49.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_448_49, i5 %tmp_135, i32 %A_0, i32 %B_6, i32 %s_0_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="620" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:51 %store_ln446 = store i2 %add_ln446, i2 %i_6

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="621" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_516_57.preheader:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="622" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_516_57.preheader:1 %store_ln514 = store i2 0, i2 %i_7

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="623" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_516_57.preheader:2 %br_ln514 = br void %VITIS_LOOP_516_57

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="624" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_448_49.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_448_49, i5 %tmp_135, i32 %A_0, i32 %B_6, i32 %s_0_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="625" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:4 %zext_ln448 = zext i5 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln448"/></StgValue>
</operation>

<operation id="626" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:6 %s_0_18_loc_load = load i32 %s_0_18_loc

]]></Node>
<StgValue><ssdm name="s_0_18_loc_load"/></StgValue>
</operation>

<operation id="627" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:7 %C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln448

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="628" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:8 %store_ln454 = store i32 %s_0_18_loc_load, i5 %C_6_addr

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="629" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_456_50, i5 %tmp_135, i32 %A_1, i32 %B_6, i32 %s_1_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="630" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_456_50, i5 %tmp_135, i32 %A_1, i32 %B_6, i32 %s_1_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="631" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:10 %s_1_18_loc_load = load i32 %s_1_18_loc

]]></Node>
<StgValue><ssdm name="s_1_18_loc_load"/></StgValue>
</operation>

<operation id="632" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:11 %or_ln462 = or i5 %tmp_135, i5 1

]]></Node>
<StgValue><ssdm name="or_ln462"/></StgValue>
</operation>

<operation id="633" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:12 %zext_ln462 = zext i5 %or_ln462

]]></Node>
<StgValue><ssdm name="zext_ln462"/></StgValue>
</operation>

<operation id="634" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:13 %C_6_addr_1 = getelementptr i32 %C_6, i64 0, i64 %zext_ln462

]]></Node>
<StgValue><ssdm name="C_6_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:14 %store_ln462 = store i32 %s_1_18_loc_load, i5 %C_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="636" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_464_51, i5 %tmp_135, i32 %A_2, i32 %B_6, i32 %s_2_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="637" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_464_51, i5 %tmp_135, i32 %A_2, i32 %B_6, i32 %s_2_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="638" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:16 %s_2_18_loc_load = load i32 %s_2_18_loc

]]></Node>
<StgValue><ssdm name="s_2_18_loc_load"/></StgValue>
</operation>

<operation id="639" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:17 %or_ln470 = or i5 %tmp_135, i5 2

]]></Node>
<StgValue><ssdm name="or_ln470"/></StgValue>
</operation>

<operation id="640" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:18 %zext_ln470 = zext i5 %or_ln470

]]></Node>
<StgValue><ssdm name="zext_ln470"/></StgValue>
</operation>

<operation id="641" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:19 %C_6_addr_2 = getelementptr i32 %C_6, i64 0, i64 %zext_ln470

]]></Node>
<StgValue><ssdm name="C_6_addr_2"/></StgValue>
</operation>

<operation id="642" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:20 %store_ln470 = store i32 %s_2_18_loc_load, i5 %C_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="643" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_472_52, i5 %tmp_135, i32 %A_3, i32 %B_6, i32 %s_3_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="644" st_id="111" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_472_52, i5 %tmp_135, i32 %A_3, i32 %B_6, i32 %s_3_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="645" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:22 %s_3_18_loc_load = load i32 %s_3_18_loc

]]></Node>
<StgValue><ssdm name="s_3_18_loc_load"/></StgValue>
</operation>

<operation id="646" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:23 %or_ln478 = or i5 %tmp_135, i5 3

]]></Node>
<StgValue><ssdm name="or_ln478"/></StgValue>
</operation>

<operation id="647" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:24 %zext_ln478 = zext i5 %or_ln478

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="648" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:25 %C_6_addr_3 = getelementptr i32 %C_6, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="C_6_addr_3"/></StgValue>
</operation>

<operation id="649" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:26 %store_ln478 = store i32 %s_3_18_loc_load, i5 %C_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln478"/></StgValue>
</operation>

<operation id="650" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_480_53, i5 %tmp_135, i32 %A_4, i32 %B_6, i32 %s_4_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="651" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_480_53, i5 %tmp_135, i32 %A_4, i32 %B_6, i32 %s_4_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="652" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:28 %s_4_18_loc_load = load i32 %s_4_18_loc

]]></Node>
<StgValue><ssdm name="s_4_18_loc_load"/></StgValue>
</operation>

<operation id="653" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:29 %or_ln486 = or i5 %tmp_135, i5 4

]]></Node>
<StgValue><ssdm name="or_ln486"/></StgValue>
</operation>

<operation id="654" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:30 %zext_ln486 = zext i5 %or_ln486

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="655" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:31 %C_6_addr_4 = getelementptr i32 %C_6, i64 0, i64 %zext_ln486

]]></Node>
<StgValue><ssdm name="C_6_addr_4"/></StgValue>
</operation>

<operation id="656" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:32 %store_ln486 = store i32 %s_4_18_loc_load, i5 %C_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="657" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_488_54, i5 %tmp_135, i32 %A_5, i32 %B_6, i32 %s_5_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="658" st_id="115" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_488_54, i5 %tmp_135, i32 %A_5, i32 %B_6, i32 %s_5_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="659" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:34 %s_5_18_loc_load = load i32 %s_5_18_loc

]]></Node>
<StgValue><ssdm name="s_5_18_loc_load"/></StgValue>
</operation>

<operation id="660" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:35 %or_ln494 = or i5 %tmp_135, i5 5

]]></Node>
<StgValue><ssdm name="or_ln494"/></StgValue>
</operation>

<operation id="661" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:36 %zext_ln494 = zext i5 %or_ln494

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="662" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:37 %C_6_addr_5 = getelementptr i32 %C_6, i64 0, i64 %zext_ln494

]]></Node>
<StgValue><ssdm name="C_6_addr_5"/></StgValue>
</operation>

<operation id="663" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:38 %store_ln494 = store i32 %s_5_18_loc_load, i5 %C_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="664" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_496_55, i5 %tmp_135, i32 %A_6, i32 %B_6, i32 %s_6_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="665" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_496_55, i5 %tmp_135, i32 %A_6, i32 %B_6, i32 %s_6_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="666" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:40 %s_6_18_loc_load = load i32 %s_6_18_loc

]]></Node>
<StgValue><ssdm name="s_6_18_loc_load"/></StgValue>
</operation>

<operation id="667" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:41 %or_ln502 = or i5 %tmp_135, i5 6

]]></Node>
<StgValue><ssdm name="or_ln502"/></StgValue>
</operation>

<operation id="668" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:42 %zext_ln502 = zext i5 %or_ln502

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="669" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:43 %C_6_addr_6 = getelementptr i32 %C_6, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="C_6_addr_6"/></StgValue>
</operation>

<operation id="670" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:44 %store_ln502 = store i32 %s_6_18_loc_load, i5 %C_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln502"/></StgValue>
</operation>

<operation id="671" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_504_56, i5 %tmp_135, i32 %A_7, i32 %B_6, i32 %s_7_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="672" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_504_56, i5 %tmp_135, i32 %A_7, i32 %B_6, i32 %s_7_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="673" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:0 %speclooptripcount_ln446 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln446"/></StgValue>
</operation>

<operation id="674" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:1 %specloopname_ln446 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln446"/></StgValue>
</operation>

<operation id="675" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:46 %s_7_18_loc_load = load i32 %s_7_18_loc

]]></Node>
<StgValue><ssdm name="s_7_18_loc_load"/></StgValue>
</operation>

<operation id="676" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:47 %or_ln510 = or i5 %tmp_135, i5 7

]]></Node>
<StgValue><ssdm name="or_ln510"/></StgValue>
</operation>

<operation id="677" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:48 %zext_ln510 = zext i5 %or_ln510

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="678" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_448_49.split:49 %C_6_addr_7 = getelementptr i32 %C_6, i64 0, i64 %zext_ln510

]]></Node>
<StgValue><ssdm name="C_6_addr_7"/></StgValue>
</operation>

<operation id="679" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_448_49.split:50 %store_ln510 = store i32 %s_7_18_loc_load, i5 %C_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="680" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_448_49.split:52 %br_ln446 = br void %VITIS_LOOP_448_49

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="681" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57:0 %i_15 = load i2 %i_7

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="682" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_516_57:1 %icmp_ln514 = icmp_eq  i2 %i_15, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln514"/></StgValue>
</operation>

<operation id="683" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_516_57:2 %add_ln514 = add i2 %i_15, i2 1

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="684" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_516_57:3 %br_ln514 = br i1 %icmp_ln514, void %VITIS_LOOP_516_57.split, void %for.end1958

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="685" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_516_57.split:2 %empty_88 = trunc i2 %i_15

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="686" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_516_57.split:3 %tmp_136 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_88, i4 0

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="687" st_id="121" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_516_57.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_516_57, i5 %tmp_136, i32 %A_0, i32 %B_7, i32 %s_0_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="688" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:51 %store_ln514 = store i2 %add_ln514, i2 %i_7

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="689" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0">
<![CDATA[
for.end1958:0 %ret_ln580 = ret

]]></Node>
<StgValue><ssdm name="ret_ln580"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="690" st_id="122" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_516_57.split:5 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_516_57, i5 %tmp_136, i32 %A_0, i32 %B_7, i32 %s_0_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="691" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:4 %zext_ln516 = zext i5 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln516"/></StgValue>
</operation>

<operation id="692" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:6 %s_0_21_loc_load = load i32 %s_0_21_loc

]]></Node>
<StgValue><ssdm name="s_0_21_loc_load"/></StgValue>
</operation>

<operation id="693" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:7 %C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln516

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="694" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:8 %store_ln522 = store i32 %s_0_21_loc_load, i5 %C_7_addr

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="695" st_id="123" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_524_58, i5 %tmp_136, i32 %A_1, i32 %B_7, i32 %s_1_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="696" st_id="124" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:9 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_524_58, i5 %tmp_136, i32 %A_1, i32 %B_7, i32 %s_1_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="697" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:10 %s_1_21_loc_load = load i32 %s_1_21_loc

]]></Node>
<StgValue><ssdm name="s_1_21_loc_load"/></StgValue>
</operation>

<operation id="698" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:11 %or_ln530 = or i5 %tmp_136, i5 1

]]></Node>
<StgValue><ssdm name="or_ln530"/></StgValue>
</operation>

<operation id="699" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:12 %zext_ln530 = zext i5 %or_ln530

]]></Node>
<StgValue><ssdm name="zext_ln530"/></StgValue>
</operation>

<operation id="700" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:13 %C_7_addr_1 = getelementptr i32 %C_7, i64 0, i64 %zext_ln530

]]></Node>
<StgValue><ssdm name="C_7_addr_1"/></StgValue>
</operation>

<operation id="701" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:14 %store_ln530 = store i32 %s_1_21_loc_load, i5 %C_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="702" st_id="125" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_532_59, i5 %tmp_136, i32 %A_2, i32 %B_7, i32 %s_2_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="703" st_id="126" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:15 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_532_59, i5 %tmp_136, i32 %A_2, i32 %B_7, i32 %s_2_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="704" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:16 %s_2_21_loc_load = load i32 %s_2_21_loc

]]></Node>
<StgValue><ssdm name="s_2_21_loc_load"/></StgValue>
</operation>

<operation id="705" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:17 %or_ln538 = or i5 %tmp_136, i5 2

]]></Node>
<StgValue><ssdm name="or_ln538"/></StgValue>
</operation>

<operation id="706" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:18 %zext_ln538 = zext i5 %or_ln538

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="707" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:19 %C_7_addr_2 = getelementptr i32 %C_7, i64 0, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="C_7_addr_2"/></StgValue>
</operation>

<operation id="708" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:20 %store_ln538 = store i32 %s_2_21_loc_load, i5 %C_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln538"/></StgValue>
</operation>

<operation id="709" st_id="127" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_540_60, i5 %tmp_136, i32 %A_3, i32 %B_7, i32 %s_3_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="710" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:21 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_540_60, i5 %tmp_136, i32 %A_3, i32 %B_7, i32 %s_3_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="711" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:22 %s_3_21_loc_load = load i32 %s_3_21_loc

]]></Node>
<StgValue><ssdm name="s_3_21_loc_load"/></StgValue>
</operation>

<operation id="712" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:23 %or_ln546 = or i5 %tmp_136, i5 3

]]></Node>
<StgValue><ssdm name="or_ln546"/></StgValue>
</operation>

<operation id="713" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:24 %zext_ln546 = zext i5 %or_ln546

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="714" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:25 %C_7_addr_3 = getelementptr i32 %C_7, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="C_7_addr_3"/></StgValue>
</operation>

<operation id="715" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:26 %store_ln546 = store i32 %s_3_21_loc_load, i5 %C_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="716" st_id="129" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_548_61, i5 %tmp_136, i32 %A_4, i32 %B_7, i32 %s_4_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="717" st_id="130" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:27 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_548_61, i5 %tmp_136, i32 %A_4, i32 %B_7, i32 %s_4_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="718" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:28 %s_4_21_loc_load = load i32 %s_4_21_loc

]]></Node>
<StgValue><ssdm name="s_4_21_loc_load"/></StgValue>
</operation>

<operation id="719" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:29 %or_ln554 = or i5 %tmp_136, i5 4

]]></Node>
<StgValue><ssdm name="or_ln554"/></StgValue>
</operation>

<operation id="720" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:30 %zext_ln554 = zext i5 %or_ln554

]]></Node>
<StgValue><ssdm name="zext_ln554"/></StgValue>
</operation>

<operation id="721" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:31 %C_7_addr_4 = getelementptr i32 %C_7, i64 0, i64 %zext_ln554

]]></Node>
<StgValue><ssdm name="C_7_addr_4"/></StgValue>
</operation>

<operation id="722" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:32 %store_ln554 = store i32 %s_4_21_loc_load, i5 %C_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln554"/></StgValue>
</operation>

<operation id="723" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_556_62, i5 %tmp_136, i32 %A_5, i32 %B_7, i32 %s_5_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="724" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:33 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_556_62, i5 %tmp_136, i32 %A_5, i32 %B_7, i32 %s_5_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="725" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:34 %s_5_21_loc_load = load i32 %s_5_21_loc

]]></Node>
<StgValue><ssdm name="s_5_21_loc_load"/></StgValue>
</operation>

<operation id="726" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:35 %or_ln562 = or i5 %tmp_136, i5 5

]]></Node>
<StgValue><ssdm name="or_ln562"/></StgValue>
</operation>

<operation id="727" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:36 %zext_ln562 = zext i5 %or_ln562

]]></Node>
<StgValue><ssdm name="zext_ln562"/></StgValue>
</operation>

<operation id="728" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:37 %C_7_addr_5 = getelementptr i32 %C_7, i64 0, i64 %zext_ln562

]]></Node>
<StgValue><ssdm name="C_7_addr_5"/></StgValue>
</operation>

<operation id="729" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:38 %store_ln562 = store i32 %s_5_21_loc_load, i5 %C_7_addr_5

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="730" st_id="133" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_564_63, i5 %tmp_136, i32 %A_6, i32 %B_7, i32 %s_6_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="731" st_id="134" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:39 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_564_63, i5 %tmp_136, i32 %A_6, i32 %B_7, i32 %s_6_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="732" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:40 %s_6_21_loc_load = load i32 %s_6_21_loc

]]></Node>
<StgValue><ssdm name="s_6_21_loc_load"/></StgValue>
</operation>

<operation id="733" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:41 %or_ln570 = or i5 %tmp_136, i5 6

]]></Node>
<StgValue><ssdm name="or_ln570"/></StgValue>
</operation>

<operation id="734" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:42 %zext_ln570 = zext i5 %or_ln570

]]></Node>
<StgValue><ssdm name="zext_ln570"/></StgValue>
</operation>

<operation id="735" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:43 %C_7_addr_6 = getelementptr i32 %C_7, i64 0, i64 %zext_ln570

]]></Node>
<StgValue><ssdm name="C_7_addr_6"/></StgValue>
</operation>

<operation id="736" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:44 %store_ln570 = store i32 %s_6_21_loc_load, i5 %C_7_addr_6

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="737" st_id="135" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_572_64, i5 %tmp_136, i32 %A_7, i32 %B_7, i32 %s_7_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="738" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:45 %call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_572_64, i5 %tmp_136, i32 %A_7, i32 %B_7, i32 %s_7_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="739" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:0 %speclooptripcount_ln514 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln514"/></StgValue>
</operation>

<operation id="740" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:1 %specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln514"/></StgValue>
</operation>

<operation id="741" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:46 %s_7_21_loc_load = load i32 %s_7_21_loc

]]></Node>
<StgValue><ssdm name="s_7_21_loc_load"/></StgValue>
</operation>

<operation id="742" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:47 %or_ln578 = or i5 %tmp_136, i5 7

]]></Node>
<StgValue><ssdm name="or_ln578"/></StgValue>
</operation>

<operation id="743" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:48 %zext_ln578 = zext i5 %or_ln578

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="744" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_516_57.split:49 %C_7_addr_7 = getelementptr i32 %C_7, i64 0, i64 %zext_ln578

]]></Node>
<StgValue><ssdm name="C_7_addr_7"/></StgValue>
</operation>

<operation id="745" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_516_57.split:50 %store_ln578 = store i32 %s_7_21_loc_load, i5 %C_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln578"/></StgValue>
</operation>

<operation id="746" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_516_57.split:52 %br_ln514 = br void %VITIS_LOOP_516_57

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
