$date
	Sun Jun  1 18:15:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uart_transmitter_tb $end
$var wire 1 ! tx_busy $end
$var wire 1 " serial_out $end
$var wire 1 # fifo_full $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & data_valid $end
$var reg 1 ' rst $end
$var reg 1 ( tx_ready $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 & data_valid $end
$var wire 1 ' rst $end
$var wire 1 ( tx_ready $end
$var wire 1 ! tx_busy $end
$var wire 1 " serial_out $end
$var wire 1 * rd_en $end
$var wire 1 # fifo_full $end
$var wire 1 + fifo_empty $end
$var wire 8 , fifo_data [7:0] $end
$scope module u_fifo $end
$var wire 1 $ clk $end
$var wire 8 - data_in [7:0] $end
$var wire 1 ' rst $end
$var wire 1 & wr_en $end
$var wire 1 * rd_en $end
$var wire 1 # full $end
$var wire 1 + empty $end
$var reg 5 . count [4:0] $end
$var reg 8 / data_out [7:0] $end
$var reg 5 0 rd_ptr [4:0] $end
$var reg 5 1 wr_ptr [4:0] $end
$upscope $end
$scope module u_fsm $end
$var wire 1 $ clk $end
$var wire 8 2 fifo_data [7:0] $end
$var wire 1 + fifo_empty $end
$var wire 1 ' rst $end
$var wire 1 ( tx_ready $end
$var reg 16 3 baud_counter [15:0] $end
$var reg 1 4 baud_tick $end
$var reg 4 5 bit_counter [3:0] $end
$var reg 8 6 data_reg [7:0] $end
$var reg 1 * rd_en $end
$var reg 1 " serial_out $end
$var reg 3 7 state [2:0] $end
$var reg 1 ! tx_busy $end
$upscope $end
$upscope $end
$upscope $end
$scope module uart_transmitter_tb $end
$scope module uut $end
$scope module u_fsm $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 7
b0 6
b0 5
x4
b0 3
bx 2
b0 1
b0 0
bx /
b0 .
b0 -
bx ,
1+
x*
b0 )
1(
1'
0&
b0 %
0$
0#
x"
x!
$end
#10
b0 ,
b0 /
b0 2
04
0*
0!
1"
1$
#20
0$
0'
#30
1$
#40
0$
1&
b1010101 %
b1010101 )
b1010101 -
#50
0+
b1 .
b1 1
1$
#60
0$
0&
#70
1!
b1 7
1$
#80
0$
#90
b1 3
b10 7
1*
1$
#100
0$
#110
0"
0*
b10 3
1+
b0 .
b1 0
b1010101 ,
b1010101 /
b1010101 2
1$
#120
0$
#130
b11 3
1$
#140
0$
#150
b100 3
1$
#160
0$
#170
14
b0 3
1$
#180
0$
#190
b11 7
b1 3
04
1$
#200
0$
#210
b10 3
1$
#220
0$
#230
b11 3
1$
#240
0$
#250
b100 3
1$
#260
0$
#270
14
b0 3
1$
#280
0$
#290
b1 3
04
b1 5
1$
#300
0$
#310
b10 3
1$
#320
0$
#330
b11 3
1$
#340
0$
#350
b100 3
1$
#360
0$
#370
14
b0 3
1$
#380
0$
#390
b10 5
b1 3
04
1$
#400
0$
#410
b10 3
1$
#420
0$
#430
b11 3
1$
#440
0$
#450
b100 3
1$
#460
0$
#470
14
b0 3
1$
#480
0$
#490
b1 3
04
b11 5
1$
#500
0$
#510
b10 3
1$
#520
0$
#530
b11 3
1$
#540
0$
#550
b100 3
1$
#560
0$
#570
14
b0 3
1$
#580
0$
#590
b100 5
b1 3
04
1$
#600
0$
#610
b10 3
1$
#620
0$
#630
b11 3
1$
#640
0$
#650
b100 3
1$
#660
0$
#670
14
b0 3
1$
#680
0$
#690
b1 3
04
b101 5
1$
#700
0$
#710
b10 3
1$
#720
0$
#730
b11 3
1$
#740
0$
#750
b100 3
1$
#760
0$
#770
14
b0 3
1$
#780
0$
#790
b110 5
b1 3
04
1$
#800
0$
#810
b10 3
1$
#820
0$
#830
b11 3
1$
#840
0$
#850
b100 3
1$
#860
0$
#870
14
b0 3
1$
#880
0$
#890
b1 3
04
b111 5
1$
#900
0$
#910
b10 3
1$
#920
0$
#930
b11 3
1$
#940
0$
#950
b100 3
1$
#960
0$
#970
14
b0 3
1$
#971
