{
    "versionMajor": "202410",
    "versionMinor": "1",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "vitis_design_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "pdi",
    "validAcceleratorBinaryContentValues": "dcp,pdi",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "xclbin",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "xilinx.com:vck190:3.3",
        "vendor": "xilinx.com",
        "part": "xcvc1902-vsva2197-2MP-e-S",
        "boardPart": "xilinx.com:vck190:part0:3.3",
        "imageFileHdpi": "vck190_image.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "versal:xcvc1902:vsva2197:-2MP:e:S",
            "part": {
                "name": "xcvc1902-vsva2197-2MP-e-S",
                "architecture": "versal",
                "device": "xcvc1902",
                "package": "vsva2197",
                "speedGrade": "-2MP",
                "tempGrade": "e",
                "revision": "S"
            },
            "numSLRs": "1",
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "sourceViewInstPath": "vitis_design_wrapper_sim_wrapper\/vitis_design_wrapper_i\/vitis_design_i",
                "drBDName": "vitis_design.bd",
                "numComputeUnits": "63"
            }
        }
    ],
    "memories": [
        {
            "name": "noc_ddr4",
            "type": "ddr4",
            "size": "2.00GB",
            "lowAddress": "0",
            "highAddress": "2147483647",
            "configParams": [
                {
                    "name": "AXI_ARBITRATION_SCHEME",
                    "value": "TDM"
                },
                {
                    "name": "BURST_LENGTH",
                    "value": "8"
                },
                {
                    "name": "CAS_LATENCY",
                    "value": "11"
                },
                {
                    "name": "CAS_WRITE_LATENCY",
                    "value": "11"
                },
                {
                    "name": "DATA_WIDTH",
                    "value": "8"
                },
                {
                    "name": "MEMORY_PART"
                },
                {
                    "name": "MEM_ADDR_MAP",
                    "value": "ROW_COLUMN_BANK"
                },
                {
                    "name": "TIMEPERIOD_PS",
                    "value": "1250"
                }
            ]
        },
        {
            "name": "noc_lpddr4",
            "type": "lpddr4",
            "size": "8.00GB",
            "lowAddress": "5497558138880",
            "highAddress": "5506148073471"
        }
    ],
    "files": [
        {
            "name": "tcl_hooks\/prohibit_select_bli_bels_for_hold.tcl",
            "type": "PRE_PLACE_TCL"
        },
        {
            "name": "hw_emu_presynth.pdi",
            "type": "PDI"
        },
        {
            "name": "hw_emu_presynth.bif",
            "type": "BIF"
        },
        {
            "name": "plm.elf",
            "type": "PLM_ELF"
        },
        {
            "name": "bd_57a1_pspmc_0_0_pmc_data.cdo",
            "type": "PMC_CDO"
        },
        {
            "name": "hw_emu.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "prj\/my_project.srcs\/sources_1\/bd\/vitis_design\/vitis_design.bd",
            "type": "TOP_BD"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        },
        {
            "name": "aiearchive.aieprj",
            "type": "AIEPRJ"
        }
    ],
    "vendor": "xilinx.com",
    "boardId": "xd",
    "name": "xilinx_vck190_base_202410_1",
    "uniqueName": "xilinx.com:xd:xilinx_vck190_base_202410_1:202410.1",
    "fpgaPart": "versal",
    "fpgaDevice": "xcvc1902",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "false",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "true",
    "maxAXIMMManagers": "63",
    "maxAXIMMSubordinates": "56",
    "maxInterrupts": "63",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2024.1",
    "generatedChangeList": "5076211",
    "generatedIpChangeList": "5075265",
    "generatedSharedDataChangeList": "5076210",
    "generatedTimestamp": "Wed May 22 12:46:36 2024",
    "idCode": "14ca8093",
    "extendedIdCode": "01",
    "aieHardware": {
        "arch": "AIE1",
        "npiBaseAddress": "4144627712",
        "shimRows": {
            "start": "0",
            "num": "1"
        },
        "coreRows": {
            "start": "1",
            "num": "8"
        }
    },
    "aiePartitions": [
        {
            "startColumn": "0",
            "numColumns": "50"
        }
    ],
    "resources": [
        {
            "type": "BRAM",
            "count": "967"
        },
        {
            "type": "DSP",
            "count": "1968"
        },
        {
            "type": "LUT",
            "count": "899840"
        },
        {
            "type": "FF",
            "count": "1799680"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1",
            "instRef": "CIPS_0",
            "compRef": "versal_cips",
            "period": "1000.000000",
            "status": "reserved"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "clk_wizard_0_clk_out1",
            "id": "1",
            "frequency": "104.166666",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "9.600000",
            "normalizedPeriod": ".009600",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 4",
            "origName": "clk_wizard_0_clk_out2",
            "id": "4",
            "frequency": "208.333333",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "4.800000",
            "normalizedPeriod": ".004800",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 5",
            "origName": "clk_wizard_0_clk_out3",
            "id": "5",
            "frequency": "416.666666",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "2.400000",
            "normalizedPeriod": ".002400",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 6",
            "origName": "clk_wizard_0_clk_out4_o1_o1",
            "id": "6",
            "frequency": "625.000000",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "1.600000",
            "normalizedPeriod": ".001600",
            "status": "fixed_non_ref"
        },
        {
            "default": "true",
            "name": "PL 2",
            "origName": "clk_wizard_0_clk_out4_o1_o2",
            "id": "2",
            "frequency": "312.500000",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "3.200000",
            "normalizedPeriod": ".003200",
            "status": "fixed_non_ref"
        },
        {
            "default": "false",
            "name": "PL 0",
            "origName": "clk_wizard_0_clk_out4_o1_o3",
            "id": "0",
            "frequency": "156.250000",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "6.400000",
            "normalizedPeriod": ".006400",
            "status": "fixed_non_ref"
        },
        {
            "default": "false",
            "name": "PL 3",
            "origName": "clk_wizard_0_clk_out4_o1_o4",
            "id": "3",
            "frequency": "78.125000",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "12.800000",
            "normalizedPeriod": ".012800",
            "status": "fixed_non_ref"
        }
    ],
    "ipParameters": [
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_1_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_1_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+6)",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_CLKS",
            "value": "number(count($designComponent\/xd:connection\/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_1_aclk')])+2)",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_2_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_2_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_CLKS",
            "value": "number(count($designComponent\/xd:connection\/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_2_aclk')])+1)",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_3_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_3_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_CLKS",
            "value": "number(count($designComponent\/xd:connection\/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_3_aclk')])+1)",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_4_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_4_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_CLKS",
            "value": "number(count($designComponent\/xd:connection\/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_4_aclk')])+1)",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_5_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_5_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_CLKS",
            "value": "number(count($designComponent\/xd:connection\/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_5_aclk')])+1)",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'noc_ddr4_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+0)",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "valid": "'true'"
        },
        {
            "name": "NUM_HBM_BLI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'noc_ddr4_HBM') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+0)",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'noc_ddr4_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+0)",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "valid": "'true'"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'noc_lpddr4_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+0)",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "valid": "'true'"
        },
        {
            "name": "NUM_HBM_BLI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'noc_lpddr4_HBM') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+0)",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'noc_lpddr4_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+0)",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "valid": "'true'"
        }
    ],
    "busInterfaces": [
        {
            "name": "icn_ctrl_1_M06_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "6",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_M07_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "6",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_M08_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "6",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M01_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M02_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M03_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M04_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M05_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M06_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M07_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M08_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M09_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M10_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M11_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M12_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M13_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M14_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_M15_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M01_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M02_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M03_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M04_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M05_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M06_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M07_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M08_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M09_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M10_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M11_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M12_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M13_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M14_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_M15_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M01_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M02_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M03_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M04_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M05_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M06_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M07_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M08_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M09_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M10_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M11_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M12_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M13_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M14_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_M15_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M01_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M02_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M03_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M04_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M05_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M06_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M07_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M08_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M09_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M10_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M11_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M12_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M13_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M14_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_M15_AXI",
            "mode": "master",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S00_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S00_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S01_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S02_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S03_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S04_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S05_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S06_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S07_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S08_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S09_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S10_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S11_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S12_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S13_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S14_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S15_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S16_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S16_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S17_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S17_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S18_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S18_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S19_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S19_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S20_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S20_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S21_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S21_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S22_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S22_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S23_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S23_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S24_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S24_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S25_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S25_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S26_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S26_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_S27_AXI",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S27_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "DDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S00_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S00_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S01_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S02_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S03_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S04_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S05_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S06_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S07_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S08_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S09_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S10_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S11_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S12_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S13_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S14_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S15_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S16_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S16_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S17_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S17_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S18_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S18_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S19_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S19_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S20_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S20_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S21_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S21_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S22_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S22_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S23_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S23_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S24_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S24_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S25_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S25_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S26_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S26_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_S27_AXI",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "aximm",
            "interfaceRef": "S27_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "S_AXI_NOC",
            "spTag": "LPDDR",
            "slr": "default",
            "dataWidth": "512",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "ai_engine_0",
            "mode": "master",
            "instRef": "ai_engine_0",
            "compRef": "ai_engine",
            "typeRef": "aie_config",
            "interfaceRef": "S00_AXI",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "128",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "axi_intc_cascaded_1_intr_1",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "1"
        },
        {
            "name": "axi_intc_cascaded_1_intr_0",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "0"
        },
        {
            "name": "axi_intc_cascaded_1_intr_2",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "2"
        },
        {
            "name": "axi_intc_cascaded_1_intr_3",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "3"
        },
        {
            "name": "axi_intc_cascaded_1_intr_4",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "4"
        },
        {
            "name": "axi_intc_cascaded_1_intr_5",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "5"
        },
        {
            "name": "axi_intc_cascaded_1_intr_6",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "6"
        },
        {
            "name": "axi_intc_cascaded_1_intr_7",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "7"
        },
        {
            "name": "axi_intc_cascaded_1_intr_8",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "8"
        },
        {
            "name": "axi_intc_cascaded_1_intr_9",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "9"
        },
        {
            "name": "axi_intc_cascaded_1_intr_10",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "10"
        },
        {
            "name": "axi_intc_cascaded_1_intr_11",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "11"
        },
        {
            "name": "axi_intc_cascaded_1_intr_12",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "12"
        },
        {
            "name": "axi_intc_cascaded_1_intr_13",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "13"
        },
        {
            "name": "axi_intc_cascaded_1_intr_14",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "14"
        },
        {
            "name": "axi_intc_cascaded_1_intr_15",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "15"
        },
        {
            "name": "axi_intc_cascaded_1_intr_16",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "16"
        },
        {
            "name": "axi_intc_cascaded_1_intr_17",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "17"
        },
        {
            "name": "axi_intc_cascaded_1_intr_18",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "18"
        },
        {
            "name": "axi_intc_cascaded_1_intr_19",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "19"
        },
        {
            "name": "axi_intc_cascaded_1_intr_20",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "20"
        },
        {
            "name": "axi_intc_cascaded_1_intr_21",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "21"
        },
        {
            "name": "axi_intc_cascaded_1_intr_22",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "22"
        },
        {
            "name": "axi_intc_cascaded_1_intr_23",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "23"
        },
        {
            "name": "axi_intc_cascaded_1_intr_24",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "24"
        },
        {
            "name": "axi_intc_cascaded_1_intr_25",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "25"
        },
        {
            "name": "axi_intc_cascaded_1_intr_26",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "26"
        },
        {
            "name": "axi_intc_cascaded_1_intr_27",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "27"
        },
        {
            "name": "axi_intc_cascaded_1_intr_28",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "28"
        },
        {
            "name": "axi_intc_cascaded_1_intr_29",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "29"
        },
        {
            "name": "axi_intc_cascaded_1_intr_30",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "30"
        },
        {
            "name": "axi_intc_cascaded_1_intr_31",
            "instRef": "axi_intc_cascaded_1",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "31"
        },
        {
            "name": "xlconcat_0_In0_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In0",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "32"
        },
        {
            "name": "xlconcat_0_In1_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In1",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "33"
        },
        {
            "name": "xlconcat_0_In2_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In2",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "34"
        },
        {
            "name": "xlconcat_0_In3_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In3",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "35"
        },
        {
            "name": "xlconcat_0_In4_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In4",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "36"
        },
        {
            "name": "xlconcat_0_In5_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In5",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "37"
        },
        {
            "name": "xlconcat_0_In6_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In6",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "38"
        },
        {
            "name": "xlconcat_0_In7_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In7",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "39"
        },
        {
            "name": "xlconcat_0_In8_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In8",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "40"
        },
        {
            "name": "xlconcat_0_In9_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In9",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "41"
        },
        {
            "name": "xlconcat_0_In10_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In10",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "42"
        },
        {
            "name": "xlconcat_0_In11_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In11",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "43"
        },
        {
            "name": "xlconcat_0_In12_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In12",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "44"
        },
        {
            "name": "xlconcat_0_In13_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In13",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "45"
        },
        {
            "name": "xlconcat_0_In14_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In14",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "46"
        },
        {
            "name": "xlconcat_0_In15_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In15",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "47"
        },
        {
            "name": "xlconcat_0_In16_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In16",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "48"
        },
        {
            "name": "xlconcat_0_In17_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In17",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "49"
        },
        {
            "name": "xlconcat_0_In18_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In18",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "50"
        },
        {
            "name": "xlconcat_0_In19_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In19",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "51"
        },
        {
            "name": "xlconcat_0_In20_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In20",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "52"
        },
        {
            "name": "xlconcat_0_In21_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In21",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "53"
        },
        {
            "name": "xlconcat_0_In22_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In22",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "54"
        },
        {
            "name": "xlconcat_0_In23_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In23",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "55"
        },
        {
            "name": "xlconcat_0_In24_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In24",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "56"
        },
        {
            "name": "xlconcat_0_In25_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In25",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "57"
        },
        {
            "name": "xlconcat_0_In26_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In26",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "58"
        },
        {
            "name": "xlconcat_0_In27_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In27",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "59"
        },
        {
            "name": "xlconcat_0_In28_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In28",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "60"
        },
        {
            "name": "xlconcat_0_In29_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In29",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "61"
        },
        {
            "name": "xlconcat_0_In30_0",
            "instRef": "xlconcat_0",
            "compRef": "xlconcat",
            "typeRef": "interrupt",
            "interfaceRef": "In30",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "62"
        },
        {
            "name": "clk_wizard_0_clk_out1",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out2",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out3",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out4_o1_o1",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out4_o1_o1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out4_o1_o2",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out4_o1_o2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out4_o1_o3",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out4_o1_o3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out4_o1_o4",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out4_o1_o4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk2",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk3",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk4",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk5",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk6",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk7",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk8",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk9",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk10",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk11",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk12",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk13",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk14",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk15",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk16",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk17",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk18",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk19",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk20",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk21",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk22",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk23",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk24",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk25",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk26",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk27",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk28",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk29",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk29",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk30",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk30",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk31",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk31",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aclk32",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk32",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk1",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk2",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk3",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk4",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk5",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk6",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk7",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk8",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk9",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk10",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk11",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk12",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk13",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk14",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk15",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk16",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk17",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk18",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk19",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk20",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk21",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk22",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk23",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk24",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk25",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk26",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk27",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk28",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk29",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk29",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk30",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk30",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk31",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk31",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aclk32",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk32",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk1",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk2",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk3",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk4",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk5",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk6",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk7",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk8",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk9",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk10",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk11",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk12",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk13",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk14",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk15",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk16",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk17",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk18",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk19",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk20",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk21",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk22",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk23",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk24",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk25",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk26",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk27",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk28",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk29",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk29",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk30",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk30",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk31",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk31",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aclk32",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk32",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk1",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk2",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk3",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk4",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk5",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk6",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk7",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk8",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk9",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk10",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk11",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk12",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk13",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk14",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk15",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk16",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk17",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk18",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk19",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk20",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk21",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk22",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk23",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk24",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk25",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk26",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk27",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk28",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk29",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk29",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk30",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk30",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk31",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk31",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aclk32",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk32",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk1",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk2",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk3",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk4",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk5",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk6",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk7",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk8",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk9",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk10",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk11",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk12",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk13",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk14",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk15",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk16",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk17",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk18",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk19",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk20",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk21",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk22",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk23",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk24",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk25",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk26",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk27",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk28",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk29",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk29",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk30",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk30",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk31",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk31",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aclk32",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk32",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk0",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk0",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk1",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk2",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk3",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk4",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk5",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk6",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk7",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk8",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk9",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk10",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk11",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk12",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk13",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk14",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk15",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk16",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk17",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk18",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk19",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk20",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk21",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk22",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk23",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk24",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk25",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk26",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk27",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aclk28",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk0",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk0",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk1",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk2",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk3",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk4",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk5",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk6",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk7",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk8",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk9",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk10",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk11",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk12",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk13",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk14",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk15",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk16",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk17",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk18",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk19",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk20",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk21",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk22",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk23",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk24",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk25",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk26",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk27",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aclk28",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_104mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_104mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_104mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_104mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_104mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_104mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_208mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_208mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out2",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_208mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_208mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out2",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_208mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_208mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out2",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_416mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_416mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out3",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_416mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_416mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out3",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_416mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_416mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out3",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_625mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_625mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out4_o1_o1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_625mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_625mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_625mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_625mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_312mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_312mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out4_o1_o2",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_312mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_312mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o2",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_312mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_312mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o2",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_156mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_156mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out4_o1_o3",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_156mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_156mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o3",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_156mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_156mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o3",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_78mhz_peripheral_reset",
            "mode": "master",
            "instRef": "psr_78mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out4_o1_o4",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_78mhz_interconnect_aresetn",
            "mode": "master",
            "instRef": "psr_78mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o4",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "psr_78mhz_peripheral_aresetn",
            "mode": "master",
            "instRef": "psr_78mhz",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out4_o1_o4",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_1_aresetn",
            "mode": "slave",
            "instRef": "icn_ctrl_1",
            "compRef": "smartconnect",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_2_aresetn",
            "mode": "slave",
            "instRef": "icn_ctrl_2",
            "compRef": "smartconnect",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_3_aresetn",
            "mode": "slave",
            "instRef": "icn_ctrl_3",
            "compRef": "smartconnect",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_4_aresetn",
            "mode": "slave",
            "instRef": "icn_ctrl_4",
            "compRef": "smartconnect",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_5_aresetn",
            "mode": "slave",
            "instRef": "icn_ctrl_5",
            "compRef": "smartconnect",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_ddr4_aresetn",
            "mode": "slave",
            "instRef": "noc_ddr4",
            "compRef": "axi_noc",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "noc_lpddr4_aresetn",
            "mode": "slave",
            "instRef": "noc_lpddr4",
            "compRef": "axi_noc",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        }
    ],
    "nocConnectivity": [
        {
            "instRef": "noc_ddr4",
            "busInterfaces": [
                {
                    "name": "\/noc_ddr4\/S00_INI",
                    "mode": "slave",
                    "interfaceRef": "S00_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "\/noc_ddr4\/S01_INI",
                    "mode": "slave",
                    "interfaceRef": "S01_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "\/noc_ddr4\/S02_INI",
                    "mode": "slave",
                    "interfaceRef": "S02_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "\/noc_ddr4\/S03_INI",
                    "mode": "slave",
                    "interfaceRef": "S03_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "MC_0",
                    "mode": "master",
                    "interfaceRef": "MC_0",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C0_DDR_LOW0",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW0",
                            "readBwUsed": "184",
                            "writeBwUsed": "220",
                            "interleave": "1"
                        },
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C0_DDR_LOW1",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW1",
                            "readBwUsed": "184",
                            "writeBwUsed": "220",
                            "interleave": "1"
                        }
                    ]
                },
                {
                    "name": "MC_1",
                    "mode": "master",
                    "interfaceRef": "MC_1",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C1_DDR_LOW0",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW0",
                            "readBwUsed": "160",
                            "writeBwUsed": "192",
                            "interleave": "1"
                        },
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C1_DDR_LOW1",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW1",
                            "readBwUsed": "160",
                            "writeBwUsed": "192",
                            "interleave": "1"
                        }
                    ]
                },
                {
                    "name": "MC_2",
                    "mode": "master",
                    "interfaceRef": "MC_2",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C2_DDR_LOW0",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW0",
                            "readBwUsed": "160",
                            "writeBwUsed": "192",
                            "interleave": "1"
                        },
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C2_DDR_LOW1",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW1",
                            "readBwUsed": "160",
                            "writeBwUsed": "192",
                            "interleave": "1"
                        }
                    ]
                },
                {
                    "name": "MC_3",
                    "mode": "master",
                    "interfaceRef": "MC_3",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C3_DDR_LOW0",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW0",
                            "readBwUsed": "160",
                            "writeBwUsed": "192",
                            "interleave": "1"
                        },
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C3_DDR_LOW1",
                            "instRef": "noc_ddr4",
                            "region": "DDR_LOW1",
                            "readBwUsed": "160",
                            "writeBwUsed": "192",
                            "interleave": "1"
                        }
                    ]
                }
            ]
        },
        {
            "instRef": "noc_lpddr4",
            "busInterfaces": [
                {
                    "name": "\/noc_lpddr4\/S00_INI",
                    "mode": "slave",
                    "interfaceRef": "S00_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "\/noc_lpddr4\/S01_INI",
                    "mode": "slave",
                    "interfaceRef": "S01_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "\/noc_lpddr4\/S02_INI",
                    "mode": "slave",
                    "interfaceRef": "S02_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "\/noc_lpddr4\/S03_INI",
                    "mode": "slave",
                    "interfaceRef": "S03_INI",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "auto"
                },
                {
                    "name": "MC_0",
                    "mode": "master",
                    "interfaceRef": "MC_0",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C0_DDR_CH1x2",
                            "instRef": "noc_lpddr4",
                            "region": "DDR_CH1",
                            "readBwUsed": "84",
                            "writeBwUsed": "100",
                            "interleave": "2"
                        }
                    ]
                },
                {
                    "name": "MC_1",
                    "mode": "master",
                    "interfaceRef": "MC_1",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C1_DDR_CH1x2",
                            "instRef": "noc_lpddr4",
                            "region": "DDR_CH1",
                            "readBwUsed": "80",
                            "writeBwUsed": "96",
                            "interleave": "2"
                        }
                    ]
                },
                {
                    "name": "MC_2",
                    "mode": "master",
                    "interfaceRef": "MC_2",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C2_DDR_CH1x2",
                            "instRef": "noc_lpddr4",
                            "region": "DDR_CH1",
                            "readBwUsed": "80",
                            "writeBwUsed": "96",
                            "interleave": "2"
                        }
                    ]
                },
                {
                    "name": "MC_3",
                    "mode": "master",
                    "interfaceRef": "MC_3",
                    "dataWidth": "0",
                    "numIdBits": "0",
                    "isrId": "0",
                    "category": "memory",
                    "addressSegments": [
                        {
                            "index": "0",
                            "maxMasters": "0",
                            "name": "C3_DDR_CH1x2",
                            "instRef": "noc_lpddr4",
                            "region": "DDR_CH1",
                            "readBwUsed": "80",
                            "writeBwUsed": "96",
                            "interleave": "2"
                        }
                    ]
                }
            ]
        }
    ]
}

