Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 17:43:50 2024
| Host         : eecs-digital-24 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 port_b_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            port_b_counter/count_out_reg[12]_rep__31/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 1.641ns (20.240%)  route 6.467ns (79.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1026, routed)        1.554     5.062    port_b_counter/clk_100mhz_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  port_b_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  port_b_counter/count_out_reg[1]/Q
                         net (fo=39, routed)          0.611     6.191    port_b_counter/out[1]
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.848 r  port_b_counter/count_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.848    port_b_counter/count_out_reg[0]_i_2_n_1
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  port_b_counter/count_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    port_b_counter/count_out_reg[4]_i_1_n_1
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  port_b_counter/count_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    port_b_counter/count_out_reg[8]_i_1_n_1
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.314 r  port_b_counter/count_out_reg[12]_i_1/O[0]
                         net (fo=34, routed)          5.855    13.169    port_b_counter/count_out_reg[12]_i_1_n_8
    SLICE_X8Y76          FDRE                                         r  port_b_counter/count_out_reg[12]_rep__31/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1026, routed)        1.425    14.754    port_b_counter/clk_100mhz_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  port_b_counter/count_out_reg[12]_rep__31/C
                         clock pessimism              0.186    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)       -0.202    14.702    port_b_counter/count_out_reg[12]_rep__31
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -13.169    
  -------------------------------------------------------------------
                         slack                                  1.533    




