# Low_Power_32-bit_RISC-V_Processor_Design_5-Stage_Pipeline
Design and implement a 32-bit pipelined RISC-V processor in Verilog HDL that performs basic arithmetic, logic, load/store, and branch operations with low power optimization (clock gating).
