# ğŸ§± ì»´í“¨í„°êµ¬ì¡°

### âœ”ï¸ ì»´í“¨í„° ì„±ëŠ¥ì„ ê²°ì •í•˜ëŠ” ìš”ì†Œ

![CPUTime = CPUClockCycles * ClockCycleTime \\ = InstructionCount * CyclePerInstruction * cct](images/math/cputime.png)

- **IC** (Instruction Count)
    - í•˜ë“œì›¨ì–´ê°€ ì‹¤í–‰í•´ì•¼ í•˜ëŠ” instuctionì˜ ì‹¤ì œ ìˆ˜
    - ê°™ì€ í”„ë¡œê·¸ë¨ì´ë¼ë„ ë‹¬ë¼ì§ ISAì˜ ì¢…ë¥˜ë‚˜ ì»´íŒŒì¼ëŸ¬ì˜ ì—­ëŸ‰ì— ë”°ë¼ ë‹¬ë¼ì§
        - ë˜í•œ input dataì— ë”°ë¼ì„œë„ ë³€í•¨
- **CPI** (Cycle-per-Instruction)
    - Instructionì˜ ìˆ˜í–‰ ì‹œê°„ìœ¼ë¡œ, instructionì˜ ë§ˆë‹¤ ë‹¤ë¦„ (ì¼ë°˜ì—°ì‚°, multiplication, floating)
    - High-level organization(Pipeline, Cache ë“±) ì„¤ê³„ì— ë”°ë¼ ì—¬í–¥ì„ ë°›ìŒ
- **cct** (Clock Cycle Time)
    - í´ëŸ­ í•œ ì£¼ê¸°ì˜ ê¸¸ì´
    - Low-level circuit designì— ê°€ê¹Œìš´ ì˜ì—­



### âœ”ï¸ RISC & CISC

- **RISC (Reduced Instruction Set Computer)**
    - Instruction í•˜ë‚˜ê°€ í•˜ëŠ” ì¼ì´ ì‘ìŒ
    - `IC` ì¦ê°€
    - `CPI*cct` ê°ì†Œ
    - ISAê°€ ë‹¨ìˆœí•˜ì—¬ pipeliningì— ìœ ë¦¬
        - â†’ `CPI` ê°ì†Œ
- **CISC (Complex Instruction Set Computer)**
    - ìƒí™©ì— ë”°ë¼ ê°€ì¥ compact í•œ instruction ì‚¬ìš©
    - ë©”ëª¨ë¦¬ ê³µê°„ì„ ì ê²Œ ì°¨ì§€í•œë‹¤ëŠ” ì´ì  â†’ í˜„ì¬ì— ì™€ì„œëŠ” ê³µê°„ì— ëŒ€í•œ ì œì•½ì´ ì ê¸°ì— í° ì˜ë¯¸ X
    - `IC` ê°ì†Œ, `CPI*cct` ì¦ê°€



### âœ”ï¸ Amdahl's Law

![T_{improved} = {T_{affected} \over improvementfactor} + T_{unaffected}](images/math/amdahls_law.png)


- ìì£¼ ì“°ì´ëŠ” ê³³ì— íˆ¬ìë¥¼ í•´ì•¼ íš¨ê³¼ê°€ ìˆìŒ(make common case faster)ì„ ì˜ë¯¸
- RISCì˜ ì „ëµê³¼ ë§ë‹¿ì•„ ìˆëŠ” ë¶€ë¶„ìœ¼ë¡œ, ê°„ë‹¨í•˜ì§€ë§Œ ìì£¼ ì‚¬ìš©ë˜ëŠ” instructionì˜ ìˆ˜í–‰ì‹œê°„ì„ ì¤„ì´ì



### âœ”ï¸ MIPS instruction design

![MIPS formats](images/MIPS-formats.png)

- **R-format Instructions**
    - ê° í¬ë§·ì´ ì˜ë¯¸í•˜ëŠ” ê²ƒ
        - `op`: operation code (opcode)
        - `rs`: first source register number
        - `rt`: second source register number
        - `rd`: destination register number
        - `shamt`: shift amount (00000 for now)
        - `funct`: function code (extends opcode)
    - ì˜ˆì‹œ
        - `add $t0, $s1, $s2`
    - 3ì£¼ì†Œ ëª…ë ¹ì–´ë¼ê³ ë„ í•¨
- **I-format**
    - ê° í¬ë§·ì´ ì˜ë¯¸í•˜ëŠ” ê²ƒ
        - `rs`: base address
        - `rt`: destination or source register number
        - `constant`: -2^15 ~ 2^15 - 1
        - `address`: offset added to base address in `rs`
    - ì˜ˆì‹œ
        - `lw $t0, 32($s2)`
        - `sw $t0, 16($s3)`
        - `addi $s3, $s3, 4`
        - `beq $s1, $s2 label`
            - ì´ ë•Œ destination(target address)ì€ `PC + offset * 4` ê°€ ëœë‹¤
    - 2ì£¼ì†Œ ëª…ë ¹ì–´ë¼ê³ ë„ í•¨
- **J-format**
    - Jump instructionì— ì‚¬ìš©
    - Target address = `address * 4`
        - Boundary: 256MB(2^28) â†’ Code segmentì˜ ìµœëŒ€ í¬ê¸°
- **Operand Types**
    - Word: 32bits
    - Halfword: 16bits
    - Byte: 8bits



### âœ”ï¸ Procedure Execution

- Procedure ì‹¤í–‰ì„ ìœ„í•œ ì‘ì—… ìˆœì„œ
    1. Parameter ê°’ì„ ë ˆì§€ìŠ¤í„°ì— ì €ì¥ (`$a0 - $a3`)
    2. ì‹¤í–‰ì„ ìœ„í•´ PC ë³€ê²½ (jump and link)
    3. í•„ìš” ìì› íšë“
    4. ì‘ì—… ìˆ˜í–‰
    5. ê²°ê³¼ë¥¼ ì €ì¥í•˜ì—¬ calling procedure (í˜¸ì¶œì)ê°€ ê·¸ ê°’ì„ ë°›ì„ ìˆ˜ ìˆë„ë¡ í•¨ (`$v0 - $v1`)
    6. Callerë¡œ ëŒì•„ê°€ê¸° ìœ„í•´ PC ë³€ê²½ (jump register - `$ra`)
- Caller saving & Caller saving
    - ë ˆì§€ìŠ¤í„°ì— ìˆëŠ” caller ë°ì´í„°ë¥¼ ì§€ì›Œì•¼ í•  ìˆ˜ë„ ìˆë‹¤.
    - Caller saving
        - Procedure í˜¸ì¶œ ì „ì— callerê°€ ì €ì¥í•´ë‘ëŠ” ê²ƒ
        - âš ï¸ Calleeì—ì„œ ì“°ì§€ë„ ì•ŠëŠ”ë° ì €ì¥í•œë‹¤ë©´ ë¹„ íš¨ìœ¨ì 
    - Callee saving
        - ì´ë¯¸ ì‚¬ìš© ì¤‘ì¸ ë ˆì§€ìŠ¤í„°ë¼ë©´ calleeê°€ ì €ì¥ í›„ í•´ë‹¹ ë ˆì§€ìŠ¤í„° ì¬ì‚¬ìš©
        - âš ï¸ ê¼­ ì €ì¥í•´ì•¼ í•  ë ˆì§€ìŠ¤í„°ì¸ì§€ ì•Œ ìˆ˜ ì—†ìŒ
    - MIPSì˜ ì •ì±… â†’ Saved registers(`$s`)ì™€ Temporary registers(`$t`)ì˜ ë¶„ë¦¬



### âœ”ï¸ Single Cycle Design

![Single Cycle Design](images/single-cycle-design.png)

- Instruction ê°„ëµí•œ ë¶„ë¥˜
    - ë©”ëª¨ë¦¬ ì°¸ì¡°: `lw`, `sw`
    - ì‚°ìˆ ë…¼ë¦¬(Arithmetic-logical): `add`, `sub`, `and`, `or`, `slt`
    - ì»¨íŠ¸ë¡¤ í”Œë¡œìš°: `beq`, `j`
- 3ê°€ì§€ ë°˜ë³µë˜ëŠ” ë‹¨ê³„
    - Instruction Fetch (**IF**): PC â† PC + 4
    - Instruction Decode (**ID**): Instructionì„ ì–´ë–»ê²Œ ìˆ˜í–‰í•  ì§€ ê²°ì •
        - ë ˆì§€ìŠ¤í„° ìˆ˜ì— ë”°ë¼ ë ˆì§€ìŠ¤í„° read
    - Instruction Execute (**EX**): Instruction ìˆ˜í–‰
        - ALUë¥¼ ì´ìš©í•˜ì—¬ ì—°ì‚°
            - ìˆ˜ì‹ ê³„ì‚°
            - load/storeë¥¼ ìœ„í•œ ë©”ëª¨ë¦¬ ì£¼ì†Œ ê³„ì‚°



### âœ”ï¸ Pipelining & Hazzards

![Pipelining](images/pipelining.png)

- Pipeliningì„ ì´ìš©í•˜ë©´ ìµœëŒ€ stage ìˆ˜ ë°° ë§Œí¼ ì„±ëŠ¥ì„ í–¥ìƒì‹œí‚¬ ìˆ˜ ìˆìŒ
- **5 Stages**
    - IF (Instruction Fetch)
    - ID (Instruction Decode)
    - EX (Execute / Address caculation)
    - MEM(Memory Access)
    - WB(Write Back)
- **Hazards**
    1. **Structural hazards**: ë¦¬ì†ŒìŠ¤ê°€ ë°”ìœ ê²½ìš°
        - Instruction ë©”ëª¨ë¦¬ì™€ data memoryê°€ ë¬¼ë¦¬ì ìœ¼ë¡œ ë¶„ë¦¬ë˜ì–´ ìˆì§€ ì•ŠëŠ” ê²½ìš°
            - lF stageì˜ Instruction memoryì™€ MEM stageì˜ Data memory
    2. **Data hazard**: ë°ì´í„° read/writeë¡œ ì¸í•´ ì´ì „ instructionì´ ëë‚  ë•Œê¹Œì§€ ê¸°ë‹¤ë¦¬ëŠ” ê²½ìš°
        - **ALU Data Hazard**
            - Lose two cycles (2ê°œ ë²„ë¸” inject í•„ìš”)
            - í•´ê²°ì±…: ë’¤ 2ê°œ ì—°ì‚°ì— ëŒ€í•´ **ALU**ë¡œ ë°ì´í„°ë¥¼ ë³´ë‚´ê¸° ì „ì— **í¬ì›Œë”©(forwarding)**
                - WB stageì—ì„œ EX stageë¡œ (2ê°œ ë’¤ì˜ instruction)
                - MEM stageì—ì„œ EX stageë¡œ (ë°”ë¡œ ë’¤ì˜ instruction)
                - â†’ Cycle lose âŒ
        - **Load-Use Data Hazard**
            - 2ê°œ ë’¤ì˜ instructionì˜ ê²½ìš° WB stageì—ì„œ EX stageë¡œ forwarding ê°€ëŠ¥
            - âš ï¸ ë°”ë¡œ ë’¤ì˜ instructionì€ forwarding ë¶ˆê°€ **(1ê°œ cycle stall í•­ìƒ í•„ìš”)**
    3. **Control hazard** (Branch Hazards): ì´ì „ instructionì˜ ê²°ê³¼ê°€ flow of controlì„ ê²°ì •
        - branch outcomeì€ MEM stageì—ì„œì•¼ ë‚˜ì˜´
        - í•´ê²°ì±…: Branch prediction
            - bit comparisionì„ ì´ìš©í•´ì„œ ë” ì• ìŠ¤í…Œì´ì§€ì—ì„œ ë¹ ë¥´ê²Œ ì²´í¬ (ID stage)
            - ì´ ë•Œ ë°”ë¡œ ì•ì˜ instructionì´ Load ë¼ë©´ **2ê°œ cycle stall**ì´ í•„ìš”í•˜ë‹¤
                - WB stageì—ì„œ ID stageë¡œ forwarding (WB-EX-MEM-WB)



### âœ”ï¸ Cache Memeory

![T_{average} = hitrate * T_{cacheAccess} + (1 - hitrate) * T_{diskAccess}](images/math/cache_access_time.png)

- Cache writeì˜ 2ê°€ì§€ ë°©ë²•
    - **write-through**
        - ìºì‹œ ë° ë©”ëª¨ë¦¬ì— ë™ì‹œì— ì”€
        - ë‹¨ì : ìˆ˜í–‰ ì‹œê°„ì´ ê¸º
    - **write-back**
        - ìºì‹œë§Œ ìˆ˜ì •í•˜ê³  ë©”ëª¨ë¦¬ëŠ” ìˆ˜ì •í•˜ì§€ ì•ŠìŒ (ì´í›„ ìºì‹œ ì‚­ì œ ë“±ì˜ ìƒí™©ì—ì„œ ë©”ëª¨ë¦¬ì— write)
        - ë‹¨ì : êµ¬í˜„ì´ ë³µì¡í•¨ (shared-bus multiprocessor system?)



### âœ”ï¸ Set-Associative Cache

- **Direct Map Cache**
    - Cacheì£¼ì†ŒëŠ” `Tag`, `Index`, `Offset`ìœ¼ë¡œ êµ¬ì„±
    - Direct Map Cache: ê°™ì€ indexë¥¼ ê°€ì§„ ì£¼ì†Œë¼ë¦¬ í•˜ë‚˜ì˜ blockì„ ê°€ë¥´í‚´
    - ì£¼ì†Œë§ˆë‹¤ ìºì‹œ ë©”ëª¨ë¦¬ ë‚´ ìˆì„ ìˆ˜ ìˆëŠ” ì¥ì†Œ ê³ ì •
    - âš ï¸ ê°™ì€ indexë¥¼ ê°€ì§€ëŠ” ì£¼ì†Œê°€ ì¸ì ‘í•˜ì—¬ accessë  ë•Œ cache missê°€ ì§€ì†ì ìœ¼ë¡œ ë°œìƒí•  ìˆ˜ ìˆë‹¤.
    - Cache sizeê°€ `2^8`ì´ê³  block sizeê°€ `2^4`ë¼ë©´ ì´ Indexì˜ ê¸¸ì´: 4 (`2^8 / 2^4 = 2^4`), block ìˆ˜ 16ê°œ

![Direct Map Cache](images/direct-map-cache.jpg)

- **Two-Way Set-Associative Cache**
    - Cacheë¥¼ 2ê°œ setìœ¼ë¡œ ìª¼ê°œì–´ ê°™ì€ indexë¥¼ ê°€ì§„ ì£¼ì†Œê°€ 2 êµ°ë°ì˜ blockì— ìœ„ì¹˜í•  ìˆ˜ ìˆëŠ” êµ¬ì¡°
    - Cache sizeê°€ `2^8`ì´ê³  block sizeê°€ `2^4`ë¼ë©´ ì´ Indexì˜ ê¸¸ì´: 3 (`2^8 / 2 / 2^4 = 2^3`), setë³„ block ìˆ˜ 8ê°œ

![Two-way Set-Associative Cache](images/two-way-sa-cache.jpg)

- **Fully-Associative Cache**
    - `Index`í•„ë“œê°€ ì‚¬ë¼ì§€ë©°, `offset`ì„ ì œì™¸í•œ ë‚˜ë¨¸ì§€ ì£¼ì†Œê°€ ëª¨ë‘ `tag`ê°€ ë¨
    - âš ï¸ Hit rateê°€ ë†’ì•„ì§€ì§€ë§Œ í•˜ë“œì›¨ì–´ ì„¤ê³„ê°€ ë” ë³µì¡í•´ì§
        - 12bits address, cache size `2^8`, block size `2^4`ì´ë©´ 16-wayê°€ fully-associative

![Fully-Associative Cache](images/fully-a-cache.png)



### âœ”ï¸ Multi-Level Cache

- ë¹ ë¥¸ ì €ì¥ì¥ì¹˜ì¼ìˆ˜ë¡ ê°€ê²©ì´ ë¹„ì‹¸ê¸° ë•Œë¬¸ì— cache ìš©ëŸ‰ì—ëŠ” í˜„ì‹¤ì  ì œí•œì´ ìˆìŒ (speed-cost tradeoff)
- `L1`, `L2`, `L3` ë¡œ ë‹¨ê³„ë¥¼ ë‚˜ëˆ„ì–´ ìºì‹œ êµ¬ì„±
- Average access time ë¹„êµ
    - 1-level: hit time + miss rage * miss penalty
    - 2-level: L1 hit time + L1 miss rate * (L2 hit time + L2 miss rate * L2 miss penalty)



---

### ì°¸ê³  ìë£Œ

- í•œì–‘ëŒ€í•™êµ ì»´í“¨í„°êµ¬ì¡° ìˆ˜ì—… ê°•ì˜ìë£Œ, ì´ì¸í™˜ êµìˆ˜ (ELE3019)
  - êµì¬ - Computer Organization and Design: The Hardware and Software Interface 5/e, Patterson and Hennessy
