$date
	Mon Mar  6 19:58:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Tracer_tb $end
$var reg 1 ! clock $end
$var reg 1 " io_rvfiBool_0 $end
$var reg 2 # io_rvfiMode [1:0] $end
$var reg 5 $ io_rvfiRegAddr_0 [4:0] $end
$var reg 5 % io_rvfiRegAddr_1 [4:0] $end
$var reg 5 & io_rvfiRegAddr_2 [4:0] $end
$var reg 32 ' io_rvfiSInt_0 [31:0] $end
$var reg 32 ( io_rvfiSInt_1 [31:0] $end
$var reg 32 ) io_rvfiSInt_2 [31:0] $end
$var reg 32 * io_rvfiSInt_3 [31:0] $end
$var reg 32 + io_rvfiSInt_4 [31:0] $end
$var reg 32 , io_rvfiUInt_0 [31:0] $end
$var reg 32 - io_rvfiUInt_1 [31:0] $end
$var reg 32 . io_rvfiUInt_2 [31:0] $end
$var reg 32 / io_rvfiUInt_3 [31:0] $end
$var reg 1 0 reset $end
$scope module dut $end
$var wire 1 1 _T_3 $end
$var wire 1 ! clock $end
$var wire 1 " io_rvfiBool_0 $end
$var wire 2 2 io_rvfiMode [1:0] $end
$var wire 5 3 io_rvfiRegAddr_0 [4:0] $end
$var wire 5 4 io_rvfiRegAddr_1 [4:0] $end
$var wire 5 5 io_rvfiRegAddr_2 [4:0] $end
$var wire 32 6 io_rvfiSInt_0 [31:0] $end
$var wire 32 7 io_rvfiSInt_1 [31:0] $end
$var wire 32 8 io_rvfiSInt_2 [31:0] $end
$var wire 32 9 io_rvfiSInt_3 [31:0] $end
$var wire 32 : io_rvfiSInt_4 [31:0] $end
$var wire 32 ; io_rvfiUInt_0 [31:0] $end
$var wire 32 < io_rvfiUInt_1 [31:0] $end
$var wire 32 = io_rvfiUInt_2 [31:0] $end
$var wire 32 > io_rvfiUInt_3 [31:0] $end
$var wire 1 0 reset $end
$var wire 32 ? _T_1 [31:0] $end
$var reg 32 @ clkCycle [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx @
bx ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
01
10
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
0!
$end
#5
b1 ?
b0 @
1!
#10
0!
00
#15
b10 ?
b1 @
1!
#20
0!
#25
b11 ?
b10 @
1!
#30
0!
#35
b100 ?
b11 @
1!
#40
0!
#45
b101 ?
b100 @
1!
#50
0!
#55
b110 ?
b101 @
1!
#60
0!
#65
b111 ?
b110 @
1!
#70
0!
#75
b1000 ?
b111 @
1!
#80
0!
#85
b1001 ?
b1000 @
1!
#90
0!
#95
b1010 ?
b1001 @
1!
#100
0!
#105
b1011 ?
b1010 @
1!
#110
0!
