void F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_2 ( V_2 , L_1 ) ;\r\nF_3 (i)\r\nF_2 ( V_2 , L_2 , V_3 ) ;\r\n}\r\nvoid F_4 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_3 (i)\r\nF_2 ( V_2 ,\r\nL_3 ,\r\nV_3 , F_5 ( V_3 ) . V_4 ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nint V_5 = F_7 () ;\r\nV_6 = F_8 ( V_5 ) ;\r\nif ( V_7 == V_8 )\r\nF_9 () ;\r\nF_10 () ;\r\nF_11 () ;\r\nif ( V_9 )\r\nF_12 () ;\r\nV_10 = 1 ;\r\n__asm__ __volatile__("membar #Sync\n\t"\r\n"flush %%g6" : : : "memory");\r\nF_13 () -> V_11 = 0 ;\r\nF_14 ( & V_12 . V_13 ) ;\r\nV_14 -> V_15 = & V_12 ;\r\nF_15 ( V_5 ) ;\r\nwhile ( ! F_16 ( V_5 , & V_16 ) )\r\nF_17 () ;\r\nF_18 ( V_5 , true ) ;\r\nF_19 () ;\r\nF_20 () ;\r\nF_21 ( V_17 ) ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nF_23 ( L_4 , F_24 () ) ;\r\nF_25 ( L_5 ) ;\r\n}\r\nstatic inline long F_26 ( long * V_18 , long * V_19 )\r\n{\r\nunsigned long V_20 = 0 , V_21 = ~ 0UL , V_22 = 0 ;\r\nunsigned long V_23 , V_24 , V_25 , V_26 ;\r\nunsigned long V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_27 ; V_3 ++ ) {\r\nV_24 = V_28 -> V_29 () ;\r\nV_30 [ V_31 ] = 1 ;\r\nF_27 ( L_6 ) ;\r\nwhile ( ! ( V_26 = V_30 [ V_32 ] ) )\r\nF_17 () ;\r\nV_30 [ V_32 ] = 0 ;\r\nF_28 () ;\r\nV_25 = V_28 -> V_29 () ;\r\nif ( V_25 - V_24 < V_21 - V_20 )\r\nV_20 = V_24 , V_21 = V_25 , V_22 = V_26 ;\r\n}\r\n* V_18 = V_21 - V_20 ;\r\n* V_19 = V_22 - V_20 ;\r\nV_23 = ( V_20 / 2 + V_21 / 2 ) ;\r\nif ( V_20 % 2 + V_21 % 2 == 2 )\r\nV_23 ++ ;\r\nreturn V_23 - V_22 ;\r\n}\r\nvoid F_29 ( void )\r\n{\r\nlong V_3 , V_33 , V_34 , V_35 = 0 , V_36 = 0 ;\r\nunsigned long V_37 , V_18 , V_38 ;\r\n#if V_39\r\nstruct {\r\nlong V_18 ;\r\nlong V_19 ;\r\nlong V_40 ;\r\nlong V_41 ;\r\n} V_42 [ V_43 ] ;\r\n#endif\r\nV_30 [ V_31 ] = 1 ;\r\nwhile ( V_30 [ V_31 ] )\r\nF_17 () ;\r\nF_30 ( V_37 ) ;\r\n{\r\nfor ( V_3 = 0 ; V_3 < V_43 ; V_3 ++ ) {\r\nV_33 = F_26 ( & V_18 , & V_38 ) ;\r\nif ( V_33 == 0 )\r\nV_36 = 1 ;\r\nif ( ! V_36 ) {\r\nif ( V_3 > 0 ) {\r\nV_35 += - V_33 ;\r\nV_34 = - V_33 + V_35 / 4 ;\r\n} else\r\nV_34 = - V_33 ;\r\nV_28 -> V_44 ( V_34 ) ;\r\n}\r\n#if V_39\r\nV_42 [ V_3 ] . V_18 = V_18 ;\r\nV_42 [ V_3 ] . V_19 = V_38 ;\r\nV_42 [ V_3 ] . V_40 = V_33 ;\r\nV_42 [ V_3 ] . V_41 = V_35 / 4 ;\r\n#endif\r\n}\r\n}\r\nF_31 ( V_37 ) ;\r\n#if V_39\r\nfor ( V_3 = 0 ; V_3 < V_43 ; V_3 ++ )\r\nF_23 ( L_7 ,\r\nV_42 [ V_3 ] . V_18 , V_42 [ V_3 ] . V_19 , V_42 [ V_3 ] . V_40 , V_42 [ V_3 ] . V_41 ) ;\r\n#endif\r\nF_23 ( V_45 L_8\r\nL_9 ,\r\nF_24 () , V_33 , V_18 ) ;\r\n}\r\nstatic void F_32 ( int V_46 )\r\n{\r\nunsigned long V_37 , V_3 ;\r\nV_30 [ V_31 ] = 0 ;\r\nF_33 ( V_46 ) ;\r\nwhile ( ! V_30 [ V_31 ] )\r\nF_17 () ;\r\nV_30 [ V_31 ] = 0 ;\r\nF_27 ( L_6 ) ;\r\nF_34 ( & V_47 , V_37 ) ;\r\n{\r\nfor ( V_3 = 0 ; V_3 < V_43 * V_27 ; V_3 ++ ) {\r\nwhile ( ! V_30 [ V_31 ] )\r\nF_17 () ;\r\nV_30 [ V_31 ] = 0 ;\r\nF_28 () ;\r\nV_30 [ V_32 ] = V_28 -> V_29 () ;\r\nF_27 ( L_6 ) ;\r\n}\r\n}\r\nF_35 ( & V_47 , V_37 ) ;\r\n}\r\nstatic void F_36 ( unsigned int V_46 , unsigned long V_48 ,\r\nvoid * * V_49 )\r\n{\r\nextern unsigned long V_50 ;\r\nextern unsigned long V_51 ;\r\nstruct V_52 * V_53 ;\r\nunsigned long V_54 ;\r\nstruct V_55 * V_56 ;\r\nT_1 V_57 , V_58 ;\r\nunsigned long V_59 ;\r\nint V_3 ;\r\nV_53 = F_37 ( sizeof( * V_53 ) +\r\n( sizeof( struct V_60 ) *\r\nV_61 - 1 ) ,\r\nV_62 ) ;\r\nif ( ! V_53 ) {\r\nF_23 ( V_63 L_10\r\nL_11 ) ;\r\nreturn;\r\n}\r\n* V_49 = V_53 ;\r\nV_53 -> V_46 = V_46 ;\r\nV_53 -> V_64 = V_61 ;\r\nV_56 = & V_65 [ V_46 ] ;\r\nV_53 -> V_66 = ( unsigned long ) & V_56 -> V_67 ;\r\nV_53 -> V_68 = F_38 ( & V_56 -> V_67 ) ;\r\nV_53 -> V_48 = V_48 ;\r\nV_57 = ( unsigned long ) V_69 ;\r\nV_58 = V_51 ;\r\nfor ( V_3 = 0 ; V_3 < V_53 -> V_64 ; V_3 ++ ) {\r\nV_53 -> V_70 [ V_3 ] . V_71 = V_57 ;\r\nV_53 -> V_70 [ V_3 ] . V_72 = V_58 ;\r\nV_57 += 0x400000 ;\r\nV_58 += 0x400000 ;\r\n}\r\nV_54 = F_38 ( V_73 ) ;\r\nV_59 = F_39 ( V_46 , V_54 ,\r\nF_38 ( & V_50 ) ,\r\nF_40 ( V_53 ) ) ;\r\nif ( V_59 )\r\nF_23 ( V_63 L_12\r\nL_13 , V_59 ) ;\r\n}\r\nstatic int F_41 ( unsigned int V_46 , struct V_74 * V_75 )\r\n{\r\nunsigned long V_76 =\r\n( unsigned long ) ( & V_77 ) ;\r\nunsigned long V_78 =\r\n( unsigned long ) ( & V_79 ) ;\r\nvoid * V_80 = NULL ;\r\nint V_81 , V_82 ;\r\nV_10 = 0 ;\r\nV_79 = F_42 ( V_75 ) ;\r\nif ( V_7 == V_8 ) {\r\n#if F_43 ( V_83 ) && F_43 ( V_84 )\r\nif ( V_85 )\r\nF_36 ( V_46 ,\r\n( unsigned long ) V_79 ,\r\n& V_80 ) ;\r\nelse\r\n#endif\r\nF_44 ( V_46 , V_76 , V_78 ) ;\r\n} else {\r\nstruct V_86 * V_87 = F_45 ( V_46 ) ;\r\nF_46 ( V_87 -> V_88 , V_76 , V_78 ) ;\r\n}\r\nfor ( V_81 = 0 ; V_81 < 50000 ; V_81 ++ ) {\r\nif ( V_10 )\r\nbreak;\r\nF_47 ( 100 ) ;\r\n}\r\nif ( V_10 ) {\r\nV_82 = 0 ;\r\n} else {\r\nF_23 ( L_14 , V_46 ) ;\r\nV_82 = - V_89 ;\r\n}\r\nV_79 = NULL ;\r\nF_48 ( V_80 ) ;\r\nreturn V_82 ;\r\n}\r\nstatic void F_49 ( T_1 V_90 , T_1 V_91 , T_1 V_92 , T_1 V_93 , unsigned long V_46 )\r\n{\r\nT_1 V_94 , V_95 ;\r\nint V_96 , V_97 ;\r\nif ( V_98 ) {\r\nV_46 = ( ( ( V_46 & 0x3c ) << 1 ) |\r\n( ( V_46 & 0x40 ) >> 4 ) |\r\n( V_46 & 0x3 ) ) ;\r\n}\r\nV_95 = ( V_46 << 14 ) | 0x70 ;\r\nV_99:\r\nV_97 = 0x40 ;\r\n__asm__ __volatile__(\r\n"wrpr %1, %2, %%pstate\n\t"\r\n"stxa %4, [%0] %3\n\t"\r\n"stxa %5, [%0+%8] %3\n\t"\r\n"add %0, %8, %0\n\t"\r\n"stxa %6, [%0+%8] %3\n\t"\r\n"membar #Sync\n\t"\r\n"stxa %%g0, [%7] %3\n\t"\r\n"membar #Sync\n\t"\r\n"mov 0x20, %%g1\n\t"\r\n"ldxa [%%g1] 0x7f, %%g0\n\t"\r\n"membar #Sync"\r\n: "=r" (tmp)\r\n: "r" (pstate), "i" (PSTATE_IE), "i" (ASI_INTR_W),\r\n"r" (data0), "r" (data1), "r" (data2), "r" (target),\r\n"r" (0x10), "0" (tmp)\r\n: "g1");\r\nV_96 = 100000 ;\r\ndo {\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=r" (result)\r\n: "i" (ASI_INTR_DISPATCH_STAT));\r\nif ( V_94 == 0 ) {\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nreturn;\r\n}\r\nV_96 -= 1 ;\r\nif ( V_96 == 0 )\r\nbreak;\r\n} while ( V_94 & 0x1 );\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( V_96 == 0 ) {\r\nF_23 ( L_15 ,\r\nF_24 () , V_94 ) ;\r\n} else {\r\nF_47 ( 2 ) ;\r\ngoto V_99;\r\n}\r\n}\r\nstatic void F_50 ( struct V_55 * V_56 , int V_100 )\r\n{\r\nT_1 * V_101 , V_90 , V_91 , V_92 ;\r\nT_2 * V_102 ;\r\nT_1 V_93 ;\r\nint V_3 ;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\nV_102 = F_51 ( V_56 -> V_103 ) ;\r\nV_101 = F_51 ( V_56 -> V_104 ) ;\r\nV_90 = V_101 [ 0 ] ;\r\nV_91 = V_101 [ 1 ] ;\r\nV_92 = V_101 [ 2 ] ;\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ )\r\nF_49 ( V_90 , V_91 , V_92 , V_93 , V_102 [ V_3 ] ) ;\r\n}\r\nstatic void F_52 ( struct V_55 * V_56 , int V_100 )\r\n{\r\nint V_105 , V_106 , V_107 ;\r\nT_1 * V_101 , V_93 , V_108 , V_109 ;\r\nT_2 * V_102 ;\r\nV_102 = F_51 ( V_56 -> V_103 ) ;\r\nV_101 = F_51 ( V_56 -> V_104 ) ;\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_106 = ( ( V_108 >> 32 ) == V_110 ||\r\n( V_108 >> 32 ) == V_111 ) ;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\nV_112:\r\nV_107 = 0 ;\r\n__asm__ __volatile__("wrpr %0, %1, %%pstate\n\t"\r\n: : "r" (pstate), "i" (PSTATE_IE));\r\n__asm__ __volatile__("stxa %0, [%3] %6\n\t"\r\n"stxa %1, [%4] %6\n\t"\r\n"stxa %2, [%5] %6\n\t"\r\n"membar #Sync\n\t"\r\n:\r\n: "r" (mondo[0]), "r" (mondo[1]), "r" (mondo[2]),\r\n"r" (0x40), "r" (0x50), "r" (0x60),\r\n"i" (ASI_INTR_W));\r\nV_105 = 0 ;\r\nV_109 = 0 ;\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ ) {\r\nT_1 V_95 , V_113 ;\r\nV_113 = V_102 [ V_3 ] ;\r\nif ( V_113 == 0xffff )\r\ncontinue;\r\nV_95 = ( V_113 << 14 ) | 0x70 ;\r\nif ( V_106 ) {\r\nV_109 |= ( 0x1UL << ( V_113 * 2 ) ) ;\r\n} else {\r\nV_95 |= ( V_105 << 24 ) ;\r\nV_109 |= ( 0x1UL <<\r\n( V_105 * 2 ) ) ;\r\n}\r\n__asm__ __volatile__(\r\n"stxa %%g0, [%0] %1\n\t"\r\n"membar #Sync\n\t"\r\n:\r\n: "r" (target), "i" (ASI_INTR_W));\r\nV_105 ++ ;\r\nif ( V_105 == 32 ) {\r\nV_107 = 1 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n{\r\nT_1 V_114 , V_115 ;\r\nlong V_96 ;\r\nV_96 = 100000 * V_105 ;\r\nV_115 = V_109 << 1 ;\r\ndo {\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=r" (dispatch_stat)\r\n: "i" (ASI_INTR_DISPATCH_STAT));\r\nif ( ! ( V_114 & ( V_109 | V_115 ) ) ) {\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( F_53 ( V_107 ) ) {\r\nint V_3 , V_116 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ ) {\r\nif ( V_102 [ V_3 ] == 0xffff )\r\ncontinue;\r\nV_102 [ V_3 ] = 0xffff ;\r\nV_116 ++ ;\r\nif ( V_116 == 32 )\r\nbreak;\r\n}\r\ngoto V_112;\r\n}\r\nreturn;\r\n}\r\nif ( ! -- V_96 )\r\nbreak;\r\n} while ( V_114 & V_109 );\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( V_114 & V_109 ) {\r\nF_23 ( L_15 ,\r\nF_24 () , V_114 ) ;\r\n} else {\r\nint V_3 , V_117 = 0 ;\r\nF_47 ( 2 * V_105 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ ) {\r\nT_1 V_118 , V_113 ;\r\nV_113 = V_102 [ V_3 ] ;\r\nif ( V_113 == 0xffff )\r\ncontinue;\r\nif ( V_106 )\r\nV_118 = ( 0x2UL << ( 2 * V_113 ) ) ;\r\nelse\r\nV_118 = ( 0x2UL <<\r\nV_117 ) ;\r\nif ( ( V_114 & V_118 ) == 0 )\r\nV_102 [ V_3 ] = 0xffff ;\r\nV_117 += 2 ;\r\nif ( V_117 == 64 )\r\nbreak;\r\n}\r\ngoto V_112;\r\n}\r\n}\r\n}\r\nstatic void F_54 ( struct V_55 * V_56 , int V_100 )\r\n{\r\nint V_119 , V_120 , V_121 , V_3 , V_122 ;\r\nunsigned long V_123 ;\r\nT_2 * V_102 ;\r\nV_120 = F_24 () ;\r\nV_102 = F_51 ( V_56 -> V_103 ) ;\r\nV_122 = 0 ;\r\nV_119 = 0 ;\r\nV_121 = 0 ;\r\ndo {\r\nint V_124 , V_125 ;\r\nV_123 = F_55 ( V_100 ,\r\nV_56 -> V_103 ,\r\nV_56 -> V_104 ) ;\r\nif ( F_56 ( V_123 == V_126 ) )\r\nbreak;\r\nV_125 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ ) {\r\nif ( F_56 ( V_102 [ V_3 ] == 0xffff ) )\r\nV_125 ++ ;\r\n}\r\nV_124 = 0 ;\r\nif ( V_125 > V_121 )\r\nV_124 = 1 ;\r\nV_121 = V_125 ;\r\nif ( F_53 ( V_123 == V_127 ) ) {\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ ) {\r\nlong V_128 ;\r\nT_2 V_46 ;\r\nV_46 = V_102 [ V_3 ] ;\r\nif ( V_46 == 0xffff )\r\ncontinue;\r\nV_128 = F_57 ( V_46 ) ;\r\nif ( V_128 == V_129 ) {\r\nV_122 = ( V_46 + 1 ) ;\r\nV_102 [ V_3 ] = 0xffff ;\r\n}\r\n}\r\n} else if ( F_53 ( V_123 != V_130 ) )\r\ngoto V_131;\r\nif ( F_53 ( ! V_124 ) ) {\r\nif ( F_53 ( ++ V_119 > 10000 ) )\r\ngoto V_132;\r\nF_47 ( 2 * V_100 ) ;\r\n}\r\n} while ( 1 );\r\nif ( F_53 ( V_122 ) )\r\ngoto V_133;\r\nreturn;\r\nV_133:\r\nF_23 ( V_134 L_16\r\nL_17 ,\r\nV_120 , V_122 - 1 ) ;\r\nreturn;\r\nV_132:\r\nF_23 ( V_134 L_18\r\nL_19 ,\r\nV_120 , V_119 ) ;\r\ngoto V_135;\r\nV_131:\r\nF_23 ( V_134 L_20 ,\r\nV_120 , V_123 ) ;\r\nF_23 ( V_134 L_21\r\nL_22 ,\r\nV_120 , V_100 , V_56 -> V_103 , V_56 -> V_104 ) ;\r\nV_135:\r\nF_23 ( V_134 L_23 , V_120 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_100 ; V_3 ++ )\r\nF_23 ( L_24 , V_102 [ V_3 ] ) ;\r\nF_23 ( L_25 ) ;\r\n}\r\nstatic void F_58 ( T_1 V_90 , T_1 V_91 , T_1 V_92 , const T_3 * V_136 )\r\n{\r\nstruct V_55 * V_56 ;\r\nint V_120 , V_3 , V_100 ;\r\nunsigned long V_37 ;\r\nT_2 * V_102 ;\r\nT_1 * V_101 ;\r\nF_30 ( V_37 ) ;\r\nV_120 = F_24 () ;\r\nV_56 = & V_65 [ V_120 ] ;\r\nV_101 = F_51 ( V_56 -> V_104 ) ;\r\nV_101 [ 0 ] = V_90 ;\r\nV_101 [ 1 ] = V_91 ;\r\nV_101 [ 2 ] = V_92 ;\r\nF_28 () ;\r\nV_102 = F_51 ( V_56 -> V_103 ) ;\r\nV_100 = 0 ;\r\nF_59 (i, mask) {\r\nif ( V_3 == V_120 || ! F_60 ( V_3 ) )\r\ncontinue;\r\nV_102 [ V_100 ++ ] = V_3 ;\r\n}\r\nif ( V_100 )\r\nF_61 ( V_56 , V_100 ) ;\r\nF_31 ( V_37 ) ;\r\n}\r\nstatic void F_62 ( unsigned long * V_137 , T_4 V_138 , T_1 V_91 , T_1 V_92 , const T_3 * V_136 )\r\n{\r\nT_1 V_90 = ( ( ( T_1 ) V_138 ) << 32 | ( ( ( T_1 ) V_137 ) & 0xffffffff ) ) ;\r\nF_58 ( V_90 , V_91 , V_92 , V_136 ) ;\r\n}\r\nstatic void F_63 ( unsigned long * V_137 , T_4 V_138 , T_1 V_91 , T_1 V_92 )\r\n{\r\nF_62 ( V_137 , V_138 , V_91 , V_92 , V_139 ) ;\r\n}\r\nstatic void F_33 ( int V_46 )\r\n{\r\nF_58 ( ( T_1 ) & V_140 , 0 , 0 ,\r\nF_64 ( V_46 ) ) ;\r\n}\r\nvoid F_65 ( const struct V_141 * V_136 )\r\n{\r\nF_58 ( ( T_1 ) & V_142 , 0 , 0 , V_136 ) ;\r\n}\r\nvoid F_66 ( int V_46 )\r\n{\r\nF_58 ( ( T_1 ) & V_143 , 0 , 0 ,\r\nF_64 ( V_46 ) ) ;\r\n}\r\nvoid T_5 F_67 ( int V_144 , struct V_145 * V_146 )\r\n{\r\nF_68 ( 1 << V_144 ) ;\r\nF_69 () ;\r\nF_70 () ;\r\nF_71 () ;\r\n}\r\nvoid T_5 F_72 ( int V_144 , struct V_145 * V_146 )\r\n{\r\nF_68 ( 1 << V_144 ) ;\r\nF_69 () ;\r\nF_73 () ;\r\nF_71 () ;\r\n}\r\nstatic void F_74 ( void * V_147 )\r\n{\r\nstruct V_55 * V_148 = & V_65 [ F_75 () ] ;\r\nstruct V_149 * V_150 = V_147 ;\r\nif ( V_148 -> V_151 == F_40 ( V_150 -> V_152 ) )\r\nF_76 ( V_150 ) ;\r\n}\r\nvoid F_77 ( struct V_149 * V_150 )\r\n{\r\nF_78 ( F_79 ( V_150 ) , F_74 , V_150 , 1 ) ;\r\n}\r\nstatic inline void F_80 ( struct V_153 * V_153 )\r\n{\r\n#ifdef F_81\r\nF_82 ( F_83 ( V_153 ) ,\r\n( ( V_7 == V_154 ) &&\r\nF_84 ( V_153 ) != NULL ) ) ;\r\n#else\r\nif ( F_84 ( V_153 ) != NULL &&\r\nV_7 == V_154 )\r\nF_85 ( F_40 ( F_83 ( V_153 ) ) ) ;\r\n#endif\r\n}\r\nvoid F_86 ( struct V_153 * V_153 , int V_46 )\r\n{\r\nint V_120 ;\r\nif ( V_7 == V_8 )\r\nreturn;\r\n#ifdef F_87\r\nF_14 ( & V_155 ) ;\r\n#endif\r\nV_120 = F_88 () ;\r\nif ( V_46 == V_120 ) {\r\nF_80 ( V_153 ) ;\r\n} else if ( F_60 ( V_46 ) ) {\r\nvoid * V_156 = F_83 ( V_153 ) ;\r\nT_1 V_90 = 0 ;\r\nif ( V_7 == V_154 ) {\r\nV_90 = ( ( T_1 ) & V_157 ) ;\r\nif ( F_84 ( V_153 ) != NULL )\r\nV_90 |= ( ( T_1 ) 1 << 32 ) ;\r\n} else if ( V_7 == V_158 || V_7 == V_159 ) {\r\n#ifdef F_81\r\nV_90 = ( ( T_1 ) & V_160 ) ;\r\n#endif\r\n}\r\nif ( V_90 ) {\r\nF_58 ( V_90 , F_40 ( V_156 ) ,\r\n( T_1 ) V_156 , F_64 ( V_46 ) ) ;\r\n#ifdef F_87\r\nF_14 ( & V_161 ) ;\r\n#endif\r\n}\r\n}\r\nF_89 () ;\r\n}\r\nvoid F_90 ( struct V_149 * V_150 , struct V_153 * V_153 )\r\n{\r\nvoid * V_156 ;\r\nT_1 V_90 ;\r\nif ( V_7 == V_8 )\r\nreturn;\r\nF_19 () ;\r\n#ifdef F_87\r\nF_14 ( & V_155 ) ;\r\n#endif\r\nV_90 = 0 ;\r\nV_156 = F_83 ( V_153 ) ;\r\nif ( V_7 == V_154 ) {\r\nV_90 = ( ( T_1 ) & V_157 ) ;\r\nif ( F_84 ( V_153 ) != NULL )\r\nV_90 |= ( ( T_1 ) 1 << 32 ) ;\r\n} else if ( V_7 == V_158 || V_7 == V_159 ) {\r\n#ifdef F_81\r\nV_90 = ( ( T_1 ) & V_160 ) ;\r\n#endif\r\n}\r\nif ( V_90 ) {\r\nF_58 ( V_90 , F_40 ( V_156 ) ,\r\n( T_1 ) V_156 , V_139 ) ;\r\n#ifdef F_87\r\nF_14 ( & V_161 ) ;\r\n#endif\r\n}\r\nF_80 ( V_153 ) ;\r\nF_91 () ;\r\n}\r\nvoid T_5 F_92 ( int V_144 , struct V_145 * V_146 )\r\n{\r\nstruct V_149 * V_150 ;\r\nunsigned long V_37 ;\r\nF_68 ( 1 << V_144 ) ;\r\nV_150 = V_14 -> V_15 ;\r\nif ( F_53 ( ! V_150 || ( V_150 == & V_12 ) ) )\r\nreturn;\r\nF_93 ( & V_150 -> V_162 . V_163 , V_37 ) ;\r\nif ( F_53 ( ! F_94 ( V_150 -> V_162 ) ) )\r\nF_95 ( V_150 ) ;\r\nF_96 ( & V_150 -> V_162 . V_163 , V_37 ) ;\r\nF_97 ( V_150 ) ;\r\nF_98 ( F_99 ( V_150 -> V_162 ) ,\r\nV_164 ) ;\r\n}\r\nvoid F_100 ( void )\r\n{\r\nF_63 ( & V_165 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_101 ( unsigned long V_37 )\r\n{\r\nF_63 ( & V_166 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_102 ( void )\r\n{\r\nF_63 ( & V_167 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_103 ( void )\r\n{\r\nif ( V_7 == V_8 &&\r\nV_168 >= V_169 )\r\nF_63 ( & V_170 , 0 , 0 , 0 ) ;\r\nelse\r\nF_63 ( & V_171 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_104 ( struct V_149 * V_150 )\r\n{\r\nT_4 V_138 = F_99 ( V_150 -> V_162 ) ;\r\nint V_46 = F_88 () ;\r\nif ( F_105 ( & V_150 -> V_172 ) == 1 ) {\r\nF_106 ( F_79 ( V_150 ) , F_64 ( V_46 ) ) ;\r\ngoto V_173;\r\n}\r\nF_62 ( & V_174 ,\r\nV_138 , 0 , 0 ,\r\nF_79 ( V_150 ) ) ;\r\nV_173:\r\nF_98 ( V_138 , V_164 ) ;\r\nF_89 () ;\r\n}\r\nstatic void F_107 ( void * V_147 )\r\n{\r\nstruct V_175 * V_42 = V_147 ;\r\nF_108 ( V_42 -> V_138 , V_42 -> V_113 , V_42 -> V_176 ) ;\r\n}\r\nvoid F_109 ( struct V_149 * V_150 , unsigned long V_113 , unsigned long * V_176 )\r\n{\r\nT_4 V_138 = F_99 ( V_150 -> V_162 ) ;\r\nstruct V_175 V_147 ;\r\nint V_46 = F_88 () ;\r\nV_147 . V_138 = V_138 ;\r\nV_147 . V_113 = V_113 ;\r\nV_147 . V_176 = V_176 ;\r\nif ( V_150 == V_14 -> V_150 && F_105 ( & V_150 -> V_172 ) == 1 )\r\nF_106 ( F_79 ( V_150 ) , F_64 ( V_46 ) ) ;\r\nelse\r\nF_78 ( F_79 ( V_150 ) , F_107 ,\r\n& V_147 , 1 ) ;\r\nF_108 ( V_138 , V_113 , V_176 ) ;\r\nF_89 () ;\r\n}\r\nvoid F_110 ( struct V_149 * V_150 , unsigned long V_71 )\r\n{\r\nunsigned long V_162 = F_99 ( V_150 -> V_162 ) ;\r\nint V_46 = F_88 () ;\r\nif ( V_150 == V_14 -> V_150 && F_105 ( & V_150 -> V_172 ) == 1 )\r\nF_106 ( F_79 ( V_150 ) , F_64 ( V_46 ) ) ;\r\nelse\r\nF_62 ( & V_177 ,\r\nV_162 , V_71 , 0 ,\r\nF_79 ( V_150 ) ) ;\r\nF_111 ( V_162 , V_71 ) ;\r\nF_89 () ;\r\n}\r\nvoid F_112 ( unsigned long V_178 , unsigned long V_179 )\r\n{\r\nV_178 &= V_180 ;\r\nV_179 = F_113 ( V_179 ) ;\r\nif ( V_178 != V_179 ) {\r\nF_63 ( & V_181 ,\r\n0 , V_178 , V_179 ) ;\r\nF_114 ( V_178 , V_179 ) ;\r\n}\r\n}\r\nvoid F_115 ( void )\r\n{\r\nint V_94 = F_116 ( 1 , & V_182 ) ;\r\nif ( V_94 == 1 ) {\r\nint V_183 = F_117 () ;\r\n#ifdef F_118\r\nF_23 ( L_26 ,\r\nF_24 () ) ;\r\n#endif\r\nV_184 = 1 ;\r\nF_14 ( & V_185 ) ;\r\nF_63 ( & V_186 , 0 , 0 , 0 ) ;\r\nwhile ( F_105 ( & V_185 ) != V_183 )\r\nF_17 () ;\r\n#ifdef F_118\r\nF_23 ( L_27 ) ;\r\n#endif\r\n}\r\n}\r\nvoid F_119 ( void )\r\n{\r\nif ( F_120 ( & V_182 ) ) {\r\n#ifdef F_118\r\nF_23 ( L_28\r\nL_29 ,\r\nF_24 () ) ;\r\n#endif\r\nV_184 = 0 ;\r\nF_27 ( L_6 ) ;\r\nF_121 ( & V_185 ) ;\r\n}\r\n}\r\nvoid T_5 F_122 ( int V_144 , struct V_145 * V_146 )\r\n{\r\nF_68 ( 1 << V_144 ) ;\r\nF_19 () ;\r\n__asm__ __volatile__("flushw");\r\nF_123 ( 1 ) ;\r\nF_14 ( & V_185 ) ;\r\nF_27 ( L_6 ) ;\r\nwhile ( V_184 )\r\nF_17 () ;\r\nF_121 ( & V_185 ) ;\r\nF_123 ( 0 ) ;\r\nF_91 () ;\r\n}\r\nint F_124 ( unsigned int V_187 )\r\n{\r\nreturn - V_188 ;\r\n}\r\nvoid T_6 F_125 ( unsigned int V_189 )\r\n{\r\n}\r\nvoid F_126 ( void )\r\n{\r\n}\r\nvoid T_6 F_127 ( void )\r\n{\r\nif ( V_7 == V_154 )\r\nF_61 = F_50 ;\r\nelse if ( V_7 == V_158 || V_7 == V_159 )\r\nF_61 = F_52 ;\r\nelse\r\nF_61 = F_54 ;\r\n}\r\nvoid F_128 ( void )\r\n{\r\nunsigned int V_3 ;\r\nF_129 (i) {\r\nunsigned int V_190 ;\r\nF_130 ( & V_191 [ V_3 ] ) ;\r\nif ( F_5 ( V_3 ) . V_192 == 0 ) {\r\nF_131 ( V_3 , & V_191 [ V_3 ] ) ;\r\ncontinue;\r\n}\r\nF_129 (j) {\r\nif ( F_5 ( V_3 ) . V_192 ==\r\nF_5 ( V_190 ) . V_192 )\r\nF_131 ( V_190 , & V_191 [ V_3 ] ) ;\r\n}\r\n}\r\nF_129 (i) {\r\nunsigned int V_190 ;\r\nF_130 ( & F_132 ( V_193 , V_3 ) ) ;\r\nif ( F_5 ( V_3 ) . V_194 == - 1 ) {\r\nF_131 ( V_3 , & F_132 ( V_193 , V_3 ) ) ;\r\ncontinue;\r\n}\r\nF_129 (j) {\r\nif ( F_5 ( V_3 ) . V_194 ==\r\nF_5 ( V_190 ) . V_194 )\r\nF_131 ( V_190 , & F_132 ( V_193 , V_3 ) ) ;\r\n}\r\n}\r\n}\r\nint F_133 ( unsigned int V_46 , struct V_74 * V_195 )\r\n{\r\nint V_82 = F_41 ( V_46 , V_195 ) ;\r\nif ( ! V_82 ) {\r\nF_131 ( V_46 , & V_16 ) ;\r\nwhile ( ! F_60 ( V_46 ) )\r\nF_134 () ;\r\nif ( ! F_60 ( V_46 ) ) {\r\nV_82 = - V_89 ;\r\n} else {\r\nif ( V_7 != V_8 )\r\nF_32 ( V_46 ) ;\r\n}\r\n}\r\nreturn V_82 ;\r\n}\r\nvoid F_135 ( void )\r\n{\r\nint V_46 = F_24 () ;\r\nunsigned long V_93 ;\r\nF_136 () ;\r\nif ( V_7 == V_8 ) {\r\nstruct V_55 * V_56 = & V_65 [ V_46 ] ;\r\nF_137 ( V_196 ,\r\nV_56 -> V_197 , 0 ) ;\r\nF_137 ( V_198 ,\r\nV_56 -> V_199 , 0 ) ;\r\nF_137 ( V_200 ,\r\nV_56 -> V_201 , 0 ) ;\r\nF_137 ( V_202 ,\r\nV_56 -> V_203 , 0 ) ;\r\n}\r\nF_138 ( V_46 , & V_16 ) ;\r\nF_27 ( L_30 ) ;\r\nF_139 () ;\r\n__asm__ __volatile__(\r\n"rdpr %%pstate, %0\n\t"\r\n"wrpr %0, %1, %%pstate"\r\n: "=r" (pstate)\r\n: "i" (PSTATE_IE));\r\nwhile ( 1 )\r\nF_140 () ;\r\n}\r\nint F_141 ( void )\r\n{\r\nint V_46 = F_24 () ;\r\nT_7 * V_204 ;\r\nint V_3 ;\r\nF_59 (i, &cpu_core_map[cpu])\r\nF_138 ( V_46 , & V_191 [ V_3 ] ) ;\r\nF_130 ( & V_191 [ V_46 ] ) ;\r\nF_59 (i, &per_cpu(cpu_sibling_map, cpu))\r\nF_138 ( V_46 , & F_132 ( V_193 , V_3 ) ) ;\r\nF_130 ( & F_132 ( V_193 , V_46 ) ) ;\r\nV_204 = & F_5 ( V_46 ) ;\r\nV_204 -> V_192 = 0 ;\r\nV_204 -> V_194 = - 1 ;\r\nF_142 () ;\r\nF_143 () ;\r\nF_20 () ;\r\nF_144 ( 1 ) ;\r\nF_139 () ;\r\nF_18 ( V_46 , false ) ;\r\nF_145 () ;\r\nreturn 0 ;\r\n}\r\nvoid F_146 ( unsigned int V_46 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < 100 ; V_3 ++ ) {\r\nF_147 () ;\r\nif ( ! F_16 ( V_46 , & V_16 ) )\r\nbreak;\r\nF_148 ( 100 ) ;\r\n}\r\nif ( F_16 ( V_46 , & V_16 ) ) {\r\nF_23 ( V_63 L_31 , V_46 ) ;\r\n} else {\r\n#if F_43 ( V_83 )\r\nunsigned long V_59 ;\r\nint V_205 = 100 ;\r\ndo {\r\nV_59 = F_149 ( V_46 ) ;\r\nif ( V_59 == V_126 ) {\r\nF_150 ( V_46 , false ) ;\r\nbreak;\r\n}\r\n} while ( -- V_205 > 0 );\r\nif ( V_205 <= 0 ) {\r\nF_23 ( V_63 L_32 ,\r\nV_59 ) ;\r\n}\r\n#endif\r\n}\r\n}\r\nvoid T_6 F_151 ( unsigned int V_189 )\r\n{\r\n}\r\nvoid F_152 ( int V_46 )\r\n{\r\nif ( V_46 == F_24 () ) {\r\nF_153 ( F_154 () ) ;\r\nF_155 ( 1 << V_206 ) ;\r\n} else {\r\nF_58 ( ( T_1 ) & V_207 ,\r\n0 , 0 , F_64 ( V_46 ) ) ;\r\n}\r\n}\r\nvoid T_5 F_156 ( int V_144 , struct V_145 * V_146 )\r\n{\r\nF_68 ( 1 << V_144 ) ;\r\nF_157 () ;\r\n}\r\nvoid F_158 ( void )\r\n{\r\n}\r\nstatic void * T_6 F_159 ( unsigned int V_46 , T_8 V_208 ,\r\nT_8 V_209 )\r\n{\r\nconst unsigned long V_210 = F_40 ( V_211 ) ;\r\n#ifdef F_160\r\nint V_212 = F_161 ( V_46 ) ;\r\nvoid * V_213 ;\r\nif ( ! F_162 ( V_212 ) || ! F_163 ( V_212 ) ) {\r\nV_213 = F_164 ( V_208 , V_209 , V_210 ) ;\r\nF_165 ( L_33 ,\r\nV_46 , V_212 ) ;\r\nF_166 ( L_34 ,\r\nV_46 , V_208 , F_40 ( V_213 ) ) ;\r\n} else {\r\nV_213 = F_167 ( F_163 ( V_212 ) ,\r\nV_208 , V_209 , V_210 ) ;\r\nF_166 ( L_35\r\nL_36 , V_46 , V_208 , V_212 , F_40 ( V_213 ) ) ;\r\n}\r\nreturn V_213 ;\r\n#else\r\nreturn F_164 ( V_208 , V_209 , V_210 ) ;\r\n#endif\r\n}\r\nstatic void T_6 F_168 ( void * V_213 , T_8 V_208 )\r\n{\r\nF_169 ( F_40 ( V_213 ) , V_208 ) ;\r\n}\r\nstatic int T_6 F_170 ( unsigned int V_214 , unsigned int V_215 )\r\n{\r\nif ( F_161 ( V_214 ) == F_161 ( V_215 ) )\r\nreturn V_216 ;\r\nelse\r\nreturn V_217 ;\r\n}\r\nstatic void T_6 F_171 ( unsigned long V_218 )\r\n{\r\nT_9 * V_152 = F_172 ( V_218 ) ;\r\nT_10 * V_219 ;\r\nT_11 * V_220 ;\r\nif ( F_173 ( * V_152 ) ) {\r\nT_10 * V_221 ;\r\nV_221 = F_164 ( V_222 , V_222 , V_222 ) ;\r\nF_174 ( & V_12 , V_152 , V_221 ) ;\r\n}\r\nV_219 = F_175 ( V_152 , V_218 ) ;\r\nif ( F_176 ( * V_219 ) ) {\r\nT_11 * V_221 ;\r\nV_221 = F_164 ( V_222 , V_222 , V_222 ) ;\r\nF_177 ( & V_12 , V_219 , V_221 ) ;\r\n}\r\nV_220 = F_178 ( V_219 , V_218 ) ;\r\nif ( ! F_179 ( * V_220 ) ) {\r\nT_12 * V_221 ;\r\nV_221 = F_164 ( V_222 , V_222 , V_222 ) ;\r\nF_180 ( & V_12 , V_220 , V_221 ) ;\r\n}\r\n}\r\nvoid T_6 F_181 ( void )\r\n{\r\nunsigned long V_33 ;\r\nunsigned int V_46 ;\r\nint V_223 = - V_188 ;\r\nif ( V_224 != V_225 ) {\r\nV_223 = F_182 ( V_226 ,\r\nV_227 , 4 << 20 ,\r\nF_170 ,\r\nF_159 ,\r\nF_168 ) ;\r\nif ( V_223 )\r\nF_183 ( L_37\r\nL_38 ,\r\nV_228 [ V_224 ] , V_223 ) ;\r\n}\r\nif ( V_223 < 0 )\r\nV_223 = F_184 ( V_226 ,\r\nF_159 ,\r\nF_168 ,\r\nF_171 ) ;\r\nif ( V_223 < 0 )\r\nF_25 ( L_39 , V_223 ) ;\r\nV_33 = ( unsigned long ) V_229 - ( unsigned long ) V_230 ;\r\nF_185 (cpu)\r\nF_8 ( V_46 ) = V_33 + V_231 [ V_46 ] ;\r\nV_6 = F_8 ( F_24 () ) ;\r\nF_186 () ;\r\nif ( V_7 == V_8 )\r\nF_187 ( V_232 ) ;\r\n}
