

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Mon Sep 20 13:23:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1302|     1302| 13.020 us | 13.020 us |  1302|  1302|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DiagMatMul_fu_725  |DiagMatMul  |      192|      192| 1.920 us | 1.920 us |  192|  192|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1   |      544|      544|        34|          -|          -|    16|    no    |
        | + loop_input_A2  |       32|       32|         2|          -|          -|    16|    no    |
        |- loop_input_B1   |      544|      544|        34|          -|          -|    16|    no    |
        | + loop_input_B2  |       32|       32|         2|          -|          -|    16|    no    |
        |- loop_out1       |       17|       17|         3|          1|          1|    16|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     155|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     10|    3217|    3123|    -|
|Memory           |        0|      -|    2112|     264|    0|
|Multiplexer      |        -|      -|       -|    1274|    -|
|Register         |        -|      -|      70|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     10|    5399|    4816|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+------+------+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------+----------------------+---------+-------+------+------+-----+
    |grp_DiagMatMul_fu_725   |DiagMatMul            |        0|     10|  3181|  3083|    0|
    |matmul_control_s_axi_U  |matmul_control_s_axi  |        0|      0|    36|    40|    0|
    +------------------------+----------------------+---------+-------+------+------+-----+
    |Total                   |                      |        0|     10|  3217|  3123|    0|
    +------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |A_0_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_1_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_2_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_3_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_4_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_5_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_6_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_7_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_8_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_9_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_10_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_11_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_12_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_13_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_14_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_15_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_0_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_1_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_2_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_3_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_4_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_5_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_6_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_7_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_8_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_9_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_10_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_11_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_12_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_13_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_14_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_15_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |mulOut_U  |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |            |        0|2112| 264|    0|   528| 1056|    33|        16896|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_908_p2              |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_840_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_772_p2                |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_856_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_788_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_state10_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_fu_766_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_fu_782_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln41_fu_834_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln42_fu_850_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln72_fu_902_p2        |   icmp   |      0|  0|  11|           5|           6|
    |valOut_last_V_fu_919_p2    |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 155|          63|          47|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_0_address0             |  15|          3|    4|         12|
    |A_0_ce0                  |  15|          3|    1|          3|
    |A_0_ce1                  |   9|          2|    1|          2|
    |A_10_address0            |  15|          3|    4|         12|
    |A_10_ce0                 |  15|          3|    1|          3|
    |A_10_ce1                 |   9|          2|    1|          2|
    |A_11_address0            |  15|          3|    4|         12|
    |A_11_ce0                 |  15|          3|    1|          3|
    |A_11_ce1                 |   9|          2|    1|          2|
    |A_12_address0            |  15|          3|    4|         12|
    |A_12_ce0                 |  15|          3|    1|          3|
    |A_12_ce1                 |   9|          2|    1|          2|
    |A_13_address0            |  15|          3|    4|         12|
    |A_13_ce0                 |  15|          3|    1|          3|
    |A_13_ce1                 |   9|          2|    1|          2|
    |A_14_address0            |  15|          3|    4|         12|
    |A_14_ce0                 |  15|          3|    1|          3|
    |A_14_ce1                 |   9|          2|    1|          2|
    |A_15_address0            |  15|          3|    4|         12|
    |A_15_ce0                 |  15|          3|    1|          3|
    |A_15_ce1                 |   9|          2|    1|          2|
    |A_1_address0             |  15|          3|    4|         12|
    |A_1_ce0                  |  15|          3|    1|          3|
    |A_1_ce1                  |   9|          2|    1|          2|
    |A_2_address0             |  15|          3|    4|         12|
    |A_2_ce0                  |  15|          3|    1|          3|
    |A_2_ce1                  |   9|          2|    1|          2|
    |A_3_address0             |  15|          3|    4|         12|
    |A_3_ce0                  |  15|          3|    1|          3|
    |A_3_ce1                  |   9|          2|    1|          2|
    |A_4_address0             |  15|          3|    4|         12|
    |A_4_ce0                  |  15|          3|    1|          3|
    |A_4_ce1                  |   9|          2|    1|          2|
    |A_5_address0             |  15|          3|    4|         12|
    |A_5_ce0                  |  15|          3|    1|          3|
    |A_5_ce1                  |   9|          2|    1|          2|
    |A_6_address0             |  15|          3|    4|         12|
    |A_6_ce0                  |  15|          3|    1|          3|
    |A_6_ce1                  |   9|          2|    1|          2|
    |A_7_address0             |  15|          3|    4|         12|
    |A_7_ce0                  |  15|          3|    1|          3|
    |A_7_ce1                  |   9|          2|    1|          2|
    |A_8_address0             |  15|          3|    4|         12|
    |A_8_ce0                  |  15|          3|    1|          3|
    |A_8_ce1                  |   9|          2|    1|          2|
    |A_9_address0             |  15|          3|    4|         12|
    |A_9_ce0                  |  15|          3|    1|          3|
    |A_9_ce1                  |   9|          2|    1|          2|
    |B_0_address0             |  15|          3|    4|         12|
    |B_0_ce0                  |  15|          3|    1|          3|
    |B_10_address0            |  15|          3|    4|         12|
    |B_10_ce0                 |  15|          3|    1|          3|
    |B_11_address0            |  15|          3|    4|         12|
    |B_11_ce0                 |  15|          3|    1|          3|
    |B_12_address0            |  15|          3|    4|         12|
    |B_12_ce0                 |  15|          3|    1|          3|
    |B_13_address0            |  15|          3|    4|         12|
    |B_13_ce0                 |  15|          3|    1|          3|
    |B_14_address0            |  15|          3|    4|         12|
    |B_14_ce0                 |  15|          3|    1|          3|
    |B_15_address0            |  15|          3|    4|         12|
    |B_15_ce0                 |  15|          3|    1|          3|
    |B_1_address0             |  15|          3|    4|         12|
    |B_1_ce0                  |  15|          3|    1|          3|
    |B_2_address0             |  15|          3|    4|         12|
    |B_2_ce0                  |  15|          3|    1|          3|
    |B_3_address0             |  15|          3|    4|         12|
    |B_3_ce0                  |  15|          3|    1|          3|
    |B_4_address0             |  15|          3|    4|         12|
    |B_4_ce0                  |  15|          3|    1|          3|
    |B_5_address0             |  15|          3|    4|         12|
    |B_5_ce0                  |  15|          3|    1|          3|
    |B_6_address0             |  15|          3|    4|         12|
    |B_6_ce0                  |  15|          3|    1|          3|
    |B_7_address0             |  15|          3|    4|         12|
    |B_7_ce0                  |  15|          3|    1|          3|
    |B_8_address0             |  15|          3|    4|         12|
    |B_8_ce0                  |  15|          3|    1|          3|
    |B_9_address0             |  15|          3|    4|         12|
    |B_9_ce0                  |  15|          3|    1|          3|
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_670              |   9|          2|    5|         10|
    |i_1_reg_692              |   9|          2|    5|         10|
    |i_2_reg_714              |   9|          2|    5|         10|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |j_0_reg_681              |   9|          2|    5|         10|
    |j_1_reg_703              |   9|          2|    5|         10|
    |mulOut_address0          |  15|          3|    4|         12|
    |mulOut_ce0               |  15|          3|    1|          3|
    |mulOut_we0               |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |1274|        261|  212|        598|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |grp_DiagMatMul_fu_725_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_670                         |   5|   0|    5|          0|
    |i_1_reg_692                         |   5|   0|    5|          0|
    |i_2_reg_714                         |   5|   0|    5|          0|
    |i_4_reg_953                         |   5|   0|    5|          0|
    |i_reg_933                           |   5|   0|    5|          0|
    |icmp_ln72_reg_970                   |   1|   0|    1|          0|
    |icmp_ln72_reg_970_pp0_iter1_reg     |   1|   0|    1|          0|
    |j_0_reg_681                         |   5|   0|    5|          0|
    |j_1_reg_703                         |   5|   0|    5|          0|
    |j_2_reg_965                         |   5|   0|    5|          0|
    |j_reg_945                           |   5|   0|    5|          0|
    |trunc_ln37_reg_938                  |   4|   0|    4|          0|
    |trunc_ln45_reg_958                  |   4|   0|    4|          0|
    |valOut_last_V_reg_984               |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  70|   0|   70|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |       control       |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |       control       |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |       control       |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |       control       |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |        matmul       | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        matmul       | return value |
|interrupt              | out |    1| ap_ctrl_hs |        matmul       | return value |
|in_stream_TDATA        |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP        |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB        |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA       | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST       | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP       | out |    4|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB       | out |    4|    axis    | out_stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !46"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !50"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !54"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !58"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !62"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_keep_V), !map !66"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_strb_V), !map !70"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !74"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%A_0 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 22 'alloca' 'A_0' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%A_1 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 23 'alloca' 'A_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%A_2 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 24 'alloca' 'A_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%A_3 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 25 'alloca' 'A_3' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%A_4 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 26 'alloca' 'A_4' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%A_5 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 27 'alloca' 'A_5' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%A_6 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 28 'alloca' 'A_6' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%A_7 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 29 'alloca' 'A_7' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%A_8 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 30 'alloca' 'A_8' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%A_9 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 31 'alloca' 'A_9' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%A_10 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 32 'alloca' 'A_10' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%A_11 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 33 'alloca' 'A_11' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%A_12 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 34 'alloca' 'A_12' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%A_13 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 35 'alloca' 'A_13' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%A_14 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 36 'alloca' 'A_14' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%A_15 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 37 'alloca' 'A_15' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%B_0 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 38 'alloca' 'B_0' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%B_1 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 39 'alloca' 'B_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%B_2 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 40 'alloca' 'B_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%B_3 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 41 'alloca' 'B_3' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%B_4 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 42 'alloca' 'B_4' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%B_5 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 43 'alloca' 'B_5' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%B_6 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 44 'alloca' 'B_6' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%B_7 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 45 'alloca' 'B_7' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%B_8 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 46 'alloca' 'B_8' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%B_9 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 47 'alloca' 'B_9' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%B_10 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 48 'alloca' 'B_10' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%B_11 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 49 'alloca' 'B_11' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%B_12 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 50 'alloca' 'B_12' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "%B_13 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 51 'alloca' 'B_13' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%B_14 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 52 'alloca' 'B_14' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%B_15 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 53 'alloca' 'B_15' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%mulOut = alloca [16 x float], align 16"   --->   Operation 54 'alloca' 'mulOut' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:16]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:17]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:18]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.65ns)   --->   "br label %1" [matmul.cpp:33]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.04>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %loop_input_A1_end ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "%icmp_ln33 = icmp eq i5 %i_0, -16" [matmul.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [matmul.cpp:33]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader.preheader, label %loop_input_A1_begin" [matmul.cpp:33]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind" [matmul.cpp:33]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str8)" [matmul.cpp:33]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i5 %i_0 to i4" [matmul.cpp:37]   --->   Operation 66 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.65ns)   --->   "br label %2" [matmul.cpp:34]   --->   Operation 67 'br' <Predicate = (!icmp_ln33)> <Delay = 0.65>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "br label %.preheader" [matmul.cpp:41]   --->   Operation 68 'br' <Predicate = (icmp_ln33)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %loop_input_A1_begin ], [ %j, %4 ]"   --->   Operation 69 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.75ns)   --->   "%icmp_ln34 = icmp eq i5 %j_0, -16" [matmul.cpp:34]   --->   Operation 70 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 71 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.78ns)   --->   "%j = add i5 %j_0, 1" [matmul.cpp:34]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %loop_input_A1_end, label %3" [matmul.cpp:34]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [matmul.cpp:34]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:35]   --->   Operation 75 'read' 'empty_4' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1 } %empty_4, 0" [matmul.cpp:35]   --->   Operation 76 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %tmp_data_V to float" [matmul.cpp:37]   --->   Operation 77 'bitcast' 'bitcast_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %j_0 to i64" [matmul.cpp:37]   --->   Operation 78 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 79 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 80 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 81 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 82 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 83 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 84 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 85 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 86 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr [16 x float]* %A_8, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 87 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr [16 x float]* %A_9, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 88 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr [16 x float]* %A_10, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 89 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr [16 x float]* %A_11, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 90 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr [16 x float]* %A_12, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 91 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr [16 x float]* %A_13, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 92 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr [16 x float]* %A_14, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 93 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr [16 x float]* %A_15, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 94 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "switch i4 %trunc_ln37, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [matmul.cpp:37]   --->   Operation 95 'switch' <Predicate = (!icmp_ln34)> <Delay = 0.78>
ST_3 : Operation 96 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_14_addr, align 4" [matmul.cpp:37]   --->   Operation 96 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 14)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 97 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 14)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_13_addr, align 4" [matmul.cpp:37]   --->   Operation 98 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 13)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 99 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 13)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_12_addr, align 4" [matmul.cpp:37]   --->   Operation 100 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 12)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 101 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 12)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_11_addr, align 4" [matmul.cpp:37]   --->   Operation 102 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 11)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 103 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 11)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_10_addr, align 4" [matmul.cpp:37]   --->   Operation 104 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 10)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 105 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_9_addr, align 4" [matmul.cpp:37]   --->   Operation 106 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 9)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 107 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 9)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_8_addr, align 4" [matmul.cpp:37]   --->   Operation 108 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 8)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 109 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 8)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_7_addr, align 4" [matmul.cpp:37]   --->   Operation 110 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 7)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 111 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 7)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_6_addr, align 4" [matmul.cpp:37]   --->   Operation 112 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 6)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 113 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 6)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_5_addr, align 4" [matmul.cpp:37]   --->   Operation 114 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 115 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 5)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_4_addr, align 4" [matmul.cpp:37]   --->   Operation 116 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 4)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 117 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 4)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_3_addr, align 4" [matmul.cpp:37]   --->   Operation 118 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 119 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 3)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_2_addr, align 4" [matmul.cpp:37]   --->   Operation 120 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 121 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 2)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_1_addr, align 4" [matmul.cpp:37]   --->   Operation 122 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 123 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_0_addr, align 4" [matmul.cpp:37]   --->   Operation 124 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 0)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 125 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 0)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_15_addr, align 4" [matmul.cpp:37]   --->   Operation 126 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 15)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 127 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 15)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str8, i32 %tmp)" [matmul.cpp:39]   --->   Operation 128 'specregionend' 'empty_5' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %1" [matmul.cpp:33]   --->   Operation 129 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %2" [matmul.cpp:34]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.04>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_4, %loop_input_B1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 131 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.75ns)   --->   "%icmp_ln41 = icmp eq i5 %i_1, -16" [matmul.cpp:41]   --->   Operation 132 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 133 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.78ns)   --->   "%i_4 = add i5 %i_1, 1" [matmul.cpp:41]   --->   Operation 134 'add' 'i_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %8, label %loop_input_B1_begin" [matmul.cpp:41]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [matmul.cpp:41]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)" [matmul.cpp:41]   --->   Operation 137 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i5 %i_1 to i4" [matmul.cpp:45]   --->   Operation 138 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.65ns)   --->   "br label %5" [matmul.cpp:42]   --->   Operation 139 'br' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_5 : Operation 140 [2/2] (0.00ns)   --->   "call fastcc void @DiagMatMul([16 x float]* %A_0, [16 x float]* %A_1, [16 x float]* %A_2, [16 x float]* %A_3, [16 x float]* %A_4, [16 x float]* %A_5, [16 x float]* %A_6, [16 x float]* %A_7, [16 x float]* %A_8, [16 x float]* %A_9, [16 x float]* %A_10, [16 x float]* %A_11, [16 x float]* %A_12, [16 x float]* %A_13, [16 x float]* %A_14, [16 x float]* %A_15, [16 x float]* %B_0, [16 x float]* %B_1, [16 x float]* %B_2, [16 x float]* %B_3, [16 x float]* %B_4, [16 x float]* %B_5, [16 x float]* %B_6, [16 x float]* %B_7, [16 x float]* %B_8, [16 x float]* %B_9, [16 x float]* %B_10, [16 x float]* %B_11, [16 x float]* %B_12, [16 x float]* %B_13, [16 x float]* %B_14, [16 x float]* %B_15, [16 x float]* %mulOut)" [matmul.cpp:65]   --->   Operation 140 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.78>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%j_1 = phi i5 [ 0, %loop_input_B1_begin ], [ %j_2, %7 ]"   --->   Operation 141 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.75ns)   --->   "%icmp_ln42 = icmp eq i5 %j_1, -16" [matmul.cpp:42]   --->   Operation 142 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 143 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.78ns)   --->   "%j_2 = add i5 %j_1, 1" [matmul.cpp:42]   --->   Operation 144 'add' 'j_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %loop_input_B1_end, label %6" [matmul.cpp:42]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind" [matmul.cpp:42]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i4, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:43]   --->   Operation 147 'read' 'empty_8' <Predicate = (!icmp_ln42)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i4, i1 } %empty_8, 0" [matmul.cpp:43]   --->   Operation 148 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %tmp_data_V_2 to float" [matmul.cpp:45]   --->   Operation 149 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %j_1 to i64" [matmul.cpp:45]   --->   Operation 150 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [16 x float]* %B_0, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 151 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [16 x float]* %B_1, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 152 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [16 x float]* %B_2, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 153 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [16 x float]* %B_3, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 154 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [16 x float]* %B_4, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 155 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [16 x float]* %B_5, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 156 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [16 x float]* %B_6, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 157 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [16 x float]* %B_7, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 158 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr [16 x float]* %B_8, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 159 'getelementptr' 'B_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr [16 x float]* %B_9, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 160 'getelementptr' 'B_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr [16 x float]* %B_10, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 161 'getelementptr' 'B_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr [16 x float]* %B_11, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 162 'getelementptr' 'B_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr [16 x float]* %B_12, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 163 'getelementptr' 'B_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr [16 x float]* %B_13, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 164 'getelementptr' 'B_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr [16 x float]* %B_14, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 165 'getelementptr' 'B_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr [16 x float]* %B_15, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 166 'getelementptr' 'B_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.78ns)   --->   "switch i4 %trunc_ln45, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [matmul.cpp:45]   --->   Operation 167 'switch' <Predicate = (!icmp_ln42)> <Delay = 0.78>
ST_6 : Operation 168 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_14_addr, align 4" [matmul.cpp:45]   --->   Operation 168 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 14)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 169 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 14)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_13_addr, align 4" [matmul.cpp:45]   --->   Operation 170 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 13)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 171 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 13)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_12_addr, align 4" [matmul.cpp:45]   --->   Operation 172 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 12)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 173 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 12)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_11_addr, align 4" [matmul.cpp:45]   --->   Operation 174 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 11)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 175 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 11)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_10_addr, align 4" [matmul.cpp:45]   --->   Operation 176 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 10)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 177 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 10)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_9_addr, align 4" [matmul.cpp:45]   --->   Operation 178 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 9)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 179 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 9)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_8_addr, align 4" [matmul.cpp:45]   --->   Operation 180 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 8)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 181 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 8)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_7_addr, align 4" [matmul.cpp:45]   --->   Operation 182 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 7)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 183 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 7)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_6_addr, align 4" [matmul.cpp:45]   --->   Operation 184 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 6)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 185 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 6)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_5_addr, align 4" [matmul.cpp:45]   --->   Operation 186 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 187 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 5)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_4_addr, align 4" [matmul.cpp:45]   --->   Operation 188 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 4)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 189 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 4)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_3_addr, align 4" [matmul.cpp:45]   --->   Operation 190 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 191 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 3)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_2_addr, align 4" [matmul.cpp:45]   --->   Operation 192 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 193 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 2)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_1_addr, align 4" [matmul.cpp:45]   --->   Operation 194 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 195 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 1)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_0_addr, align 4" [matmul.cpp:45]   --->   Operation 196 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 0)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 197 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 0)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_15_addr, align 4" [matmul.cpp:45]   --->   Operation 198 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 15)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 199 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 15)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_1)" [matmul.cpp:47]   --->   Operation 200 'specregionend' 'empty_9' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader" [matmul.cpp:41]   --->   Operation 201 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "br label %5" [matmul.cpp:42]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.65>
ST_8 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @DiagMatMul([16 x float]* %A_0, [16 x float]* %A_1, [16 x float]* %A_2, [16 x float]* %A_3, [16 x float]* %A_4, [16 x float]* %A_5, [16 x float]* %A_6, [16 x float]* %A_7, [16 x float]* %A_8, [16 x float]* %A_9, [16 x float]* %A_10, [16 x float]* %A_11, [16 x float]* %A_12, [16 x float]* %A_13, [16 x float]* %A_14, [16 x float]* %A_15, [16 x float]* %B_0, [16 x float]* %B_1, [16 x float]* %B_2, [16 x float]* %B_3, [16 x float]* %B_4, [16 x float]* %B_5, [16 x float]* %B_6, [16 x float]* %B_7, [16 x float]* %B_8, [16 x float]* %B_9, [16 x float]* %B_10, [16 x float]* %B_11, [16 x float]* %B_12, [16 x float]* %B_13, [16 x float]* %B_14, [16 x float]* %B_15, [16 x float]* %mulOut)" [matmul.cpp:65]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [1/1] (0.65ns)   --->   "br label %9" [matmul.cpp:72]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 4> <Delay = 1.04>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ 0, %8 ], [ %i_3, %loop_out1 ]"   --->   Operation 205 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.75ns)   --->   "%icmp_ln72 = icmp eq i5 %i_2, -16" [matmul.cpp:72]   --->   Operation 206 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 207 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.78ns)   --->   "%i_3 = add i5 %i_2, 1" [matmul.cpp:72]   --->   Operation 208 'add' 'i_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %10, label %loop_out1" [matmul.cpp:72]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %i_2 to i64" [matmul.cpp:75]   --->   Operation 210 'zext' 'zext_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%mulOut_addr = getelementptr inbounds [16 x float]* %mulOut, i64 0, i64 %zext_ln75" [matmul.cpp:75]   --->   Operation 211 'getelementptr' 'mulOut_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (0.67ns)   --->   "%mulOut_load = load float* %mulOut_addr, align 4" [matmul.cpp:75]   --->   Operation 212 'load' 'mulOut_load' <Predicate = (!icmp_ln72)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 213 [1/1] (0.75ns)   --->   "%valOut_last_V = icmp eq i5 %i_2, 15" [matmul.cpp:78]   --->   Operation 213 'icmp' 'valOut_last_V' <Predicate = (!icmp_ln72)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 0.67>
ST_10 : Operation 214 [1/2] (0.67ns)   --->   "%mulOut_load = load float* %mulOut_addr, align 4" [matmul.cpp:75]   --->   Operation 214 'load' 'mulOut_load' <Predicate = (!icmp_ln72)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = bitcast float %mulOut_load to i32" [matmul.cpp:75]   --->   Operation 215 'bitcast' 'tmp_data_V_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_10 : Operation 216 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i32 %tmp_data_V_1, i4 undef, i4 undef, i1 %valOut_last_V)" [matmul.cpp:79]   --->   Operation 216 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str12) nounwind" [matmul.cpp:72]   --->   Operation 217 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str12)" [matmul.cpp:72]   --->   Operation 218 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:73]   --->   Operation 219 'specpipeline' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 220 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i32 %tmp_data_V_1, i4 undef, i4 undef, i1 %valOut_last_V)" [matmul.cpp:79]   --->   Operation 220 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str12, i32 %tmp_2)" [matmul.cpp:80]   --->   Operation 221 'specregionend' 'empty_11' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "br label %9" [matmul.cpp:72]   --->   Operation 222 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "ret void" [matmul.cpp:81]   --->   Operation 223 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000]
A_0                (alloca           ) [ 0011111110000]
A_1                (alloca           ) [ 0011111110000]
A_2                (alloca           ) [ 0011111110000]
A_3                (alloca           ) [ 0011111110000]
A_4                (alloca           ) [ 0011111110000]
A_5                (alloca           ) [ 0011111110000]
A_6                (alloca           ) [ 0011111110000]
A_7                (alloca           ) [ 0011111110000]
A_8                (alloca           ) [ 0011111110000]
A_9                (alloca           ) [ 0011111110000]
A_10               (alloca           ) [ 0011111110000]
A_11               (alloca           ) [ 0011111110000]
A_12               (alloca           ) [ 0011111110000]
A_13               (alloca           ) [ 0011111110000]
A_14               (alloca           ) [ 0011111110000]
A_15               (alloca           ) [ 0011111110000]
B_0                (alloca           ) [ 0011111110000]
B_1                (alloca           ) [ 0011111110000]
B_2                (alloca           ) [ 0011111110000]
B_3                (alloca           ) [ 0011111110000]
B_4                (alloca           ) [ 0011111110000]
B_5                (alloca           ) [ 0011111110000]
B_6                (alloca           ) [ 0011111110000]
B_7                (alloca           ) [ 0011111110000]
B_8                (alloca           ) [ 0011111110000]
B_9                (alloca           ) [ 0011111110000]
B_10               (alloca           ) [ 0011111110000]
B_11               (alloca           ) [ 0011111110000]
B_12               (alloca           ) [ 0011111110000]
B_13               (alloca           ) [ 0011111110000]
B_14               (alloca           ) [ 0011111110000]
B_15               (alloca           ) [ 0011111110000]
mulOut             (alloca           ) [ 0011111111110]
specinterface_ln16 (specinterface    ) [ 0000000000000]
specinterface_ln17 (specinterface    ) [ 0000000000000]
specinterface_ln18 (specinterface    ) [ 0000000000000]
br_ln33            (br               ) [ 0111100000000]
i_0                (phi              ) [ 0010000000000]
icmp_ln33          (icmp             ) [ 0011100000000]
empty              (speclooptripcount) [ 0000000000000]
i                  (add              ) [ 0111100000000]
br_ln33            (br               ) [ 0000000000000]
specloopname_ln33  (specloopname     ) [ 0000000000000]
tmp                (specregionbegin  ) [ 0001100000000]
trunc_ln37         (trunc            ) [ 0001100000000]
br_ln34            (br               ) [ 0011100000000]
br_ln41            (br               ) [ 0011111100000]
j_0                (phi              ) [ 0001000000000]
icmp_ln34          (icmp             ) [ 0011100000000]
empty_3            (speclooptripcount) [ 0000000000000]
j                  (add              ) [ 0011100000000]
br_ln34            (br               ) [ 0000000000000]
specloopname_ln34  (specloopname     ) [ 0000000000000]
empty_4            (read             ) [ 0000000000000]
tmp_data_V         (extractvalue     ) [ 0000000000000]
bitcast_ln37       (bitcast          ) [ 0000000000000]
zext_ln37          (zext             ) [ 0000000000000]
A_0_addr           (getelementptr    ) [ 0000000000000]
A_1_addr           (getelementptr    ) [ 0000000000000]
A_2_addr           (getelementptr    ) [ 0000000000000]
A_3_addr           (getelementptr    ) [ 0000000000000]
A_4_addr           (getelementptr    ) [ 0000000000000]
A_5_addr           (getelementptr    ) [ 0000000000000]
A_6_addr           (getelementptr    ) [ 0000000000000]
A_7_addr           (getelementptr    ) [ 0000000000000]
A_8_addr           (getelementptr    ) [ 0000000000000]
A_9_addr           (getelementptr    ) [ 0000000000000]
A_10_addr          (getelementptr    ) [ 0000000000000]
A_11_addr          (getelementptr    ) [ 0000000000000]
A_12_addr          (getelementptr    ) [ 0000000000000]
A_13_addr          (getelementptr    ) [ 0000000000000]
A_14_addr          (getelementptr    ) [ 0000000000000]
A_15_addr          (getelementptr    ) [ 0000000000000]
switch_ln37        (switch           ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
store_ln37         (store            ) [ 0000000000000]
br_ln37            (br               ) [ 0000000000000]
empty_5            (specregionend    ) [ 0000000000000]
br_ln33            (br               ) [ 0111100000000]
br_ln34            (br               ) [ 0011100000000]
i_1                (phi              ) [ 0000010000000]
icmp_ln41          (icmp             ) [ 0000011100000]
empty_6            (speclooptripcount) [ 0000000000000]
i_4                (add              ) [ 0010011100000]
br_ln41            (br               ) [ 0000000000000]
specloopname_ln41  (specloopname     ) [ 0000000000000]
tmp_1              (specregionbegin  ) [ 0000001100000]
trunc_ln45         (trunc            ) [ 0000001100000]
br_ln42            (br               ) [ 0000011100000]
j_1                (phi              ) [ 0000001000000]
icmp_ln42          (icmp             ) [ 0000011100000]
empty_7            (speclooptripcount) [ 0000000000000]
j_2                (add              ) [ 0000011100000]
br_ln42            (br               ) [ 0000000000000]
specloopname_ln42  (specloopname     ) [ 0000000000000]
empty_8            (read             ) [ 0000000000000]
tmp_data_V_2       (extractvalue     ) [ 0000000000000]
bitcast_ln45       (bitcast          ) [ 0000000000000]
zext_ln45          (zext             ) [ 0000000000000]
B_0_addr           (getelementptr    ) [ 0000000000000]
B_1_addr           (getelementptr    ) [ 0000000000000]
B_2_addr           (getelementptr    ) [ 0000000000000]
B_3_addr           (getelementptr    ) [ 0000000000000]
B_4_addr           (getelementptr    ) [ 0000000000000]
B_5_addr           (getelementptr    ) [ 0000000000000]
B_6_addr           (getelementptr    ) [ 0000000000000]
B_7_addr           (getelementptr    ) [ 0000000000000]
B_8_addr           (getelementptr    ) [ 0000000000000]
B_9_addr           (getelementptr    ) [ 0000000000000]
B_10_addr          (getelementptr    ) [ 0000000000000]
B_11_addr          (getelementptr    ) [ 0000000000000]
B_12_addr          (getelementptr    ) [ 0000000000000]
B_13_addr          (getelementptr    ) [ 0000000000000]
B_14_addr          (getelementptr    ) [ 0000000000000]
B_15_addr          (getelementptr    ) [ 0000000000000]
switch_ln45        (switch           ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln45            (br               ) [ 0000000000000]
empty_9            (specregionend    ) [ 0000000000000]
br_ln41            (br               ) [ 0010011100000]
br_ln42            (br               ) [ 0000011100000]
call_ln65          (call             ) [ 0000000000000]
br_ln72            (br               ) [ 0000000011110]
i_2                (phi              ) [ 0000000001000]
icmp_ln72          (icmp             ) [ 0000000001110]
empty_10           (speclooptripcount) [ 0000000000000]
i_3                (add              ) [ 0000000011110]
br_ln72            (br               ) [ 0000000000000]
zext_ln75          (zext             ) [ 0000000000000]
mulOut_addr        (getelementptr    ) [ 0000000001100]
valOut_last_V      (icmp             ) [ 0000000001110]
mulOut_load        (load             ) [ 0000000000000]
tmp_data_V_1       (bitcast          ) [ 0000000001010]
specloopname_ln72  (specloopname     ) [ 0000000000000]
tmp_2              (specregionbegin  ) [ 0000000000000]
specpipeline_ln73  (specpipeline     ) [ 0000000000000]
write_ln79         (write            ) [ 0000000000000]
empty_11           (specregionend    ) [ 0000000000000]
br_ln72            (br               ) [ 0000000011110]
ret_ln81           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DiagMatMul"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="A_0_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="A_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="A_8_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_9_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_10_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_10/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_11_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_12_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_12/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="A_13_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_13/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_14_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_14/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_15_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_15/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_0_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_1_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="B_3_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="B_4_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="B_5_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="B_6_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_6/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="B_7_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_7/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="B_8_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_8/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="B_9_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_9/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="B_10_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_10/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="B_11_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_11/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="B_12_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_12/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="B_13_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_13/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="B_14_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_14/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="B_15_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_15/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mulOut_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mulOut/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="41" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="0" index="3" bw="4" slack="0"/>
<pin id="249" dir="0" index="4" bw="1" slack="0"/>
<pin id="250" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/3 empty_8/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="4" slack="0"/>
<pin id="261" dir="0" index="4" bw="1" slack="0"/>
<pin id="262" dir="0" index="5" bw="32" slack="0"/>
<pin id="263" dir="0" index="6" bw="1" slack="0"/>
<pin id="264" dir="0" index="7" bw="1" slack="0"/>
<pin id="265" dir="0" index="8" bw="1" slack="1"/>
<pin id="266" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln79/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="A_0_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="A_1_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="A_2_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="A_3_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="A_4_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="A_5_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="A_6_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="A_7_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="A_8_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="A_9_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="A_10_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="A_11_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="A_12_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_12_addr/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="A_13_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_13_addr/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="A_14_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_14_addr/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="A_15_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_15_addr/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln37_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln37_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln37_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln37_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln37_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln37_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln37_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln37_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln37_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln37_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln37_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln37_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln37_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln37_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln37_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln37_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="B_0_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="B_1_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="B_2_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="B_3_addr_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="B_4_addr_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="B_5_addr_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="B_6_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="B_7_addr_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="B_8_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_8_addr/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="B_9_addr_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_9_addr/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="B_10_addr_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_10_addr/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="B_11_addr_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_11_addr/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="B_12_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_12_addr/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="B_13_addr_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_13_addr/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="B_14_addr_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_14_addr/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="B_15_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_15_addr/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln45_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln45_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln45_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln45_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln45_access_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln45_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln45_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln45_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln45_access_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln45_access_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln45_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln45_access_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln45_access_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln45_access_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln45_access_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="650" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln45_access_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="656" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="mulOut_addr_gep_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_addr/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_access_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_load/9 "/>
</bind>
</comp>

<comp id="670" class="1005" name="i_0_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="1"/>
<pin id="672" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="674" class="1004" name="i_0_phi_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="j_0_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="j_0_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="696" class="1004" name="i_1_phi_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="1" slack="1"/>
<pin id="700" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="703" class="1005" name="j_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="1"/>
<pin id="705" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="707" class="1004" name="j_1_phi_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="712" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="714" class="1005" name="i_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="1"/>
<pin id="716" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="718" class="1004" name="i_2_phi_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_DiagMatMul_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="0" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="748" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="753" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="760" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="41" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_2/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln33_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="0" index="1" bw="5" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln37_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln34_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="0" index="1" bw="5" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="j_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="bitcast_ln37_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln37_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="icmp_ln41_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="0"/>
<pin id="836" dir="0" index="1" bw="5" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="i_4_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln45_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="0"/>
<pin id="848" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln42_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="0" index="1" bw="5" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="j_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bitcast_ln45_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln45_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="icmp_ln72_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="0"/>
<pin id="904" dir="0" index="1" bw="5" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="i_3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln75_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/9 "/>
</bind>
</comp>

<comp id="919" class="1004" name="valOut_last_V_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="0"/>
<pin id="921" dir="0" index="1" bw="5" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="valOut_last_V/9 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_data_V_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_data_V_1/10 "/>
</bind>
</comp>

<comp id="933" class="1005" name="i_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="0"/>
<pin id="935" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="938" class="1005" name="trunc_ln37_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="4" slack="1"/>
<pin id="940" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="945" class="1005" name="j_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="0"/>
<pin id="947" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="953" class="1005" name="i_4_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="0"/>
<pin id="955" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="958" class="1005" name="trunc_ln45_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="1"/>
<pin id="960" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="965" class="1005" name="j_2_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="970" class="1005" name="icmp_ln72_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="974" class="1005" name="i_3_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="0"/>
<pin id="976" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="979" class="1005" name="mulOut_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="4" slack="1"/>
<pin id="981" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="valOut_last_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valOut_last_V "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_data_V_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="272"><net_src comp="104" pin="0"/><net_sink comp="256" pin=6"/></net>

<net id="273"><net_src comp="104" pin="0"/><net_sink comp="256" pin=7"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="358" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="352" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="346" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="340" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="334" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="328" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="322" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="316" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="310" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="304" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="298" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="292" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="286" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="280" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="274" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="364" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="60" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="60" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="550" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="544" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="538" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="532" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="526" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="520" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="514" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="508" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="502" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="496" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="627"><net_src comp="490" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="484" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="478" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="645"><net_src comp="472" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="651"><net_src comp="466" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="657"><net_src comp="556" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="40" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="40" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="40" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="706"><net_src comp="40" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="40" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="761"><net_src comp="96" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="765"><net_src comp="244" pin="5"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="674" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="42" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="674" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="48" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="674" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="685" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="42" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="685" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="48" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="762" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="805"><net_src comp="794" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="806"><net_src comp="794" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="807"><net_src comp="794" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="808"><net_src comp="794" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="809"><net_src comp="794" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="810"><net_src comp="794" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="811"><net_src comp="794" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="812"><net_src comp="794" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="813"><net_src comp="794" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="817"><net_src comp="685" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="824"><net_src comp="814" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="825"><net_src comp="814" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="826"><net_src comp="814" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="827"><net_src comp="814" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="828"><net_src comp="814" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="829"><net_src comp="814" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="830"><net_src comp="814" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="831"><net_src comp="814" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="832"><net_src comp="814" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="833"><net_src comp="814" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="838"><net_src comp="696" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="42" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="696" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="48" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="696" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="707" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="42" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="707" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="48" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="762" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="872"><net_src comp="862" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="874"><net_src comp="862" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="875"><net_src comp="862" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="876"><net_src comp="862" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="877"><net_src comp="862" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="878"><net_src comp="862" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="879"><net_src comp="862" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="880"><net_src comp="862" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="881"><net_src comp="862" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="885"><net_src comp="707" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="891"><net_src comp="882" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="892"><net_src comp="882" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="893"><net_src comp="882" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="894"><net_src comp="882" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="895"><net_src comp="882" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="896"><net_src comp="882" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="897"><net_src comp="882" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="898"><net_src comp="882" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="899"><net_src comp="882" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="900"><net_src comp="882" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="901"><net_src comp="882" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="906"><net_src comp="718" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="42" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="718" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="48" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="718" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="923"><net_src comp="718" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="100" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="664" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="936"><net_src comp="772" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="941"><net_src comp="778" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="948"><net_src comp="788" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="956"><net_src comp="840" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="961"><net_src comp="846" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="968"><net_src comp="856" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="973"><net_src comp="902" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="908" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="982"><net_src comp="658" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="987"><net_src comp="919" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="256" pin=8"/></net>

<net id="992"><net_src comp="925" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="256" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {11 }
	Port: out_stream_V_keep_V | {11 }
	Port: out_stream_V_strb_V | {11 }
	Port: out_stream_V_last_V | {11 }
 - Input state : 
	Port: matmul : in_stream_V_data_V | {3 6 }
	Port: matmul : in_stream_V_keep_V | {3 6 }
	Port: matmul : in_stream_V_strb_V | {3 6 }
	Port: matmul : in_stream_V_last_V | {3 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln33 : 1
		i : 1
		br_ln33 : 2
		trunc_ln37 : 1
	State 3
		icmp_ln34 : 1
		j : 1
		br_ln34 : 2
		bitcast_ln37 : 1
		zext_ln37 : 1
		A_0_addr : 2
		A_1_addr : 2
		A_2_addr : 2
		A_3_addr : 2
		A_4_addr : 2
		A_5_addr : 2
		A_6_addr : 2
		A_7_addr : 2
		A_8_addr : 2
		A_9_addr : 2
		A_10_addr : 2
		A_11_addr : 2
		A_12_addr : 2
		A_13_addr : 2
		A_14_addr : 2
		A_15_addr : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
		store_ln37 : 2
	State 4
	State 5
		icmp_ln41 : 1
		i_4 : 1
		br_ln41 : 2
		trunc_ln45 : 1
	State 6
		icmp_ln42 : 1
		j_2 : 1
		br_ln42 : 2
		bitcast_ln45 : 1
		zext_ln45 : 1
		B_0_addr : 2
		B_1_addr : 2
		B_2_addr : 2
		B_3_addr : 2
		B_4_addr : 2
		B_5_addr : 2
		B_6_addr : 2
		B_7_addr : 2
		B_8_addr : 2
		B_9_addr : 2
		B_10_addr : 2
		B_11_addr : 2
		B_12_addr : 2
		B_13_addr : 2
		B_14_addr : 2
		B_15_addr : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 2
	State 7
	State 8
	State 9
		icmp_ln72 : 1
		i_3 : 1
		br_ln72 : 2
		zext_ln75 : 1
		mulOut_addr : 2
		mulOut_load : 3
		valOut_last_V : 1
	State 10
		tmp_data_V_1 : 1
		write_ln79 : 2
	State 11
		empty_11 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   | grp_DiagMatMul_fu_725 |    10   | 42.5576 |   3381  |   2574  |
|----------|-----------------------|---------|---------|---------|---------|
|          |        i_fu_772       |    0    |    0    |    0    |    15   |
|          |        j_fu_788       |    0    |    0    |    0    |    15   |
|    add   |       i_4_fu_840      |    0    |    0    |    0    |    15   |
|          |       j_2_fu_856      |    0    |    0    |    0    |    15   |
|          |       i_3_fu_908      |    0    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    icmp_ln33_fu_766   |    0    |    0    |    0    |    11   |
|          |    icmp_ln34_fu_782   |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln41_fu_834   |    0    |    0    |    0    |    11   |
|          |    icmp_ln42_fu_850   |    0    |    0    |    0    |    11   |
|          |    icmp_ln72_fu_902   |    0    |    0    |    0    |    11   |
|          |  valOut_last_V_fu_919 |    0    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|---------|
|   read   |    grp_read_fu_244    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   write  |    grp_write_fu_256   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|extractvalue|       grp_fu_762      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln37_fu_778   |    0    |    0    |    0    |    0    |
|          |   trunc_ln45_fu_846   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    zext_ln37_fu_814   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln45_fu_882   |    0    |    0    |    0    |    0    |
|          |    zext_ln75_fu_914   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    10   | 42.5576 |   3381  |   2715  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|  A_0 |    0   |   64   |    8   |    0   |
|  A_1 |    0   |   64   |    8   |    0   |
| A_10 |    0   |   64   |    8   |    0   |
| A_11 |    0   |   64   |    8   |    0   |
| A_12 |    0   |   64   |    8   |    0   |
| A_13 |    0   |   64   |    8   |    0   |
| A_14 |    0   |   64   |    8   |    0   |
| A_15 |    0   |   64   |    8   |    0   |
|  A_2 |    0   |   64   |    8   |    0   |
|  A_3 |    0   |   64   |    8   |    0   |
|  A_4 |    0   |   64   |    8   |    0   |
|  A_5 |    0   |   64   |    8   |    0   |
|  A_6 |    0   |   64   |    8   |    0   |
|  A_7 |    0   |   64   |    8   |    0   |
|  A_8 |    0   |   64   |    8   |    0   |
|  A_9 |    0   |   64   |    8   |    0   |
|  B_0 |    0   |   64   |    8   |    0   |
|  B_1 |    0   |   64   |    8   |    0   |
| B_10 |    0   |   64   |    8   |    0   |
| B_11 |    0   |   64   |    8   |    0   |
| B_12 |    0   |   64   |    8   |    0   |
| B_13 |    0   |   64   |    8   |    0   |
| B_14 |    0   |   64   |    8   |    0   |
| B_15 |    0   |   64   |    8   |    0   |
|  B_2 |    0   |   64   |    8   |    0   |
|  B_3 |    0   |   64   |    8   |    0   |
|  B_4 |    0   |   64   |    8   |    0   |
|  B_5 |    0   |   64   |    8   |    0   |
|  B_6 |    0   |   64   |    8   |    0   |
|  B_7 |    0   |   64   |    8   |    0   |
|  B_8 |    0   |   64   |    8   |    0   |
|  B_9 |    0   |   64   |    8   |    0   |
|mulOut|    0   |   64   |    8   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |  2112  |   264  |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_0_reg_670     |    5   |
|     i_1_reg_692     |    5   |
|     i_2_reg_714     |    5   |
|     i_3_reg_974     |    5   |
|     i_4_reg_953     |    5   |
|      i_reg_933      |    5   |
|  icmp_ln72_reg_970  |    1   |
|     j_0_reg_681     |    5   |
|     j_1_reg_703     |    5   |
|     j_2_reg_965     |    5   |
|      j_reg_945      |    5   |
| mulOut_addr_reg_979 |    4   |
| tmp_data_V_1_reg_989|   32   |
|  trunc_ln37_reg_938 |    4   |
|  trunc_ln45_reg_958 |    4   |
|valOut_last_V_reg_984|    1   |
+---------------------+--------+
|        Total        |   96   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_256 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_664 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  1.312  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   42   |  3381  |  2715  |    -   |
|   Memory  |    0   |    -   |    -   |  2112  |   264  |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   43   |  5589  |  2997  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
