# ExploreAgent - ì½”ë“œë² ì´ìŠ¤ íƒìƒ‰ ì „ìš© ì—ì´ì „íŠ¸

## ğŸ¯ ê°œìš”

ExploreAgentëŠ” **ì½ê¸° ì „ìš©** ë„êµ¬ë§Œ ì‚¬ìš©í•˜ì—¬ ì½”ë“œë² ì´ìŠ¤ë¥¼ íƒìƒ‰í•˜ê³  ì •ë³´ë¥¼ ìˆ˜ì§‘í•˜ëŠ” Sub-Agentì…ë‹ˆë‹¤.

### ì£¼ìš” íŠ¹ì§•

- âœ… **Read-Only**: ì½”ë“œ ì‘ì„±/ìˆ˜ì • ì—†ì´ íƒìƒ‰ë§Œ ìˆ˜í–‰
- âœ… **13ê°€ì§€ íƒìƒ‰ ë„êµ¬**: íŒŒì¼ ê²€ìƒ‰, íŒ¨í„´ ë¶„ì„, êµ¬ì¡° íŒŒì•…
- âœ… **Plan Mode í†µí•©**: PlanAgentê°€ ìë™ìœ¼ë¡œ í˜¸ì¶œ ê°€ëŠ¥
- âœ… **Main Agent í†µí•©**: Main Agentë„ spawn_exploreë¡œ í˜¸ì¶œ ê°€ëŠ¥
- âœ… **êµ¬ì¡°í™”ëœ ê²°ê³¼**: ë°œê²¬ëœ íŒŒì¼, íŒ¨í„´, ê·œì¹™ì„ ìš”ì•½

---

## ğŸ› ï¸ ì‚¬ìš© ê°€ëŠ¥í•œ ë„êµ¬ (13ê°œ)

### íŒŒì¼ ì½ê¸°
- `read_file` - ì „ì²´ íŒŒì¼ ì½ê¸°
- `read_lines` - íŠ¹ì • ë¼ì¸ë§Œ ì½ê¸°

### íŒŒì¼ ê²€ìƒ‰
- `grep_file` - íŒ¨í„´ ê²€ìƒ‰ (ì •ê·œì‹)
- `find_files` - íŒŒì¼ëª… íŒ¨í„´ìœ¼ë¡œ ê²€ìƒ‰
- `list_dir` - ë””ë ‰í† ë¦¬ ë‚´ìš© ë‚˜ì—´

### Git ì •ë³´
- `git_status` - Git ìƒíƒœ í™•ì¸
- `git_diff` - Git diff í™•ì¸

### RAG ê²€ìƒ‰
- `rag_search` - ì˜ë¯¸ ê¸°ë°˜ ê²€ìƒ‰
- `rag_status` - RAG ë°ì´í„°ë² ì´ìŠ¤ ìƒíƒœ

### Verilog ì „ìš©
- `analyze_verilog_module` - Verilog ëª¨ë“ˆ ë¶„ì„
- `find_signal_usage` - ì‹ í˜¸ ì‚¬ìš©ì²˜ ì°¾ê¸°
- `find_module_definition` - ëª¨ë“ˆ ì •ì˜ ì°¾ê¸°
- `extract_module_hierarchy` - ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡° ì¶”ì¶œ

### âŒ ì‚¬ìš© ë¶ˆê°€ ë„êµ¬

ExploreAgentëŠ” ë‹¤ìŒ ë„êµ¬ë¥¼ **ì‚¬ìš©í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤**:
- `write_file` - íŒŒì¼ ì“°ê¸° ê¸ˆì§€
- `run_command` - ëª…ë ¹ ì‹¤í–‰ ê¸ˆì§€
- `replace_in_file` - íŒŒì¼ ìˆ˜ì • ê¸ˆì§€
- `replace_lines` - ë¼ì¸ ìˆ˜ì • ê¸ˆì§€

---

## ğŸš€ ì‚¬ìš© ë°©ë²•

### 1. Main Agentì—ì„œ í˜¸ì¶œ

Main Agentê°€ ì‘ì—… ì¤‘ ì½”ë“œë² ì´ìŠ¤ ì •ë³´ê°€ í•„ìš”í•  ë•Œ:

```
You: ê¸°ì¡´ FIFO êµ¬í˜„ì„ ì°¸ê³ í•´ì„œ ìƒˆë¡œìš´ async FIFOë¥¼ ë§Œë“¤ì–´ì¤˜

Main Agent:
Thought: ë¨¼ì € ê¸°ì¡´ FIFO êµ¬í˜„ì„ ì°¾ì•„ë´ì•¼ê² ë‹¤
Action: spawn_explore(query="find all FIFO implementations")
Observation:
=== EXPLORATION RESULTS ===
Files Found:
1. rtl/sync_fifo.v - Synchronous FIFO with simple pointer logic
2. rtl/async_fifo.v - Asynchronous FIFO with Gray code pointers
3. testbenches/fifo_tb.v - Common FIFO testbench

Patterns Identified:
- Use of dual-port SRAM
- Gray code for CDC (Clock Domain Crossing)
- Full/empty flag generation
- Parameterized depth and width

Conventions:
- Module naming: <type>_fifo.v
- Testbench naming: <module>_tb.v
===========================

Thought: ì¢‹ì•„, async_fifo.vë¥¼ ì°¸ê³ í•´ì„œ ìƒˆë¡œìš´ ë²„ì „ì„ ë§Œë“¤ì
Action: read_file(path="rtl/async_fifo.v")
...
```

### 2. Plan Modeì—ì„œ ìë™ í˜¸ì¶œ

**Plan Agentê°€ ìë™ìœ¼ë¡œ spawn_exploreë¥¼ í˜¸ì¶œí•©ë‹ˆë‹¤:**

```
You: /plan Create SPI master controller similar to existing I2C master

[Plan Mode ì§„ì…]

Plan Agent:
Thought: ê¸°ì¡´ I2C ë§ˆìŠ¤í„° êµ¬í˜„ì„ ë¨¼ì € í™•ì¸í•´ì•¼ê² ë‹¤
Action: spawn_explore(query="find I2C master implementations and understand interface")

[ìë™ìœ¼ë¡œ ì½”ë“œë² ì´ìŠ¤ íƒìƒ‰]

Plan Agent:
Based on exploration results, I found:
- i2c_master.v uses state machine with 5 states
- Register interface: CONTROL, STATUS, DATA, PRESCALE
- Interrupt on completion

## Implementation Plan
1. Create SPI master module with similar register interface
2. Implement 4-wire SPI protocol (MOSI, MISO, SCLK, CS)
3. Add baud rate generator (similar to I2C prescaler)
...
```

### 3. ì§ì ‘ Pythonì—ì„œ í˜¸ì¶œ

```python
from core.tools import spawn_explore

# íƒìƒ‰ ì‹¤í–‰
result = spawn_explore("find all testbench files and identify testing patterns")

print(result)
# === EXPLORATION RESULTS ===
# Files Found:
# 1. testbenches/counter_tb.v
# 2. testbenches/fifo_tb.v
# ...
```

---

## ğŸ“‹ ExploreAgent ë™ì‘ ì›ë¦¬

### 1. ì´ˆê¸°í™”

```python
from agents.sub_agents.explore_agent import ExploreAgent
from llm_client import call_llm_raw

agent = ExploreAgent(
    name="explore",
    llm_call_func=call_llm_raw,
    execute_tool_func=execute_tool
)
```

### 2. íƒìƒ‰ ì‹¤í–‰

```python
result = agent.run(
    query="find all FIFO implementations",
    context={"task": "find all FIFO implementations"}
)
```

### 3. ê²°ê³¼ êµ¬ì¡°

```python
SubAgentResult(
    status=AgentStatus.COMPLETED,
    output="=== Files Found ===\n1. sync_fifo.v\n...",
    artifacts={
        "files_read": ["sync_fifo.v", "async_fifo.v"],
        "tool_calls_count": 5,
        "exploration_depth": 2
    },
    context_updates={
        "exploration_summary": "Found 2 FIFO implementations...",
        "files_examined": ["sync_fifo.v", "async_fifo.v"],
        "agent_type": "explore"
    },
    tool_calls=[
        {"tool": "find_files", "args": "*.v"},
        {"tool": "read_file", "args": "sync_fifo.v"},
        ...
    ],
    errors=[]
)
```

---

## ğŸ” íƒìƒ‰ ì¿¼ë¦¬ ì˜ˆì‹œ

### ì¢‹ì€ ì¿¼ë¦¬ (êµ¬ì²´ì )

âœ… **íŒŒì¼ ì°¾ê¸°:**
```python
spawn_explore("find all AXI protocol implementations")
spawn_explore("find testbench files for memory controllers")
```

âœ… **íŒ¨í„´ ì´í•´:**
```python
spawn_explore("understand how clock domain crossing is handled")
spawn_explore("identify coding conventions for FSM implementation")
```

âœ… **êµ¬ì¡° íŒŒì•…:**
```python
spawn_explore("analyze the module hierarchy for PCIe subsystem")
spawn_explore("understand register interface patterns used in this project")
```

âœ… **ìœ ì‚¬ ì½”ë“œ ì°¾ê¸°:**
```python
spawn_explore("find UART implementations similar to I2C master")
spawn_explore("locate existing error handling patterns")
```

### ë‚˜ìœ ì¿¼ë¦¬ (ëª¨í˜¸í•¨)

âŒ **ë„ˆë¬´ ê´‘ë²”ìœ„:**
```python
spawn_explore("everything")  # ë„ˆë¬´ ê´‘ë²”ìœ„
spawn_explore("all files")   # ì˜ë¯¸ ì—†ìŒ
```

âŒ **ì‹¤í–‰ ìš”ì²­ í¬í•¨:**
```python
spawn_explore("run simulation and show results")  # ExploreAgentëŠ” ì‹¤í–‰ ë¶ˆê°€
spawn_explore("compile and fix errors")           # ìˆ˜ì • ì‘ì—… ë¶ˆê°€
```

âŒ **ì½”ë“œ ìƒì„± ìš”ì²­:**
```python
spawn_explore("create a new FIFO module")  # ìƒì„± ì‘ì—… ë¶ˆê°€
spawn_explore("write testbench")           # ì‘ì„± ì‘ì—… ë¶ˆê°€
```

---

## ğŸ” ì œì•½ ì‚¬í•­

### 1. Read-Only ì›ì¹™

ExploreAgentëŠ” **ì ˆëŒ€** ë‹¤ìŒì„ ìˆ˜í–‰í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤:
- âŒ íŒŒì¼ ì“°ê¸°/ìˆ˜ì •
- âŒ ëª…ë ¹ ì‹¤í–‰
- âŒ ì½”ë“œ ìƒì„±
- âŒ ì„¤ê³„ ì‘ì„±

### 2. ì •ë³´ ìˆ˜ì§‘ë§Œ

ExploreAgentëŠ” **ì˜¤ì§** ë‹¤ìŒë§Œ ìˆ˜í–‰í•©ë‹ˆë‹¤:
- âœ… íŒŒì¼ ì½ê¸°
- âœ… íŒ¨í„´ ê²€ìƒ‰
- âœ… êµ¬ì¡° ë¶„ì„
- âœ… ì •ë³´ ìš”ì•½

### 3. Prompt ê°•ì œ

ExploreAgentì˜ system promptì—ëŠ” ë‹¤ìŒì´ í¬í•¨ë©ë‹ˆë‹¤:

```
âš ï¸ CRITICAL CONSTRAINTS:
- You can ONLY use read-only tools (no write, no run_command)
- DO NOT generate any code, modules, or implementations
- DO NOT draft solutions or write code snippets
- ONLY gather information, analyze structure, and summarize findings
```

---

## ğŸ§ª í…ŒìŠ¤íŠ¸

### ìë™ í…ŒìŠ¤íŠ¸ ì‹¤í–‰

```bash
python3 test_explore_agent.py
```

**í…ŒìŠ¤íŠ¸ ê²°ê³¼:**
```
âœ… PASS  ExploreAgent Class
âœ… PASS  spawn_explore Function
âœ… PASS  ExploreAgent Initialization
âœ… PASS  ExploreAgent Prompts
âœ… PASS  PlanAgent Integration
âœ… PASS  spawn_explore Basic
âœ… PASS  ExploreAgent Artifacts

Results: 7/7 tests passed
ğŸ‰ All ExploreAgent tests passed!
```

### ìˆ˜ë™ í…ŒìŠ¤íŠ¸

```bash
cd brian_coder
python3 src/main.py
```

```
You: find all FIFO implementations using explore

Main Agent:
Action: spawn_explore(query="find all FIFO implementations")
...
```

---

## ğŸ“Š Plan Mode í†µí•©

### PlanAgent + ExploreAgent ì›Œí¬í”Œë¡œìš°

```
User: /plan Create async FIFO
  â†“
[Plan Mode]
  â†“
Plan Agent: "ë¨¼ì € ê¸°ì¡´ ì½”ë“œë¥¼ íƒìƒ‰í•˜ê² ìŠµë‹ˆë‹¤"
  â†“
Plan Agent: spawn_explore("async FIFO implementations")
  â†“
Explore Agent:
  â”œâ”€ find_files(pattern="*fifo*.v")
  â”œâ”€ read_file(path="async_fifo.v")
  â”œâ”€ analyze_verilog_module(path="async_fifo.v")
  â””â”€ Return: "Found async_fifo.v with Gray code pointers..."
  â†“
Plan Agent: "íƒìƒ‰ ê²°ê³¼ë¥¼ ë°”íƒ•ìœ¼ë¡œ plan ì‘ì„±"
  â†“
Plan:
## Task Analysis
Based on existing async_fifo.v implementation...

## Implementation Steps
1. Create module skeleton (similar to async_fifo.v)
2. Implement Gray code conversion (pattern: gray = (bin >> 1) ^ bin)
...
```

### í†µí•© ìƒíƒœ í™•ì¸

**PlanAgentì˜ ALLOWED_TOOLS:**
```python
ALLOWED_TOOLS: Set[str] = {"spawn_explore"}
```

**ê²€ì¦:**
```bash
python3 test_explore_agent.py
# Test 5: PlanAgent Integration
# âœ… PASS: PlanAgent can use spawn_explore
```

---

## ğŸ“ Best Practices

### 1. êµ¬ì²´ì ì¸ ì¿¼ë¦¬ ì‘ì„±

âŒ **ë‚˜ìœ ì˜ˆ:**
```python
spawn_explore("files")
```

âœ… **ì¢‹ì€ ì˜ˆ:**
```python
spawn_explore("find all SPI controller implementations and identify common interface patterns")
```

### 2. ë‹¨ê³„ì  íƒìƒ‰

**ë³µì¡í•œ íƒìƒ‰ì€ ì—¬ëŸ¬ ë‹¨ê³„ë¡œ ë‚˜ëˆ ì„œ:**

```
Step 1: spawn_explore("find all memory controller modules")
Step 2: spawn_explore("understand AXI interface in found controllers")
Step 3: spawn_explore("identify testing patterns in controller testbenches")
```

### 3. Plan Modeì—ì„œ ìë™ í™œìš©

**Plan Modeë¥¼ ì‚¬ìš©í•˜ë©´ ExploreAgentê°€ ìë™ìœ¼ë¡œ í™œìš©ë©ë‹ˆë‹¤:**

```
/plan Create UART transmitter similar to existing I2C

[Plan Agentê°€ ìë™ìœ¼ë¡œ:]
1. spawn_explore("I2C implementations")
2. [ê²°ê³¼ ë¶„ì„]
3. [Plan ì‘ì„± with ê¸°ì¡´ íŒ¨í„´ ì°¸ì¡°]
```

---

## ğŸ”§ ë¬¸ì œ í•´ê²°

### ë¬¸ì œ 1: ExploreAgentê°€ ì½”ë“œë¥¼ ìƒì„±í•¨

**ì¦ìƒ:** ExploreAgentê°€ íƒìƒ‰ ëŒ€ì‹  ì½”ë“œë¥¼ ì‘ì„±

**ì›ì¸:** Prompt ì˜¤ì—¼ ë˜ëŠ” ALLOWED_TOOLS ìˆ˜ì •

**í•´ê²°:**
- ExploreAgent.ALLOWED_TOOLSì— write_fileì´ ì—†ëŠ”ì§€ í™•ì¸
- Promptê°€ "DO NOT generate code"ë¥¼ í¬í•¨í•˜ëŠ”ì§€ í™•ì¸

### ë¬¸ì œ 2: spawn_explore ê²°ê³¼ê°€ ë„ˆë¬´ ì§§ìŒ

**ì¦ìƒ:** "No files found" ë˜ëŠ” ë§¤ìš° ì§§ì€ ê²°ê³¼

**ì›ì¸:** ì¿¼ë¦¬ê°€ ë„ˆë¬´ êµ¬ì²´ì ì´ê±°ë‚˜ ì½”ë“œë² ì´ìŠ¤ì— í•´ë‹¹ íŒŒì¼ ì—†ìŒ

**í•´ê²°:**
- ë” ê´‘ë²”ìœ„í•œ ì¿¼ë¦¬ ì‚¬ìš©
- íŒŒì¼ì´ ì‹¤ì œë¡œ ì¡´ì¬í•˜ëŠ”ì§€ í™•ì¸
- Debug mode í™œì„±í™”í•˜ì—¬ tool calls í™•ì¸

### ë¬¸ì œ 3: PlanAgentê°€ spawn_exploreë¥¼ í˜¸ì¶œí•˜ì§€ ì•ŠìŒ

**ì¦ìƒ:** Plan Agentê°€ íƒìƒ‰ ì—†ì´ plan ìƒì„±

**ì›ì¸:** LLMì´ íƒìƒ‰ì´ í•„ìš”í•˜ë‹¤ê³  íŒë‹¨í•˜ì§€ ì•ŠìŒ

**í•´ê²°:**
- Task ì„¤ëª…ì— "ê¸°ì¡´ ì½”ë“œ ì°¸ì¡°" ëª…ì‹œ
- ì˜ˆ: "/plan Create SPI master **similar to existing I2C master**"

---

## ğŸ“ˆ ì„±ëŠ¥ ìµœì í™”

### 1. íƒìƒ‰ ë²”ìœ„ ì œí•œ

ExploreAgentì˜ max_iterations ì¡°ì •:

```python
agent = ExploreAgent(
    name="explore",
    llm_call_func=call_llm_raw,
    execute_tool_func=execute_tool,
    max_iterations=5  # ê¸°ë³¸ê°’: 10
)
```

### 2. RAG í™œìš©

ëŒ€ê·œëª¨ ì½”ë“œë² ì´ìŠ¤ì—ì„œëŠ” RAG ê²€ìƒ‰ì´ ë” ë¹ ë¥¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```python
spawn_explore("use rag_search to find FIFO implementations")
```

---

## ğŸ†š Main Agent vs ExploreAgent

| íŠ¹ì§• | Main Agent | ExploreAgent |
|------|-----------|--------------|
| ëª©ì  | ì‘ì—… ì‹¤í–‰ | ì •ë³´ ìˆ˜ì§‘ |
| ë„êµ¬ | ëª¨ë“  ë„êµ¬ | ì½ê¸° ì „ìš©ë§Œ |
| ì½”ë“œ ì‘ì„± | âœ… ê°€ëŠ¥ | âŒ ë¶ˆê°€ |
| íŒŒì¼ ìˆ˜ì • | âœ… ê°€ëŠ¥ | âŒ ë¶ˆê°€ |
| ëª…ë ¹ ì‹¤í–‰ | âœ… ê°€ëŠ¥ | âŒ ë¶ˆê°€ |
| íƒìƒ‰ | âœ… ê°€ëŠ¥ | âœ… ì „ë¬¸ |
| í˜¸ì¶œ ë°©ë²• | ì§ì ‘ ëŒ€í™” | spawn_explore |

---

## ğŸ”— ê´€ë ¨ ë¬¸ì„œ

- **PLAN_MODE_README.md**: Plan Mode ì‚¬ìš© ê°€ì´ë“œ
- **test_explore_agent.py**: ExploreAgent í…ŒìŠ¤íŠ¸
- **brian_coder/agents/sub_agents/explore_agent.py**: ì†ŒìŠ¤ ì½”ë“œ

---

## â“ FAQ

**Q: ExploreAgentì™€ Main Agentì˜ ì°¨ì´ëŠ”?**

A: ExploreAgentëŠ” ì½ê¸° ì „ìš©ìœ¼ë¡œ íƒìƒ‰ë§Œ ìˆ˜í–‰í•©ë‹ˆë‹¤. Main AgentëŠ” ëª¨ë“  ë„êµ¬ë¥¼ ì‚¬ìš©í•˜ì—¬ ì‘ì—…ì„ ì‹¤í–‰í•©ë‹ˆë‹¤.

**Q: Plan Modeì—ì„œ spawn_exploreê°€ ìë™ìœ¼ë¡œ í˜¸ì¶œë˜ë‚˜ìš”?**

A: ë„¤, Plan Agentê°€ í•„ìš”í•˜ë‹¤ê³  íŒë‹¨í•˜ë©´ ìë™ìœ¼ë¡œ í˜¸ì¶œí•©ë‹ˆë‹¤.

**Q: ExploreAgentë¡œ í…ŒìŠ¤íŠ¸ë¥¼ ì‹¤í–‰í•  ìˆ˜ ìˆë‚˜ìš”?**

A: ì•„ë‹ˆìš”, ExploreAgentëŠ” run_commandë¥¼ ì‚¬ìš©í•  ìˆ˜ ì—†ì–´ í…ŒìŠ¤íŠ¸ ì‹¤í–‰ì´ ë¶ˆê°€ëŠ¥í•©ë‹ˆë‹¤.

**Q: spawn_explore ê²°ê³¼ë¥¼ íŒŒì¼ë¡œ ì €ì¥í•˜ë ¤ë©´?**

A: spawn_explore ê²°ê³¼ëŠ” stringìœ¼ë¡œ ë°˜í™˜ë˜ë¯€ë¡œ ì§ì ‘ íŒŒì¼ì— ì €ì¥í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:
```python
result = spawn_explore("find FIFOs")
with open("exploration_result.txt", "w") as f:
    f.write(result)
```

---

**Happy Exploring! ğŸ”**
