`begin_keywords "1800-2017"
`line 1 "add_1bit_structure.v" 1
module add_1bit_structure(c_i, a_i, b_i, s_i, c_iplus1);
    input c_i, a_i, b_i;
    output s_i, c_iplus1;
    wire a_iEXORb_i_A, a_iANDb_i_B, c_iANDA_D;

`line 6 "add_1bit_structure.v" 0
    my_exor i1(.a(a_i), .b(b_i), .y(a_iEXORb_i_A));
    my_and i2(.a(a_i), .b(b_i), .y(a_iANDb_i_B));
    my_exor i3(.a(c_i), .b(a_iEXORb_i_A), .y(s_i));
    my_and i4(.a(a_iEXORb_i_A), .b(c_i), .y(c_iANDA_D));
    my_or i5(.a(c_iANDA_D), .b(a_iANDb_i_B), .y(c_iplus1));
endmodule

`line 13 "add_1bit_structure.v" 2
