// Z0.bit Z0.Logix.LogicOps::f03(Z0.bit,Z0.bit,Z0.bit)
// bit f03(bit a, bit b, bit c)
// AggressiveInlining
bit f03(bit a, bit b, bit c)
{
    IL_0000: ldarg.1
    IL_0001: ldarg.0
    IL_0002: call Z0.bit Z0.Logix.LogicOps::nor(Z0.bit,Z0.bit)
    IL_0007: ret
}
------------------------------------------------------------------------------------------------------------------------
