--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.795 ns
From           : MPU_A[4]
To             : AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7
From Clock     : --
To Clock       : CLK_6
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.996 ns
From           : AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23
To             : MPU_D[7]
From Clock     : CLK_6
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 13.598 ns
From           : MPU_A[0]
To             : MPU_D[3]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.808 ns
From           : RS485_RXD
To             : AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22
From Clock     : --
To Clock       : CLK_6
Failed Paths   : 0

Type           : Clock Setup: 'CLK_6'
Slack          : -0.878 ns
Required Time  : 57.28 MHz ( period = 17.458 ns )
Actual Time    : N/A
From           : AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]
From Clock     : PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]
To Clock       : CLK_6
Failed Paths   : 22

Type           : Clock Setup: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
Slack          : 1.026 ns
Required Time  : 114.56 MHz ( period = 8.729 ns )
Actual Time    : 149.75 MHz ( period = 6.678 ns )
From           : AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48
To             : AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]
From Clock     : PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]
To Clock       : PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]
Failed Paths   : 0

Type           : Clock Setup: 'altera_reserved_tck'
Slack          : N/A
Required Time  : None
Actual Time    : 73.20 MHz ( period = 13.662 ns )
From           : sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
To             : sld_hub:sld_hub_inst|hub_tdo_reg
From Clock     : altera_reserved_tck
To Clock       : altera_reserved_tck
Failed Paths   : 0

Type           : Clock Hold: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
Slack          : -5.105 ns
Required Time  : 114.56 MHz ( period = 8.729 ns )
Actual Time    : N/A
From           : AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]
To             : AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2
From Clock     : PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]
To Clock       : PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]
Failed Paths   : 24

Type           : Clock Hold: 'CLK_6'
Slack          : 0.502 ns
Required Time  : 57.28 MHz ( period = 17.458 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0
From Clock     : CLK_6
To Clock       : CLK_6
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 46

--------------------------------------------------------------------------------------

