;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LEDB */
LEDB__0__DM__MASK EQU 0xE00
LEDB__0__DM__SHIFT EQU 9
LEDB__0__DR EQU CYREG_PRT0_DR
LEDB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LEDB__0__HSIOM_MASK EQU 0x0000F000
LEDB__0__HSIOM_SHIFT EQU 12
LEDB__0__INTCFG EQU CYREG_PRT0_INTCFG
LEDB__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LEDB__0__MASK EQU 0x08
LEDB__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LEDB__0__OUT_SEL_SHIFT EQU 6
LEDB__0__OUT_SEL_VAL EQU 2
LEDB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LEDB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LEDB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LEDB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LEDB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LEDB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LEDB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LEDB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LEDB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LEDB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LEDB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LEDB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LEDB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LEDB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LEDB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LEDB__0__PC EQU CYREG_PRT0_PC
LEDB__0__PC2 EQU CYREG_PRT0_PC2
LEDB__0__PORT EQU 0
LEDB__0__PS EQU CYREG_PRT0_PS
LEDB__0__SHIFT EQU 3
LEDB__DR EQU CYREG_PRT0_DR
LEDB__INTCFG EQU CYREG_PRT0_INTCFG
LEDB__INTSTAT EQU CYREG_PRT0_INTSTAT
LEDB__MASK EQU 0x08
LEDB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LEDB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LEDB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LEDB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LEDB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LEDB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LEDB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LEDB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LEDB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LEDB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LEDB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LEDB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LEDB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LEDB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LEDB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LEDB__PC EQU CYREG_PRT0_PC
LEDB__PC2 EQU CYREG_PRT0_PC2
LEDB__PORT EQU 0
LEDB__PS EQU CYREG_PRT0_PS
LEDB__SHIFT EQU 3

/* SPIM */
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_03
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SPIM_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_BSPIM_TxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_00
SPIM_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
SPIM_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_IntClock__MASK EQU 0x80000000
SPIM_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* G_LED */
G_LED__0__DM__MASK EQU 0x1C0
G_LED__0__DM__SHIFT EQU 6
G_LED__0__DR EQU CYREG_PRT0_DR
G_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
G_LED__0__HSIOM_MASK EQU 0x00000F00
G_LED__0__HSIOM_SHIFT EQU 8
G_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
G_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
G_LED__0__MASK EQU 0x04
G_LED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
G_LED__0__OUT_SEL_SHIFT EQU 4
G_LED__0__OUT_SEL_VAL EQU 0
G_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G_LED__0__PC EQU CYREG_PRT0_PC
G_LED__0__PC2 EQU CYREG_PRT0_PC2
G_LED__0__PORT EQU 0
G_LED__0__PS EQU CYREG_PRT0_PS
G_LED__0__SHIFT EQU 2
G_LED__DR EQU CYREG_PRT0_DR
G_LED__INTCFG EQU CYREG_PRT0_INTCFG
G_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
G_LED__MASK EQU 0x04
G_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G_LED__PC EQU CYREG_PRT0_PC
G_LED__PC2 EQU CYREG_PRT0_PC2
G_LED__PORT EQU 0
G_LED__PS EQU CYREG_PRT0_PS
G_LED__SHIFT EQU 2

/* Latch */
Latch__0__DM__MASK EQU 0x38
Latch__0__DM__SHIFT EQU 3
Latch__0__DR EQU CYREG_PRT3_DR
Latch__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Latch__0__HSIOM_MASK EQU 0x000000F0
Latch__0__HSIOM_SHIFT EQU 4
Latch__0__INTCFG EQU CYREG_PRT3_INTCFG
Latch__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Latch__0__MASK EQU 0x02
Latch__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Latch__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Latch__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Latch__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Latch__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Latch__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Latch__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Latch__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Latch__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Latch__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Latch__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Latch__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Latch__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Latch__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Latch__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Latch__0__PC EQU CYREG_PRT3_PC
Latch__0__PC2 EQU CYREG_PRT3_PC2
Latch__0__PORT EQU 3
Latch__0__PS EQU CYREG_PRT3_PS
Latch__0__SHIFT EQU 1
Latch__DR EQU CYREG_PRT3_DR
Latch__INTCFG EQU CYREG_PRT3_INTCFG
Latch__INTSTAT EQU CYREG_PRT3_INTSTAT
Latch__MASK EQU 0x02
Latch__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Latch__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Latch__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Latch__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Latch__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Latch__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Latch__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Latch__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Latch__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Latch__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Latch__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Latch__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Latch__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Latch__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Latch__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Latch__PC EQU CYREG_PRT3_PC
Latch__PC2 EQU CYREG_PRT3_PC2
Latch__PORT EQU 3
Latch__PS EQU CYREG_PRT3_PS
Latch__SHIFT EQU 1

/* DC_PWM */
DC_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
DC_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
DC_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
DC_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
DC_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
DC_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
DC_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
DC_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
DC_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
DC_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
DC_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
DC_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
DC_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
DC_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
DC_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Enable */
Enable__0__DM__MASK EQU 0xE00000
Enable__0__DM__SHIFT EQU 21
Enable__0__DR EQU CYREG_PRT2_DR
Enable__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Enable__0__HSIOM_MASK EQU 0xF0000000
Enable__0__HSIOM_SHIFT EQU 28
Enable__0__INTCFG EQU CYREG_PRT2_INTCFG
Enable__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Enable__0__MASK EQU 0x80
Enable__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enable__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enable__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enable__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enable__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enable__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enable__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enable__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enable__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enable__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enable__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enable__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enable__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enable__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enable__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enable__0__PC EQU CYREG_PRT2_PC
Enable__0__PC2 EQU CYREG_PRT2_PC2
Enable__0__PORT EQU 2
Enable__0__PS EQU CYREG_PRT2_PS
Enable__0__SHIFT EQU 7
Enable__DR EQU CYREG_PRT2_DR
Enable__INTCFG EQU CYREG_PRT2_INTCFG
Enable__INTSTAT EQU CYREG_PRT2_INTSTAT
Enable__MASK EQU 0x80
Enable__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enable__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enable__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enable__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enable__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enable__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enable__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enable__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enable__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enable__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enable__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enable__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enable__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enable__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enable__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enable__PC EQU CYREG_PRT2_PC
Enable__PC2 EQU CYREG_PRT2_PC2
Enable__PORT EQU 2
Enable__PS EQU CYREG_PRT2_PS
Enable__SHIFT EQU 7

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* LED_PWM */
LED_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
LED_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
LED_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
LED_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
LED_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
LED_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
LED_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* mosiOut */
mosiOut__0__DM__MASK EQU 0x1C0000
mosiOut__0__DM__SHIFT EQU 18
mosiOut__0__DR EQU CYREG_PRT2_DR
mosiOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
mosiOut__0__HSIOM_MASK EQU 0x0F000000
mosiOut__0__HSIOM_SHIFT EQU 24
mosiOut__0__INTCFG EQU CYREG_PRT2_INTCFG
mosiOut__0__INTSTAT EQU CYREG_PRT2_INTSTAT
mosiOut__0__MASK EQU 0x40
mosiOut__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
mosiOut__0__OUT_SEL_SHIFT EQU 12
mosiOut__0__OUT_SEL_VAL EQU 3
mosiOut__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
mosiOut__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
mosiOut__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
mosiOut__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
mosiOut__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
mosiOut__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
mosiOut__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
mosiOut__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
mosiOut__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
mosiOut__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
mosiOut__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
mosiOut__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
mosiOut__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
mosiOut__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
mosiOut__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
mosiOut__0__PC EQU CYREG_PRT2_PC
mosiOut__0__PC2 EQU CYREG_PRT2_PC2
mosiOut__0__PORT EQU 2
mosiOut__0__PS EQU CYREG_PRT2_PS
mosiOut__0__SHIFT EQU 6
mosiOut__DR EQU CYREG_PRT2_DR
mosiOut__INTCFG EQU CYREG_PRT2_INTCFG
mosiOut__INTSTAT EQU CYREG_PRT2_INTSTAT
mosiOut__MASK EQU 0x40
mosiOut__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
mosiOut__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
mosiOut__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
mosiOut__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
mosiOut__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
mosiOut__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
mosiOut__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
mosiOut__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
mosiOut__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
mosiOut__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
mosiOut__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
mosiOut__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
mosiOut__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
mosiOut__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
mosiOut__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
mosiOut__PC EQU CYREG_PRT2_PC
mosiOut__PC2 EQU CYREG_PRT2_PC2
mosiOut__PORT EQU 2
mosiOut__PS EQU CYREG_PRT2_PS
mosiOut__SHIFT EQU 6

/* sclkOut */
sclkOut__0__DM__MASK EQU 0x07
sclkOut__0__DM__SHIFT EQU 0
sclkOut__0__DR EQU CYREG_PRT0_DR
sclkOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
sclkOut__0__HSIOM_MASK EQU 0x0000000F
sclkOut__0__HSIOM_SHIFT EQU 0
sclkOut__0__INTCFG EQU CYREG_PRT0_INTCFG
sclkOut__0__INTSTAT EQU CYREG_PRT0_INTSTAT
sclkOut__0__MASK EQU 0x01
sclkOut__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
sclkOut__0__OUT_SEL_SHIFT EQU 0
sclkOut__0__OUT_SEL_VAL EQU 3
sclkOut__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sclkOut__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sclkOut__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sclkOut__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sclkOut__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sclkOut__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sclkOut__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sclkOut__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sclkOut__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sclkOut__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sclkOut__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sclkOut__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sclkOut__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sclkOut__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sclkOut__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sclkOut__0__PC EQU CYREG_PRT0_PC
sclkOut__0__PC2 EQU CYREG_PRT0_PC2
sclkOut__0__PORT EQU 0
sclkOut__0__PS EQU CYREG_PRT0_PS
sclkOut__0__SHIFT EQU 0
sclkOut__DR EQU CYREG_PRT0_DR
sclkOut__INTCFG EQU CYREG_PRT0_INTCFG
sclkOut__INTSTAT EQU CYREG_PRT0_INTSTAT
sclkOut__MASK EQU 0x01
sclkOut__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sclkOut__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sclkOut__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sclkOut__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sclkOut__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sclkOut__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sclkOut__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sclkOut__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sclkOut__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sclkOut__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sclkOut__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sclkOut__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sclkOut__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sclkOut__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sclkOut__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sclkOut__PC EQU CYREG_PRT0_PC
sclkOut__PC2 EQU CYREG_PRT0_PC2
sclkOut__PORT EQU 0
sclkOut__PS EQU CYREG_PRT0_PS
sclkOut__SHIFT EQU 0

/* CapSense */
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 0
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_ModClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_ModClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_ModClk__ENABLE_MASK EQU 0x80000000
CapSense_ModClk__MASK EQU 0x80000000
CapSense_ModClk__REGISTER EQU CYREG_CLK_DIVIDER_A00
CapSense_Sns__0__DM__MASK EQU 0x38
CapSense_Sns__0__DM__SHIFT EQU 3
CapSense_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__0__PORT EQU 1
CapSense_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__1__DM__MASK EQU 0x1C0
CapSense_Sns__1__DM__SHIFT EQU 6
CapSense_Sns__1__DR EQU CYREG_PRT1_DR
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__1__HSIOM_SHIFT EQU 8
CapSense_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__1__MASK EQU 0x04
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__1__PC EQU CYREG_PRT1_PC
CapSense_Sns__1__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__1__PORT EQU 1
CapSense_Sns__1__PS EQU CYREG_PRT1_PS
CapSense_Sns__1__SHIFT EQU 2
CapSense_Sns__2__DM__MASK EQU 0xE00
CapSense_Sns__2__DM__SHIFT EQU 9
CapSense_Sns__2__DR EQU CYREG_PRT1_DR
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__2__HSIOM_SHIFT EQU 12
CapSense_Sns__2__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__2__MASK EQU 0x08
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__2__PC EQU CYREG_PRT1_PC
CapSense_Sns__2__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__2__PORT EQU 1
CapSense_Sns__2__PS EQU CYREG_PRT1_PS
CapSense_Sns__2__SHIFT EQU 3
CapSense_Sns__3__DM__MASK EQU 0x7000
CapSense_Sns__3__DM__SHIFT EQU 12
CapSense_Sns__3__DR EQU CYREG_PRT1_DR
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__3__HSIOM_SHIFT EQU 16
CapSense_Sns__3__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__3__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__3__MASK EQU 0x10
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__3__PC EQU CYREG_PRT1_PC
CapSense_Sns__3__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__3__PORT EQU 1
CapSense_Sns__3__PS EQU CYREG_PRT1_PS
CapSense_Sns__3__SHIFT EQU 4
CapSense_Sns__4__DM__MASK EQU 0x38000
CapSense_Sns__4__DM__SHIFT EQU 15
CapSense_Sns__4__DR EQU CYREG_PRT1_DR
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__4__HSIOM_SHIFT EQU 20
CapSense_Sns__4__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__4__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__4__MASK EQU 0x20
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__4__PC EQU CYREG_PRT1_PC
CapSense_Sns__4__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__4__PORT EQU 1
CapSense_Sns__4__PS EQU CYREG_PRT1_PS
CapSense_Sns__4__SHIFT EQU 5
CapSense_Sns__DR EQU CYREG_PRT1_DR
CapSense_Sns__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_Sns0__DM__MASK EQU 0x38
CapSense_Sns__LinearSlider0_Sns0__DM__SHIFT EQU 3
CapSense_Sns__LinearSlider0_Sns0__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_Sns0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_Sns0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_Sns0__MASK EQU 0x02
CapSense_Sns__LinearSlider0_Sns0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_Sns0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_Sns0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_Sns0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_Sns0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_Sns0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_Sns0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_Sns0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_Sns0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_Sns0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_Sns0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_Sns0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_Sns0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_Sns0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_Sns0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_Sns0__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_Sns0__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns0__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns0__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_Sns0__SHIFT EQU 1
CapSense_Sns__LinearSlider0_Sns1__DM__MASK EQU 0x1C0
CapSense_Sns__LinearSlider0_Sns1__DM__SHIFT EQU 6
CapSense_Sns__LinearSlider0_Sns1__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_Sns1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_Sns1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_Sns1__MASK EQU 0x04
CapSense_Sns__LinearSlider0_Sns1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_Sns1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_Sns1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_Sns1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_Sns1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_Sns1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_Sns1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_Sns1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_Sns1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_Sns1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_Sns1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_Sns1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_Sns1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_Sns1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_Sns1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_Sns1__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_Sns1__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns1__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns1__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_Sns1__SHIFT EQU 2
CapSense_Sns__LinearSlider0_Sns2__DM__MASK EQU 0xE00
CapSense_Sns__LinearSlider0_Sns2__DM__SHIFT EQU 9
CapSense_Sns__LinearSlider0_Sns2__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_Sns2__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_Sns2__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_Sns2__MASK EQU 0x08
CapSense_Sns__LinearSlider0_Sns2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_Sns2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_Sns2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_Sns2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_Sns2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_Sns2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_Sns2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_Sns2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_Sns2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_Sns2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_Sns2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_Sns2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_Sns2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_Sns2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_Sns2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_Sns2__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_Sns2__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns2__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns2__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_Sns2__SHIFT EQU 3
CapSense_Sns__LinearSlider0_Sns3__DM__MASK EQU 0x7000
CapSense_Sns__LinearSlider0_Sns3__DM__SHIFT EQU 12
CapSense_Sns__LinearSlider0_Sns3__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_Sns3__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_Sns3__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_Sns3__MASK EQU 0x10
CapSense_Sns__LinearSlider0_Sns3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_Sns3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_Sns3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_Sns3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_Sns3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_Sns3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_Sns3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_Sns3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_Sns3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_Sns3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_Sns3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_Sns3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_Sns3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_Sns3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_Sns3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_Sns3__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_Sns3__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns3__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns3__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_Sns3__SHIFT EQU 4
CapSense_Sns__LinearSlider0_Sns4__DM__MASK EQU 0x38000
CapSense_Sns__LinearSlider0_Sns4__DM__SHIFT EQU 15
CapSense_Sns__LinearSlider0_Sns4__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_Sns4__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_Sns4__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_Sns4__MASK EQU 0x20
CapSense_Sns__LinearSlider0_Sns4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_Sns4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_Sns4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_Sns4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_Sns4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_Sns4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_Sns4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_Sns4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_Sns4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_Sns4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_Sns4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_Sns4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_Sns4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_Sns4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_Sns4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_Sns4__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_Sns4__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_Sns4__PORT EQU 1
CapSense_Sns__LinearSlider0_Sns4__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_Sns4__SHIFT EQU 5
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__PC EQU CYREG_PRT1_PC
CapSense_Sns__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__PORT EQU 1
CapSense_Sns__PS EQU CYREG_PRT1_PS
CapSense_SnsClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SnsClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SnsClk__ENABLE_MASK EQU 0x80000000
CapSense_SnsClk__MASK EQU 0x80000000
CapSense_SnsClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* servoOut */
servoOut__0__DM__MASK EQU 0x7000
servoOut__0__DM__SHIFT EQU 12
servoOut__0__DR EQU CYREG_PRT3_DR
servoOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
servoOut__0__HSIOM_MASK EQU 0x000F0000
servoOut__0__HSIOM_SHIFT EQU 16
servoOut__0__INTCFG EQU CYREG_PRT3_INTCFG
servoOut__0__INTSTAT EQU CYREG_PRT3_INTSTAT
servoOut__0__MASK EQU 0x10
servoOut__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
servoOut__0__OUT_SEL_SHIFT EQU 8
servoOut__0__OUT_SEL_VAL EQU 0
servoOut__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
servoOut__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
servoOut__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
servoOut__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
servoOut__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
servoOut__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
servoOut__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
servoOut__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
servoOut__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
servoOut__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
servoOut__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
servoOut__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
servoOut__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
servoOut__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
servoOut__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
servoOut__0__PC EQU CYREG_PRT3_PC
servoOut__0__PC2 EQU CYREG_PRT3_PC2
servoOut__0__PORT EQU 3
servoOut__0__PS EQU CYREG_PRT3_PS
servoOut__0__SHIFT EQU 4
servoOut__DR EQU CYREG_PRT3_DR
servoOut__INTCFG EQU CYREG_PRT3_INTCFG
servoOut__INTSTAT EQU CYREG_PRT3_INTSTAT
servoOut__MASK EQU 0x10
servoOut__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
servoOut__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
servoOut__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
servoOut__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
servoOut__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
servoOut__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
servoOut__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
servoOut__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
servoOut__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
servoOut__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
servoOut__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
servoOut__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
servoOut__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
servoOut__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
servoOut__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
servoOut__PC EQU CYREG_PRT3_PC
servoOut__PC2 EQU CYREG_PRT3_PC2
servoOut__PORT EQU 3
servoOut__PS EQU CYREG_PRT3_PS
servoOut__SHIFT EQU 4

/* SERVO_PWM */
SERVO_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
SERVO_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
SERVO_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
SERVO_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
SERVO_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
SERVO_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
SERVO_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
SERVO_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
SERVO_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
SERVO_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
SERVO_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
SERVO_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
SERVO_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
SERVO_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
SERVO_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* ReversePin */
ReversePin__0__DM__MASK EQU 0xE00000
ReversePin__0__DM__SHIFT EQU 21
ReversePin__0__DR EQU CYREG_PRT0_DR
ReversePin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ReversePin__0__HSIOM_MASK EQU 0xF0000000
ReversePin__0__HSIOM_SHIFT EQU 28
ReversePin__0__INTCFG EQU CYREG_PRT0_INTCFG
ReversePin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ReversePin__0__MASK EQU 0x80
ReversePin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ReversePin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ReversePin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ReversePin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ReversePin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ReversePin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ReversePin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ReversePin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ReversePin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ReversePin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ReversePin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ReversePin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ReversePin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ReversePin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ReversePin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ReversePin__0__PC EQU CYREG_PRT0_PC
ReversePin__0__PC2 EQU CYREG_PRT0_PC2
ReversePin__0__PORT EQU 0
ReversePin__0__PS EQU CYREG_PRT0_PS
ReversePin__0__SHIFT EQU 7
ReversePin__DR EQU CYREG_PRT0_DR
ReversePin__INTCFG EQU CYREG_PRT0_INTCFG
ReversePin__INTSTAT EQU CYREG_PRT0_INTSTAT
ReversePin__MASK EQU 0x80
ReversePin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ReversePin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ReversePin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ReversePin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ReversePin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ReversePin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ReversePin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ReversePin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ReversePin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ReversePin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ReversePin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ReversePin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ReversePin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ReversePin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ReversePin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ReversePin__PC EQU CYREG_PRT0_PC
ReversePin__PC2 EQU CYREG_PRT0_PC2
ReversePin__PORT EQU 0
ReversePin__PS EQU CYREG_PRT0_PS
ReversePin__SHIFT EQU 7

/* dcMotorOut */
dcMotorOut__0__DM__MASK EQU 0x07
dcMotorOut__0__DM__SHIFT EQU 0
dcMotorOut__0__DR EQU CYREG_PRT3_DR
dcMotorOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
dcMotorOut__0__HSIOM_MASK EQU 0x0000000F
dcMotorOut__0__HSIOM_SHIFT EQU 0
dcMotorOut__0__INTCFG EQU CYREG_PRT3_INTCFG
dcMotorOut__0__INTSTAT EQU CYREG_PRT3_INTSTAT
dcMotorOut__0__MASK EQU 0x01
dcMotorOut__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
dcMotorOut__0__OUT_SEL_SHIFT EQU 0
dcMotorOut__0__OUT_SEL_VAL EQU 1
dcMotorOut__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dcMotorOut__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dcMotorOut__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dcMotorOut__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dcMotorOut__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dcMotorOut__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dcMotorOut__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dcMotorOut__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dcMotorOut__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dcMotorOut__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dcMotorOut__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dcMotorOut__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dcMotorOut__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dcMotorOut__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dcMotorOut__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dcMotorOut__0__PC EQU CYREG_PRT3_PC
dcMotorOut__0__PC2 EQU CYREG_PRT3_PC2
dcMotorOut__0__PORT EQU 3
dcMotorOut__0__PS EQU CYREG_PRT3_PS
dcMotorOut__0__SHIFT EQU 0
dcMotorOut__DR EQU CYREG_PRT3_DR
dcMotorOut__INTCFG EQU CYREG_PRT3_INTCFG
dcMotorOut__INTSTAT EQU CYREG_PRT3_INTSTAT
dcMotorOut__MASK EQU 0x01
dcMotorOut__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dcMotorOut__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dcMotorOut__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dcMotorOut__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dcMotorOut__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dcMotorOut__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dcMotorOut__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dcMotorOut__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dcMotorOut__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dcMotorOut__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dcMotorOut__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dcMotorOut__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dcMotorOut__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dcMotorOut__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dcMotorOut__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dcMotorOut__PC EQU CYREG_PRT3_PC
dcMotorOut__PC2 EQU CYREG_PRT3_PC2
dcMotorOut__PORT EQU 3
dcMotorOut__PS EQU CYREG_PRT3_PS
dcMotorOut__SHIFT EQU 0

/* DirectionInt */
DirectionInt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DirectionInt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DirectionInt__INTC_MASK EQU 0x01
DirectionInt__INTC_NUMBER EQU 0
DirectionInt__INTC_PRIOR_MASK EQU 0xC0
DirectionInt__INTC_PRIOR_NUM EQU 3
DirectionInt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
DirectionInt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DirectionInt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Stepper_Timer */
Stepper_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Stepper_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Stepper_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Stepper_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Stepper_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Stepper_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Stepper_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Stepper_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Stepper_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Stepper_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Stepper_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Stepper_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Stepper_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Stepper_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Stepper_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* StepperInterrupt */
StepperInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StepperInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StepperInterrupt__INTC_MASK EQU 0x10000
StepperInterrupt__INTC_NUMBER EQU 16
StepperInterrupt__INTC_PRIOR_MASK EQU 0xC0
StepperInterrupt__INTC_PRIOR_NUM EQU 3
StepperInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
StepperInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StepperInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
