
ExamenPracticoTercerParcial.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007fec  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000a000  8000a000  0000a400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00001534  8000a200  8000a200  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  8000b734  8000b734  0000bb34  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000524  00000008  8000b738  0000bc08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .balign       00000004  0000052c  8000bc5c  0000c12c  2**0
                  ALLOC
  9 .bss          00000668  00000530  00000530  00000000  2**2
                  ALLOC
 10 .heap         0000e468  00000b98  00000b98  00000000  2**0
                  ALLOC
 11 .comment      00000030  00000000  00000000  0000c12c  2**0
                  CONTENTS, READONLY
 12 .debug_aranges 00000fd0  00000000  00000000  0000c160  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubnames 000021d6  00000000  00000000  0000d130  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   0002447d  00000000  00000000  0000f306  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00005aef  00000000  00000000  00033783  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000f8ce  00000000  00000000  00039272  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  000027c4  00000000  00000000  00048b40  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00005150  00000000  00000000  0004b304  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    0000c2c9  00000000  00000000  00050454  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macinfo 00c1603b  00000000  00000000  0005c71d  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 22 .debug_ranges 000012c8  00000000  00000000  00c72758  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c1 30 	sub	pc,pc,-16080

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e1 34 	sub	pc,pc,-7884

Disassembly of section .text:

80002008 <sd_mmc_spi_get_capacity>:
80002008:	d4 01       	pushm	lr
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
8000200c:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200e:	4c 18       	lddpc	r8,80002110 <sd_mmc_spi_get_capacity+0x108>
80002010:	11 8a       	ld.ub	r10,r8[0x0]
80002012:	30 38       	mov	r8,3
80002014:	f0 0a 18 00 	cp.b	r10,r8
80002018:	c2 71       	brne	80002066 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
8000201a:	4b d8       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x104>
8000201c:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002020:	f1 39 00 09 	ld.ub	r9,r8[9]
80002024:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002028:	11 fa       	ld.ub	r10,r8[0x7]
8000202a:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202e:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
80002032:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002034:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002038:	16 99       	mov	r9,r11
8000203a:	f4 08 15 13 	lsl	r8,r10,0x13
8000203e:	4b 6a       	lddpc	r10,80002114 <sd_mmc_spi_get_capacity+0x10c>
80002040:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002044:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002048:	4b 48       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x110>
8000204a:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
8000204c:	f4 ea 00 00 	ld.d	r10,r10[0]
80002050:	90 09       	ld.sh	r9,r8[0x0]
80002052:	f4 08 16 09 	lsr	r8,r10,0x9
80002056:	f1 eb 11 78 	or	r8,r8,r11<<0x17
8000205a:	20 18       	sub	r8,1
8000205c:	b7 79       	lsl	r9,0x17
8000205e:	12 08       	add	r8,r9
80002060:	4a f9       	lddpc	r9,8000211c <sd_mmc_spi_get_capacity+0x114>
80002062:	93 08       	st.w	r9[0x0],r8
80002064:	c4 28       	rjmp	800020e8 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002066:	4a a8       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x104>
80002068:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
8000206c:	f1 39 00 08 	ld.ub	r9,r8[8]
80002070:	a7 89       	lsr	r9,0x6
80002072:	11 fe       	ld.ub	lr,r8[0x7]
80002074:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002078:	11 ee       	ld.ub	lr,r8[0x6]
8000207a:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207e:	ab 6e       	lsl	lr,0xa
80002080:	1c 09       	add	r9,lr
80002082:	2f f9       	sub	r9,-1
80002084:	f1 38 00 09 	ld.ub	r8,r8[9]
80002088:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
8000208c:	f8 0e 16 07 	lsr	lr,r12,0x7
80002090:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002094:	2f e8       	sub	r8,-2
80002096:	f2 08 09 49 	lsl	r9,r9,r8
8000209a:	20 19       	sub	r9,1
8000209c:	4a 08       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x114>
8000209e:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
800020a0:	70 0e       	ld.w	lr,r8[0x0]
800020a2:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a6:	2f fe       	sub	lr,-1
800020a8:	fc 0b 09 48 	lsl	r8,lr,r11
800020ac:	30 09       	mov	r9,0
800020ae:	49 ae       	lddpc	lr,80002114 <sd_mmc_spi_get_capacity+0x10c>
800020b0:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b4:	49 98       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x110>
800020b6:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b8:	30 98       	mov	r8,9
800020ba:	f0 0b 18 00 	cp.b	r11,r8
800020be:	e0 88 00 08 	brls	800020ce <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020c2:	49 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x114>
800020c4:	70 09       	ld.w	r9,r8[0x0]
800020c6:	20 9b       	sub	r11,9
800020c8:	f2 0b 09 4b 	lsl	r11,r9,r11
800020cc:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ce:	58 0a       	cp.w	r10,0
800020d0:	c0 c1       	brne	800020e8 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020d2:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d6:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020da:	48 d9       	lddpc	r9,8000210c <sd_mmc_spi_get_capacity+0x104>
800020dc:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020e0:	a3 7c       	lsl	r12,0x3
800020e2:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e6:	c0 c8       	rjmp	800020fe <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e8:	48 9a       	lddpc	r10,8000210c <sd_mmc_spi_get_capacity+0x104>
800020ea:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ee:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020f2:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f6:	a7 98       	lsr	r8,0x7
800020f8:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020fc:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fe:	2f f9       	sub	r9,-1
80002100:	2f f8       	sub	r8,-1
80002102:	b1 39       	mul	r9,r8
80002104:	48 78       	lddpc	r8,80002120 <sd_mmc_spi_get_capacity+0x118>
80002106:	b0 09       	st.h	r8[0x0],r9
}
80002108:	d8 02       	popm	pc
8000210a:	00 00       	add	r0,r0
8000210c:	00 00       	add	r0,r0
8000210e:	08 a4       	st.w	r4++,r4
80002110:	00 00       	add	r0,r0
80002112:	08 a2       	st.w	r4++,r2
80002114:	00 00       	add	r0,r0
80002116:	08 90       	mov	r0,r4
80002118:	00 00       	add	r0,r0
8000211a:	08 98       	mov	r8,r4
8000211c:	00 00       	add	r0,r0
8000211e:	08 9c       	mov	r12,r4
80002120:	00 00       	add	r0,r0
80002122:	08 9a       	mov	r10,r4

80002124 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002124:	5e fc       	retal	r12
80002126:	d7 03       	nop

80002128 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002128:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
8000212a:	e0 6b 00 ff 	mov	r11,255
8000212e:	fe 7c 24 00 	mov	r12,-56320
80002132:	f0 1f 00 0e 	mcall	80002168 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002136:	e0 6b 00 ff 	mov	r11,255
8000213a:	fe 7c 24 00 	mov	r12,-56320
8000213e:	f0 1f 00 0b 	mcall	80002168 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
80002142:	e0 6b 00 ff 	mov	r11,255
80002146:	fe 7c 24 00 	mov	r12,-56320
8000214a:	f0 1f 00 08 	mcall	80002168 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000214e:	e0 6b 00 ff 	mov	r11,255
80002152:	fe 7c 24 00 	mov	r12,-56320
80002156:	f0 1f 00 05 	mcall	80002168 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000215a:	30 1b       	mov	r11,1
8000215c:	fe 7c 24 00 	mov	r12,-56320
80002160:	f0 1f 00 03 	mcall	8000216c <sd_mmc_spi_read_close_PDCA+0x44>

}
80002164:	d8 02       	popm	pc
80002166:	00 00       	add	r0,r0
80002168:	80 00       	ld.sh	r0,r0[0x0]
8000216a:	2f 7e       	sub	lr,-9
8000216c:	80 00       	ld.sh	r0,r0[0x0]
8000216e:	2e 98       	sub	r8,-23

80002170 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002170:	d4 01       	pushm	lr
80002172:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002174:	18 9b       	mov	r11,r12
80002176:	fe 7c 24 00 	mov	r12,-56320
8000217a:	f0 1f 00 09 	mcall	8000219c <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
8000217e:	fa cb ff fe 	sub	r11,sp,-2
80002182:	fe 7c 24 00 	mov	r12,-56320
80002186:	f0 1f 00 07 	mcall	800021a0 <sd_mmc_spi_send_and_read+0x30>
8000218a:	58 1c       	cp.w	r12,1
8000218c:	c0 41       	brne	80002194 <sd_mmc_spi_send_and_read+0x24>
8000218e:	e0 6c 00 ff 	mov	r12,255
80002192:	c0 28       	rjmp	80002196 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002194:	1b bc       	ld.ub	r12,sp[0x3]
}
80002196:	2f fd       	sub	sp,-4
80002198:	d8 02       	popm	pc
8000219a:	00 00       	add	r0,r0
8000219c:	80 00       	ld.sh	r0,r0[0x0]
8000219e:	2f 7e       	sub	lr,-9
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	2f 9a       	sub	r10,-7

800021a4 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
800021a4:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021a6:	30 1b       	mov	r11,1
800021a8:	fe 7c 24 00 	mov	r12,-56320
800021ac:	f0 1f 00 10 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x48>
800021b0:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021b2:	e0 65 00 ff 	mov	r5,255
800021b6:	48 f4       	lddpc	r4,800021f0 <sd_mmc_spi_wait_not_busy+0x4c>
800021b8:	3f f6       	mov	r6,-1
800021ba:	c0 b8       	rjmp	800021d0 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021bc:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021be:	e2 57 0d 40 	cp.w	r7,200000
800021c2:	c0 71       	brne	800021d0 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021c4:	30 1b       	mov	r11,1
800021c6:	fe 7c 24 00 	mov	r12,-56320
800021ca:	f0 1f 00 0b 	mcall	800021f4 <sd_mmc_spi_wait_not_busy+0x50>
800021ce:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021d0:	0a 9c       	mov	r12,r5
800021d2:	f0 1f 00 0a 	mcall	800021f8 <sd_mmc_spi_wait_not_busy+0x54>
800021d6:	a8 8c       	st.b	r4[0x0],r12
800021d8:	ec 0c 18 00 	cp.b	r12,r6
800021dc:	cf 01       	brne	800021bc <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021de:	30 1b       	mov	r11,1
800021e0:	fe 7c 24 00 	mov	r12,-56320
800021e4:	f0 1f 00 04 	mcall	800021f4 <sd_mmc_spi_wait_not_busy+0x50>
800021e8:	da 2a       	popm	r4-r7,pc,r12=1
800021ea:	00 00       	add	r0,r0
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2e 4c       	sub	r12,-28
800021f0:	00 00       	add	r0,r0
800021f2:	08 b4       	st.h	r4++,r4
800021f4:	80 00       	ld.sh	r0,r0[0x0]
800021f6:	2e 98       	sub	r8,-23
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 70       	sub	r0,23

800021fc <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_write_open (uint32_t pos)
{
800021fc:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9; // gl_ptr_mem = pos * 512
800021fe:	48 58       	lddpc	r8,80002210 <sd_mmc_spi_write_open+0x14>
80002200:	f8 09 16 17 	lsr	r9,r12,0x17
80002204:	91 09       	st.w	r8[0x0],r9
80002206:	a9 7c       	lsl	r12,0x9
80002208:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
8000220a:	f0 1f 00 03 	mcall	80002214 <sd_mmc_spi_write_open+0x18>
}
8000220e:	d8 02       	popm	pc
80002210:	00 00       	add	r0,r0
80002212:	05 30       	ld.ub	r0,r2++
80002214:	80 00       	ld.sh	r0,r0[0x0]
80002216:	21 a4       	sub	r4,26

80002218 <sd_mmc_spi_read_close>:

//!
//! @brief This function unselects the current SD_MMC memory.
//!
bool sd_mmc_spi_read_close (void)
{
80002218:	d4 01       	pushm	lr
  if (false == sd_mmc_spi_wait_not_busy())
8000221a:	f0 1f 00 02 	mcall	80002220 <sd_mmc_spi_read_close+0x8>
    return false;
  return true;
}
8000221e:	d8 02       	popm	pc
80002220:	80 00       	ld.sh	r0,r0[0x0]
80002222:	21 a4       	sub	r4,26

80002224 <sd_mmc_spi_read_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_read_open (uint32_t pos)
{
80002224:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;        // gl_ptr_mem = pos * 512
80002226:	48 58       	lddpc	r8,80002238 <sd_mmc_spi_read_open+0x14>
80002228:	f8 09 16 17 	lsr	r9,r12,0x17
8000222c:	91 09       	st.w	r8[0x0],r9
8000222e:	a9 7c       	lsl	r12,0x9
80002230:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
80002232:	f0 1f 00 03 	mcall	8000223c <sd_mmc_spi_read_open+0x18>
}
80002236:	d8 02       	popm	pc
80002238:	00 00       	add	r0,r0
8000223a:	05 30       	ld.ub	r0,r2++
8000223c:	80 00       	ld.sh	r0,r0[0x0]
8000223e:	21 a4       	sub	r4,26

80002240 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
80002240:	eb cd 40 f8 	pushm	r3-r7,lr
80002244:	18 96       	mov	r6,r12
80002246:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
80002248:	e0 6b 00 ff 	mov	r11,255
8000224c:	fe 7c 24 00 	mov	r12,-56320
80002250:	f0 1f 00 2b 	mcall	800022fc <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002254:	0c 9b       	mov	r11,r6
80002256:	a7 ab       	sbr	r11,0x6
80002258:	5c 5b       	castu.b	r11
8000225a:	fe 7c 24 00 	mov	r12,-56320
8000225e:	f0 1f 00 28 	mcall	800022fc <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002262:	ee 0b 16 18 	lsr	r11,r7,0x18
80002266:	fe 7c 24 00 	mov	r12,-56320
8000226a:	f0 1f 00 25 	mcall	800022fc <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
8000226e:	ee 0b 16 10 	lsr	r11,r7,0x10
80002272:	fe 7c 24 00 	mov	r12,-56320
80002276:	f0 1f 00 22 	mcall	800022fc <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000227a:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
8000227e:	fe 7c 24 00 	mov	r12,-56320
80002282:	f0 1f 00 1f 	mcall	800022fc <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002286:	0e 9b       	mov	r11,r7
80002288:	5c 7b       	castu.h	r11
8000228a:	fe 7c 24 00 	mov	r12,-56320
8000228e:	f0 1f 00 1c 	mcall	800022fc <sd_mmc_spi_command+0xbc>
  switch(command)
80002292:	30 08       	mov	r8,0
80002294:	f0 06 18 00 	cp.b	r6,r8
80002298:	c0 60       	breq	800022a4 <sd_mmc_spi_command+0x64>
8000229a:	30 88       	mov	r8,8
8000229c:	f0 06 18 00 	cp.b	r6,r8
800022a0:	c1 01       	brne	800022c0 <sd_mmc_spi_command+0x80>
800022a2:	c0 88       	rjmp	800022b2 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
800022a4:	e0 6b 00 95 	mov	r11,149
800022a8:	fe 7c 24 00 	mov	r12,-56320
800022ac:	f0 1f 00 14 	mcall	800022fc <sd_mmc_spi_command+0xbc>
         break;
800022b0:	c0 e8       	rjmp	800022cc <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
800022b2:	e0 6b 00 87 	mov	r11,135
800022b6:	fe 7c 24 00 	mov	r12,-56320
800022ba:	f0 1f 00 11 	mcall	800022fc <sd_mmc_spi_command+0xbc>
         break;
800022be:	c0 78       	rjmp	800022cc <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
800022c0:	e0 6b 00 ff 	mov	r11,255
800022c4:	fe 7c 24 00 	mov	r12,-56320
800022c8:	f0 1f 00 0d 	mcall	800022fc <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
800022cc:	3f f9       	mov	r9,-1
800022ce:	48 d8       	lddpc	r8,80002300 <sd_mmc_spi_command+0xc0>
800022d0:	b0 89       	st.b	r8[0x0],r9
800022d2:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800022d4:	e0 64 00 ff 	mov	r4,255
800022d8:	10 93       	mov	r3,r8
800022da:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
800022dc:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800022de:	c0 68       	rjmp	800022ea <sd_mmc_spi_command+0xaa>
  {
    retry++;
800022e0:	2f f7       	sub	r7,-1
800022e2:	5c 57       	castu.b	r7
    if(retry > 10) break;
800022e4:	ea 07 18 00 	cp.b	r7,r5
800022e8:	c0 80       	breq	800022f8 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800022ea:	08 9c       	mov	r12,r4
800022ec:	f0 1f 00 06 	mcall	80002304 <sd_mmc_spi_command+0xc4>
800022f0:	a6 8c       	st.b	r3[0x0],r12
800022f2:	ec 0c 18 00 	cp.b	r12,r6
800022f6:	cf 50       	breq	800022e0 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022f8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022fc:	80 00       	ld.sh	r0,r0[0x0]
800022fe:	2f 7e       	sub	lr,-9
80002300:	00 00       	add	r0,r0
80002302:	08 b4       	st.h	r4++,r4
80002304:	80 00       	ld.sh	r0,r0[0x0]
80002306:	21 70       	sub	r0,23

80002308 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
80002308:	eb cd 40 c0 	pushm	r6-r7,lr
8000230c:	18 97       	mov	r7,r12
8000230e:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002310:	30 1b       	mov	r11,1
80002312:	fe 7c 24 00 	mov	r12,-56320
80002316:	f0 1f 00 09 	mcall	80002338 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
8000231a:	0c 9b       	mov	r11,r6
8000231c:	0e 9c       	mov	r12,r7
8000231e:	f0 1f 00 08 	mcall	8000233c <sd_mmc_spi_send_command+0x34>
80002322:	48 87       	lddpc	r7,80002340 <sd_mmc_spi_send_command+0x38>
80002324:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002326:	30 1b       	mov	r11,1
80002328:	fe 7c 24 00 	mov	r12,-56320
8000232c:	f0 1f 00 06 	mcall	80002344 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
80002330:	0f 8c       	ld.ub	r12,r7[0x0]
80002332:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002336:	00 00       	add	r0,r0
80002338:	80 00       	ld.sh	r0,r0[0x0]
8000233a:	2e 4c       	sub	r12,-28
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	22 40       	sub	r0,36
80002340:	00 00       	add	r0,r0
80002342:	08 b4       	st.h	r4++,r4
80002344:	80 00       	ld.sh	r0,r0[0x0]
80002346:	2e 98       	sub	r8,-23

80002348 <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
80002348:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
8000234c:	49 a8       	lddpc	r8,800023b4 <sd_mmc_spi_check_presence+0x6c>
8000234e:	11 89       	ld.ub	r9,r8[0x0]
80002350:	30 08       	mov	r8,0
80002352:	f0 09 18 00 	cp.b	r9,r8
80002356:	c1 f1       	brne	80002394 <sd_mmc_spi_check_presence+0x4c>
80002358:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000235a:	0e 94       	mov	r4,r7
8000235c:	49 73       	lddpc	r3,800023b8 <sd_mmc_spi_check_presence+0x70>
8000235e:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002360:	e0 62 00 ff 	mov	r2,255
80002364:	fe 71 24 00 	mov	r1,-56320
      retry++;
      if (retry > 10)
80002368:	30 b5       	mov	r5,11
8000236a:	c0 c8       	rjmp	80002382 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000236c:	04 9b       	mov	r11,r2
8000236e:	02 9c       	mov	r12,r1
80002370:	f0 1f 00 13 	mcall	800023bc <sd_mmc_spi_check_presence+0x74>
      retry++;
80002374:	2f f7       	sub	r7,-1
80002376:	5c 87       	casts.h	r7
      if (retry > 10)
80002378:	ea 07 19 00 	cp.h	r7,r5
8000237c:	c0 31       	brne	80002382 <sd_mmc_spi_check_presence+0x3a>
8000237e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002382:	08 9b       	mov	r11,r4
80002384:	08 9c       	mov	r12,r4
80002386:	f0 1f 00 0f 	mcall	800023c0 <sd_mmc_spi_check_presence+0x78>
8000238a:	a6 8c       	st.b	r3[0x0],r12
8000238c:	ec 0c 18 00 	cp.b	r12,r6
80002390:	ce e1       	brne	8000236c <sd_mmc_spi_check_presence+0x24>
80002392:	c0 e8       	rjmp	800023ae <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002394:	30 0b       	mov	r11,0
80002396:	33 bc       	mov	r12,59
80002398:	f0 1f 00 0a 	mcall	800023c0 <sd_mmc_spi_check_presence+0x78>
8000239c:	48 78       	lddpc	r8,800023b8 <sd_mmc_spi_check_presence+0x70>
8000239e:	b0 8c       	st.b	r8[0x0],r12
800023a0:	58 0c       	cp.w	r12,0
800023a2:	c0 60       	breq	800023ae <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
800023a4:	30 09       	mov	r9,0
800023a6:	48 48       	lddpc	r8,800023b4 <sd_mmc_spi_check_presence+0x6c>
800023a8:	b0 89       	st.b	r8[0x0],r9
800023aa:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
800023ae:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
800023b2:	00 00       	add	r0,r0
800023b4:	00 00       	add	r0,r0
800023b6:	05 4c       	ld.w	r12,--r2
800023b8:	00 00       	add	r0,r0
800023ba:	08 b4       	st.h	r4++,r4
800023bc:	80 00       	ld.sh	r0,r0[0x0]
800023be:	2f 7e       	sub	lr,-9
800023c0:	80 00       	ld.sh	r0,r0[0x0]
800023c2:	23 08       	sub	r8,48

800023c4 <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
800023c4:	eb cd 40 e0 	pushm	r5-r7,lr
800023c8:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800023ca:	f0 1f 00 4e 	mcall	80002500 <sd_mmc_spi_write_sector_from_ram+0x13c>
800023ce:	e0 80 00 96 	breq	800024fa <sd_mmc_spi_write_sector_from_ram+0x136>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800023d2:	30 1b       	mov	r11,1
800023d4:	fe 7c 24 00 	mov	r12,-56320
800023d8:	f0 1f 00 4b 	mcall	80002504 <sd_mmc_spi_write_sector_from_ram+0x140>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
800023dc:	4c b8       	lddpc	r8,80002508 <sd_mmc_spi_write_sector_from_ram+0x144>
800023de:	11 89       	ld.ub	r9,r8[0x0]
800023e0:	30 38       	mov	r8,3
800023e2:	f0 09 18 00 	cp.b	r9,r8
800023e6:	c0 d1       	brne	80002400 <sd_mmc_spi_write_sector_from_ram+0x3c>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
800023e8:	4c 98       	lddpc	r8,8000250c <sd_mmc_spi_write_sector_from_ram+0x148>
800023ea:	70 0b       	ld.w	r11,r8[0x0]
800023ec:	70 18       	ld.w	r8,r8[0x4]
800023ee:	a9 98       	lsr	r8,0x9
800023f0:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
800023f4:	31 8c       	mov	r12,24
800023f6:	f0 1f 00 47 	mcall	80002510 <sd_mmc_spi_write_sector_from_ram+0x14c>
800023fa:	4c 78       	lddpc	r8,80002514 <sd_mmc_spi_write_sector_from_ram+0x150>
800023fc:	b0 8c       	st.b	r8[0x0],r12
800023fe:	c0 88       	rjmp	8000240e <sd_mmc_spi_write_sector_from_ram+0x4a>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
80002400:	4c 38       	lddpc	r8,8000250c <sd_mmc_spi_write_sector_from_ram+0x148>
80002402:	70 1b       	ld.w	r11,r8[0x4]
80002404:	31 8c       	mov	r12,24
80002406:	f0 1f 00 43 	mcall	80002510 <sd_mmc_spi_write_sector_from_ram+0x14c>
8000240a:	4c 38       	lddpc	r8,80002514 <sd_mmc_spi_write_sector_from_ram+0x150>
8000240c:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
8000240e:	4c 28       	lddpc	r8,80002514 <sd_mmc_spi_write_sector_from_ram+0x150>
80002410:	11 89       	ld.ub	r9,r8[0x0]
80002412:	30 08       	mov	r8,0
80002414:	f0 09 18 00 	cp.b	r9,r8
80002418:	c0 80       	breq	80002428 <sd_mmc_spi_write_sector_from_ram+0x64>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000241a:	30 1b       	mov	r11,1
8000241c:	fe 7c 24 00 	mov	r12,-56320
80002420:	f0 1f 00 3e 	mcall	80002518 <sd_mmc_spi_write_sector_from_ram+0x154>
80002424:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002428:	e0 6b 00 ff 	mov	r11,255
8000242c:	fe 7c 24 00 	mov	r12,-56320
80002430:	f0 1f 00 3b 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
80002434:	e0 6b 00 fe 	mov	r11,254
80002438:	fe 7c 24 00 	mov	r12,-56320
8000243c:	f0 1f 00 38 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>
//!
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
80002440:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
80002444:	fe 75 24 00 	mov	r5,-56320
80002448:	0f 3b       	ld.ub	r11,r7++
8000244a:	0a 9c       	mov	r12,r5
8000244c:	f0 1f 00 34 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
80002450:	0c 37       	cp.w	r7,r6
80002452:	cf b1       	brne	80002448 <sd_mmc_spi_write_sector_from_ram+0x84>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
80002454:	e0 6b 00 ff 	mov	r11,255
80002458:	fe 7c 24 00 	mov	r12,-56320
8000245c:	f0 1f 00 30 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>
  spi_write(SD_MMC_SPI,0xFF);
80002460:	e0 6b 00 ff 	mov	r11,255
80002464:	fe 7c 24 00 	mov	r12,-56320
80002468:	f0 1f 00 2d 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000246c:	e0 6c 00 ff 	mov	r12,255
80002470:	f0 1f 00 2c 	mcall	80002520 <sd_mmc_spi_write_sector_from_ram+0x15c>
80002474:	4a 88       	lddpc	r8,80002514 <sd_mmc_spi_write_sector_from_ram+0x150>
80002476:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
80002478:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
8000247c:	58 5c       	cp.w	r12,5
8000247e:	c1 40       	breq	800024a6 <sd_mmc_spi_write_sector_from_ram+0xe2>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002480:	e0 6b 00 ff 	mov	r11,255
80002484:	fe 7c 24 00 	mov	r12,-56320
80002488:	f0 1f 00 25 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>
    spi_write(SD_MMC_SPI,0xFF);
8000248c:	e0 6b 00 ff 	mov	r11,255
80002490:	fe 7c 24 00 	mov	r12,-56320
80002494:	f0 1f 00 22 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002498:	30 1b       	mov	r11,1
8000249a:	fe 7c 24 00 	mov	r12,-56320
8000249e:	f0 1f 00 1f 	mcall	80002518 <sd_mmc_spi_write_sector_from_ram+0x154>
800024a2:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
800024a6:	e0 6b 00 ff 	mov	r11,255
800024aa:	fe 7c 24 00 	mov	r12,-56320
800024ae:	f0 1f 00 1c 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>
  spi_write(SD_MMC_SPI,0xFF);
800024b2:	e0 6b 00 ff 	mov	r11,255
800024b6:	fe 7c 24 00 	mov	r12,-56320
800024ba:	f0 1f 00 19 	mcall	8000251c <sd_mmc_spi_write_sector_from_ram+0x158>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024be:	30 1b       	mov	r11,1
800024c0:	fe 7c 24 00 	mov	r12,-56320
800024c4:	f0 1f 00 15 	mcall	80002518 <sd_mmc_spi_write_sector_from_ram+0x154>
  gl_ptr_mem += 512;        // Update the memory pointer.
800024c8:	49 18       	lddpc	r8,8000250c <sd_mmc_spi_write_sector_from_ram+0x148>
800024ca:	f0 e6 00 00 	ld.d	r6,r8[0]
800024ce:	e0 6a 02 00 	mov	r10,512
800024d2:	30 0b       	mov	r11,0
800024d4:	ec 0a 00 0a 	add	r10,r6,r10
800024d8:	ee 0b 00 4b 	adc	r11,r7,r11
800024dc:	f0 eb 00 00 	st.d	r8[0],r10
800024e0:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
800024e2:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
800024e4:	c0 68       	rjmp	800024f0 <sd_mmc_spi_write_sector_from_ram+0x12c>
  {
    i++;
800024e6:	2f f7       	sub	r7,-1
800024e8:	5c 87       	casts.h	r7
    if (i == 10)
800024ea:	ec 07 19 00 	cp.h	r7,r6
800024ee:	c0 60       	breq	800024fa <sd_mmc_spi_write_sector_from_ram+0x136>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
800024f0:	f0 1f 00 04 	mcall	80002500 <sd_mmc_spi_write_sector_from_ram+0x13c>
800024f4:	cf 90       	breq	800024e6 <sd_mmc_spi_write_sector_from_ram+0x122>
800024f6:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800024fa:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800024fe:	00 00       	add	r0,r0
80002500:	80 00       	ld.sh	r0,r0[0x0]
80002502:	21 a4       	sub	r4,26
80002504:	80 00       	ld.sh	r0,r0[0x0]
80002506:	2e 4c       	sub	r12,-28
80002508:	00 00       	add	r0,r0
8000250a:	08 a2       	st.w	r4++,r2
8000250c:	00 00       	add	r0,r0
8000250e:	05 30       	ld.ub	r0,r2++
80002510:	80 00       	ld.sh	r0,r0[0x0]
80002512:	22 40       	sub	r0,36
80002514:	00 00       	add	r0,r0
80002516:	08 b4       	st.h	r4++,r4
80002518:	80 00       	ld.sh	r0,r0[0x0]
8000251a:	2e 98       	sub	r8,-23
8000251c:	80 00       	ld.sh	r0,r0[0x0]
8000251e:	2f 7e       	sub	lr,-9
80002520:	80 00       	ld.sh	r0,r0[0x0]
80002522:	21 70       	sub	r0,23

80002524 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002524:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;                    // gl_ptr_mem = pos * 512
80002526:	4a e8       	lddpc	r8,800025dc <sd_mmc_spi_read_open_PDCA+0xb8>
80002528:	f8 09 16 17 	lsr	r9,r12,0x17
8000252c:	91 09       	st.w	r8[0x0],r9
8000252e:	a9 7c       	lsl	r12,0x9
80002530:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002532:	f0 1f 00 2c 	mcall	800025e0 <sd_mmc_spi_read_open_PDCA+0xbc>
80002536:	c5 20       	breq	800025da <sd_mmc_spi_read_open_PDCA+0xb6>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
80002538:	30 1b       	mov	r11,1
8000253a:	fe 7c 24 00 	mov	r12,-56320
8000253e:	f0 1f 00 2a 	mcall	800025e4 <sd_mmc_spi_read_open_PDCA+0xc0>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002542:	4a a8       	lddpc	r8,800025e8 <sd_mmc_spi_read_open_PDCA+0xc4>
80002544:	11 89       	ld.ub	r9,r8[0x0]
80002546:	30 38       	mov	r8,3
80002548:	f0 09 18 00 	cp.b	r9,r8
8000254c:	c0 d1       	brne	80002566 <sd_mmc_spi_read_open_PDCA+0x42>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
8000254e:	4a 48       	lddpc	r8,800025dc <sd_mmc_spi_read_open_PDCA+0xb8>
80002550:	70 0b       	ld.w	r11,r8[0x0]
80002552:	70 18       	ld.w	r8,r8[0x4]
80002554:	a9 98       	lsr	r8,0x9
80002556:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
8000255a:	31 1c       	mov	r12,17
8000255c:	f0 1f 00 24 	mcall	800025ec <sd_mmc_spi_read_open_PDCA+0xc8>
80002560:	4a 48       	lddpc	r8,800025f0 <sd_mmc_spi_read_open_PDCA+0xcc>
80002562:	b0 8c       	st.b	r8[0x0],r12
80002564:	c0 88       	rjmp	80002574 <sd_mmc_spi_read_open_PDCA+0x50>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002566:	49 e8       	lddpc	r8,800025dc <sd_mmc_spi_read_open_PDCA+0xb8>
80002568:	70 1b       	ld.w	r11,r8[0x4]
8000256a:	31 1c       	mov	r12,17
8000256c:	f0 1f 00 20 	mcall	800025ec <sd_mmc_spi_read_open_PDCA+0xc8>
80002570:	4a 08       	lddpc	r8,800025f0 <sd_mmc_spi_read_open_PDCA+0xcc>
80002572:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002574:	49 f8       	lddpc	r8,800025f0 <sd_mmc_spi_read_open_PDCA+0xcc>
80002576:	11 89       	ld.ub	r9,r8[0x0]
80002578:	30 08       	mov	r8,0
8000257a:	f0 09 18 00 	cp.b	r9,r8
8000257e:	c1 00       	breq	8000259e <sd_mmc_spi_read_open_PDCA+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002580:	30 1b       	mov	r11,1
80002582:	fe 7c 24 00 	mov	r12,-56320
80002586:	f0 1f 00 1c 	mcall	800025f4 <sd_mmc_spi_read_open_PDCA+0xd0>
8000258a:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
8000258c:	20 17       	sub	r7,1
8000258e:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002590:	c0 d1       	brne	800025aa <sd_mmc_spi_read_open_PDCA+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80002592:	30 1b       	mov	r11,1
80002594:	fe 7c 24 00 	mov	r12,-56320
80002598:	f0 1f 00 17 	mcall	800025f4 <sd_mmc_spi_read_open_PDCA+0xd0>
8000259c:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
8000259e:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800025a2:	e0 65 00 ff 	mov	r5,255
800025a6:	49 34       	lddpc	r4,800025f0 <sd_mmc_spi_read_open_PDCA+0xcc>
800025a8:	3f f6       	mov	r6,-1
800025aa:	0a 9c       	mov	r12,r5
800025ac:	f0 1f 00 13 	mcall	800025f8 <sd_mmc_spi_read_open_PDCA+0xd4>
800025b0:	a8 8c       	st.b	r4[0x0],r12
800025b2:	ec 0c 18 00 	cp.b	r12,r6
800025b6:	ce b0       	breq	8000258c <sd_mmc_spi_read_open_PDCA+0x68>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
800025b8:	3f e8       	mov	r8,-2
800025ba:	f0 0c 18 00 	cp.b	r12,r8
800025be:	c0 21       	brne	800025c2 <sd_mmc_spi_read_open_PDCA+0x9e>
800025c0:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
800025c2:	e0 6b 00 ff 	mov	r11,255
800025c6:	fe 7c 24 00 	mov	r12,-56320
800025ca:	f0 1f 00 0d 	mcall	800025fc <sd_mmc_spi_read_open_PDCA+0xd8>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ce:	30 1b       	mov	r11,1
800025d0:	fe 7c 24 00 	mov	r12,-56320
800025d4:	f0 1f 00 08 	mcall	800025f4 <sd_mmc_spi_read_open_PDCA+0xd0>
800025d8:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
800025da:	d8 22       	popm	r4-r7,pc
800025dc:	00 00       	add	r0,r0
800025de:	05 30       	ld.ub	r0,r2++
800025e0:	80 00       	ld.sh	r0,r0[0x0]
800025e2:	21 a4       	sub	r4,26
800025e4:	80 00       	ld.sh	r0,r0[0x0]
800025e6:	2e 4c       	sub	r12,-28
800025e8:	00 00       	add	r0,r0
800025ea:	08 a2       	st.w	r4++,r2
800025ec:	80 00       	ld.sh	r0,r0[0x0]
800025ee:	22 40       	sub	r0,36
800025f0:	00 00       	add	r0,r0
800025f2:	08 b4       	st.h	r4++,r4
800025f4:	80 00       	ld.sh	r0,r0[0x0]
800025f6:	2e 98       	sub	r8,-23
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	21 70       	sub	r0,23
800025fc:	80 00       	ld.sh	r0,r0[0x0]
800025fe:	2f 7e       	sub	lr,-9

80002600 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002600:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002604:	f0 1f 00 1c 	mcall	80002674 <sd_mmc_spi_check_hc+0x74>
80002608:	c0 31       	brne	8000260e <sd_mmc_spi_check_hc+0xe>
8000260a:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000260e:	30 1b       	mov	r11,1
80002610:	fe 7c 24 00 	mov	r12,-56320
80002614:	f0 1f 00 19 	mcall	80002678 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
80002618:	30 0b       	mov	r11,0
8000261a:	33 ac       	mov	r12,58
8000261c:	f0 1f 00 18 	mcall	8000267c <sd_mmc_spi_check_hc+0x7c>
80002620:	49 88       	lddpc	r8,80002680 <sd_mmc_spi_check_hc+0x80>
80002622:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002624:	58 0c       	cp.w	r12,0
80002626:	c0 80       	breq	80002636 <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002628:	30 1b       	mov	r11,1
8000262a:	fe 7c 24 00 	mov	r12,-56320
8000262e:	f0 1f 00 16 	mcall	80002684 <sd_mmc_spi_check_hc+0x84>
80002632:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
80002636:	e0 6c 00 ff 	mov	r12,255
8000263a:	f0 1f 00 14 	mcall	80002688 <sd_mmc_spi_check_hc+0x88>
8000263e:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002640:	e0 6c 00 ff 	mov	r12,255
80002644:	f0 1f 00 11 	mcall	80002688 <sd_mmc_spi_check_hc+0x88>
80002648:	48 e7       	lddpc	r7,80002680 <sd_mmc_spi_check_hc+0x80>
8000264a:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000264c:	e0 6c 00 ff 	mov	r12,255
80002650:	f0 1f 00 0e 	mcall	80002688 <sd_mmc_spi_check_hc+0x88>
80002654:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002656:	e0 6c 00 ff 	mov	r12,255
8000265a:	f0 1f 00 0c 	mcall	80002688 <sd_mmc_spi_check_hc+0x88>
8000265e:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002660:	30 1b       	mov	r11,1
80002662:	fe 7c 24 00 	mov	r12,-56320
80002666:	f0 1f 00 08 	mcall	80002684 <sd_mmc_spi_check_hc+0x84>
8000266a:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
8000266e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002672:	00 00       	add	r0,r0
80002674:	80 00       	ld.sh	r0,r0[0x0]
80002676:	21 a4       	sub	r4,26
80002678:	80 00       	ld.sh	r0,r0[0x0]
8000267a:	2e 4c       	sub	r12,-28
8000267c:	80 00       	ld.sh	r0,r0[0x0]
8000267e:	22 40       	sub	r0,36
80002680:	00 00       	add	r0,r0
80002682:	08 b4       	st.h	r4++,r4
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	2e 98       	sub	r8,-23
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	21 70       	sub	r0,23

8000268c <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
8000268c:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002690:	f0 1f 00 27 	mcall	8000272c <sd_mmc_spi_get_if+0xa0>
80002694:	c0 31       	brne	8000269a <sd_mmc_spi_get_if+0xe>
80002696:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000269a:	30 1b       	mov	r11,1
8000269c:	fe 7c 24 00 	mov	r12,-56320
800026a0:	f0 1f 00 24 	mcall	80002730 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800026a4:	e0 6b 01 aa 	mov	r11,426
800026a8:	30 8c       	mov	r12,8
800026aa:	f0 1f 00 23 	mcall	80002734 <sd_mmc_spi_get_if+0xa8>
800026ae:	4a 38       	lddpc	r8,80002738 <sd_mmc_spi_get_if+0xac>
800026b0:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
800026b2:	e2 1c 00 04 	andl	r12,0x4,COH
800026b6:	c0 80       	breq	800026c6 <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026b8:	30 1b       	mov	r11,1
800026ba:	fe 7c 24 00 	mov	r12,-56320
800026be:	f0 1f 00 20 	mcall	8000273c <sd_mmc_spi_get_if+0xb0>
800026c2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800026c6:	e0 6c 00 ff 	mov	r12,255
800026ca:	f0 1f 00 1e 	mcall	80002740 <sd_mmc_spi_get_if+0xb4>
800026ce:	49 b7       	lddpc	r7,80002738 <sd_mmc_spi_get_if+0xac>
800026d0:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800026d2:	e0 6c 00 ff 	mov	r12,255
800026d6:	f0 1f 00 1b 	mcall	80002740 <sd_mmc_spi_get_if+0xb4>
800026da:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800026dc:	e0 6c 00 ff 	mov	r12,255
800026e0:	f0 1f 00 18 	mcall	80002740 <sd_mmc_spi_get_if+0xb4>
800026e4:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
800026e6:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800026ea:	c0 81       	brne	800026fa <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026ec:	30 1b       	mov	r11,1
800026ee:	fe 7c 24 00 	mov	r12,-56320
800026f2:	f0 1f 00 13 	mcall	8000273c <sd_mmc_spi_get_if+0xb0>
800026f6:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800026fa:	e0 6c 00 ff 	mov	r12,255
800026fe:	f0 1f 00 11 	mcall	80002740 <sd_mmc_spi_get_if+0xb4>
80002702:	48 e8       	lddpc	r8,80002738 <sd_mmc_spi_get_if+0xac>
80002704:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
80002706:	3a a8       	mov	r8,-86
80002708:	f0 0c 18 00 	cp.b	r12,r8
8000270c:	c0 80       	breq	8000271c <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000270e:	30 1b       	mov	r11,1
80002710:	fe 7c 24 00 	mov	r12,-56320
80002714:	f0 1f 00 0a 	mcall	8000273c <sd_mmc_spi_get_if+0xb0>
80002718:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000271c:	30 1b       	mov	r11,1
8000271e:	fe 7c 24 00 	mov	r12,-56320
80002722:	f0 1f 00 07 	mcall	8000273c <sd_mmc_spi_get_if+0xb0>
80002726:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000272a:	00 00       	add	r0,r0
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	21 a4       	sub	r4,26
80002730:	80 00       	ld.sh	r0,r0[0x0]
80002732:	2e 4c       	sub	r12,-28
80002734:	80 00       	ld.sh	r0,r0[0x0]
80002736:	22 40       	sub	r0,36
80002738:	00 00       	add	r0,r0
8000273a:	08 b4       	st.h	r4++,r4
8000273c:	80 00       	ld.sh	r0,r0[0x0]
8000273e:	2e 98       	sub	r8,-23
80002740:	80 00       	ld.sh	r0,r0[0x0]
80002742:	21 70       	sub	r0,23

80002744 <sd_mmc_spi_read_sector_to_ram>:
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
80002744:	eb cd 40 f8 	pushm	r3-r7,lr
80002748:	20 1d       	sub	sp,4
8000274a:	18 93       	mov	r3,r12
  uint8_t *_ram = ram;
  uint16_t  i;
  uint16_t  read_time_out;
  unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
8000274c:	f0 1f 00 4d 	mcall	80002880 <sd_mmc_spi_read_sector_to_ram+0x13c>
80002750:	e0 80 00 94 	breq	80002878 <sd_mmc_spi_read_sector_to_ram+0x134>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002754:	30 1b       	mov	r11,1
80002756:	fe 7c 24 00 	mov	r12,-56320
8000275a:	f0 1f 00 4b 	mcall	80002884 <sd_mmc_spi_read_sector_to_ram+0x140>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
8000275e:	4c b8       	lddpc	r8,80002888 <sd_mmc_spi_read_sector_to_ram+0x144>
80002760:	11 89       	ld.ub	r9,r8[0x0]
80002762:	30 38       	mov	r8,3
80002764:	f0 09 18 00 	cp.b	r9,r8
80002768:	c0 d1       	brne	80002782 <sd_mmc_spi_read_sector_to_ram+0x3e>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
8000276a:	4c 98       	lddpc	r8,8000288c <sd_mmc_spi_read_sector_to_ram+0x148>
8000276c:	70 0b       	ld.w	r11,r8[0x0]
8000276e:	70 18       	ld.w	r8,r8[0x4]
80002770:	a9 98       	lsr	r8,0x9
80002772:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
80002776:	31 1c       	mov	r12,17
80002778:	f0 1f 00 46 	mcall	80002890 <sd_mmc_spi_read_sector_to_ram+0x14c>
8000277c:	4c 68       	lddpc	r8,80002894 <sd_mmc_spi_read_sector_to_ram+0x150>
8000277e:	b0 8c       	st.b	r8[0x0],r12
80002780:	c0 88       	rjmp	80002790 <sd_mmc_spi_read_sector_to_ram+0x4c>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002782:	4c 38       	lddpc	r8,8000288c <sd_mmc_spi_read_sector_to_ram+0x148>
80002784:	70 1b       	ld.w	r11,r8[0x4]
80002786:	31 1c       	mov	r12,17
80002788:	f0 1f 00 42 	mcall	80002890 <sd_mmc_spi_read_sector_to_ram+0x14c>
8000278c:	4c 28       	lddpc	r8,80002894 <sd_mmc_spi_read_sector_to_ram+0x150>
8000278e:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002790:	4c 18       	lddpc	r8,80002894 <sd_mmc_spi_read_sector_to_ram+0x150>
80002792:	11 89       	ld.ub	r9,r8[0x0]
80002794:	30 08       	mov	r8,0
80002796:	f0 09 18 00 	cp.b	r9,r8
8000279a:	c1 20       	breq	800027be <sd_mmc_spi_read_sector_to_ram+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000279c:	30 1b       	mov	r11,1
8000279e:	fe 7c 24 00 	mov	r12,-56320
800027a2:	f0 1f 00 3e 	mcall	80002898 <sd_mmc_spi_read_sector_to_ram+0x154>
800027a6:	30 0c       	mov	r12,0
    return false;
800027a8:	c6 88       	rjmp	80002878 <sd_mmc_spi_read_sector_to_ram+0x134>

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
800027aa:	20 17       	sub	r7,1
800027ac:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
800027ae:	c0 e1       	brne	800027ca <sd_mmc_spi_read_sector_to_ram+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800027b0:	30 1b       	mov	r11,1
800027b2:	fe 7c 24 00 	mov	r12,-56320
800027b6:	f0 1f 00 39 	mcall	80002898 <sd_mmc_spi_read_sector_to_ram+0x154>
800027ba:	30 0c       	mov	r12,0
       return false;
800027bc:	c5 e8       	rjmp	80002878 <sd_mmc_spi_read_sector_to_ram+0x134>
800027be:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800027c2:	e0 65 00 ff 	mov	r5,255
800027c6:	4b 44       	lddpc	r4,80002894 <sd_mmc_spi_read_sector_to_ram+0x150>
800027c8:	3f f6       	mov	r6,-1
800027ca:	0a 9c       	mov	r12,r5
800027cc:	f0 1f 00 34 	mcall	8000289c <sd_mmc_spi_read_sector_to_ram+0x158>
800027d0:	a8 8c       	st.b	r4[0x0],r12
800027d2:	ec 0c 18 00 	cp.b	r12,r6
800027d6:	ce a0       	breq	800027aa <sd_mmc_spi_read_sector_to_ram+0x66>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
800027d8:	3f e8       	mov	r8,-2
800027da:	f0 0c 18 00 	cp.b	r12,r8
800027de:	c0 e0       	breq	800027fa <sd_mmc_spi_read_sector_to_ram+0xb6>
  {
    spi_write(SD_MMC_SPI,0xFF);
800027e0:	e0 6b 00 ff 	mov	r11,255
800027e4:	fe 7c 24 00 	mov	r12,-56320
800027e8:	f0 1f 00 2e 	mcall	800028a0 <sd_mmc_spi_read_sector_to_ram+0x15c>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800027ec:	30 1b       	mov	r11,1
800027ee:	fe 7c 24 00 	mov	r12,-56320
800027f2:	f0 1f 00 2a 	mcall	80002898 <sd_mmc_spi_read_sector_to_ram+0x154>
800027f6:	30 0c       	mov	r12,0
    return false;
800027f8:	c4 08       	rjmp	80002878 <sd_mmc_spi_read_sector_to_ram+0x134>
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
  uint8_t *_ram = ram;
800027fa:	06 97       	mov	r7,r3
//!
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
800027fc:	e6 c5 fe 00 	sub	r5,r3,-512
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
80002800:	e0 64 00 ff 	mov	r4,255
80002804:	fe 76 24 00 	mov	r6,-56320
    spi_read(SD_MMC_SPI,&data_read);
80002808:	fa c3 ff fe 	sub	r3,sp,-2
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
8000280c:	08 9b       	mov	r11,r4
8000280e:	0c 9c       	mov	r12,r6
80002810:	f0 1f 00 24 	mcall	800028a0 <sd_mmc_spi_read_sector_to_ram+0x15c>
    spi_read(SD_MMC_SPI,&data_read);
80002814:	06 9b       	mov	r11,r3
80002816:	0c 9c       	mov	r12,r6
80002818:	f0 1f 00 23 	mcall	800028a4 <sd_mmc_spi_read_sector_to_ram+0x160>
    *_ram++=data_read;
8000281c:	9a 18       	ld.sh	r8,sp[0x2]
8000281e:	0e c8       	st.b	r7++,r8
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
    return false;
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
80002820:	0a 37       	cp.w	r7,r5
80002822:	cf 51       	brne	8000280c <sd_mmc_spi_read_sector_to_ram+0xc8>
  {
    spi_write(SD_MMC_SPI,0xFF);
    spi_read(SD_MMC_SPI,&data_read);
    *_ram++=data_read;
  }
  gl_ptr_mem += 512;     // Update the memory pointer.
80002824:	49 a8       	lddpc	r8,8000288c <sd_mmc_spi_read_sector_to_ram+0x148>
80002826:	f0 e6 00 00 	ld.d	r6,r8[0]
8000282a:	e0 6a 02 00 	mov	r10,512
8000282e:	30 0b       	mov	r11,0
80002830:	ec 0a 00 0a 	add	r10,r6,r10
80002834:	ee 0b 00 4b 	adc	r11,r7,r11
80002838:	f0 eb 00 00 	st.d	r8[0],r10

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
8000283c:	e0 6b 00 ff 	mov	r11,255
80002840:	fe 7c 24 00 	mov	r12,-56320
80002844:	f0 1f 00 17 	mcall	800028a0 <sd_mmc_spi_read_sector_to_ram+0x15c>
  spi_write(SD_MMC_SPI,0xFF);
80002848:	e0 6b 00 ff 	mov	r11,255
8000284c:	fe 7c 24 00 	mov	r12,-56320
80002850:	f0 1f 00 14 	mcall	800028a0 <sd_mmc_spi_read_sector_to_ram+0x15c>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
80002854:	e0 6b 00 ff 	mov	r11,255
80002858:	fe 7c 24 00 	mov	r12,-56320
8000285c:	f0 1f 00 11 	mcall	800028a0 <sd_mmc_spi_read_sector_to_ram+0x15c>
  spi_write(SD_MMC_SPI,0xFF);
80002860:	e0 6b 00 ff 	mov	r11,255
80002864:	fe 7c 24 00 	mov	r12,-56320
80002868:	f0 1f 00 0e 	mcall	800028a0 <sd_mmc_spi_read_sector_to_ram+0x15c>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000286c:	30 1b       	mov	r11,1
8000286e:	fe 7c 24 00 	mov	r12,-56320
80002872:	f0 1f 00 0a 	mcall	80002898 <sd_mmc_spi_read_sector_to_ram+0x154>
80002876:	30 1c       	mov	r12,1

  return true;   // Read done.
}
80002878:	2f fd       	sub	sp,-4
8000287a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000287e:	00 00       	add	r0,r0
80002880:	80 00       	ld.sh	r0,r0[0x0]
80002882:	21 a4       	sub	r4,26
80002884:	80 00       	ld.sh	r0,r0[0x0]
80002886:	2e 4c       	sub	r12,-28
80002888:	00 00       	add	r0,r0
8000288a:	08 a2       	st.w	r4++,r2
8000288c:	00 00       	add	r0,r0
8000288e:	05 30       	ld.ub	r0,r2++
80002890:	80 00       	ld.sh	r0,r0[0x0]
80002892:	22 40       	sub	r0,36
80002894:	00 00       	add	r0,r0
80002896:	08 b4       	st.h	r4++,r4
80002898:	80 00       	ld.sh	r0,r0[0x0]
8000289a:	2e 98       	sub	r8,-23
8000289c:	80 00       	ld.sh	r0,r0[0x0]
8000289e:	21 70       	sub	r0,23
800028a0:	80 00       	ld.sh	r0,r0[0x0]
800028a2:	2f 7e       	sub	lr,-9
800028a4:	80 00       	ld.sh	r0,r0[0x0]
800028a6:	2f 9a       	sub	r10,-7

800028a8 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
800028a8:	eb cd 40 fc 	pushm	r2-r7,lr
800028ac:	20 1d       	sub	sp,4
800028ae:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800028b0:	f0 1f 00 32 	mcall	80002978 <sd_mmc_spi_get_csd+0xd0>
800028b4:	c5 f0       	breq	80002972 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800028b6:	30 1b       	mov	r11,1
800028b8:	fe 7c 24 00 	mov	r12,-56320
800028bc:	f0 1f 00 30 	mcall	8000297c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800028c0:	30 0b       	mov	r11,0
800028c2:	30 9c       	mov	r12,9
800028c4:	f0 1f 00 2f 	mcall	80002980 <sd_mmc_spi_get_csd+0xd8>
800028c8:	4a f8       	lddpc	r8,80002984 <sd_mmc_spi_get_csd+0xdc>
800028ca:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800028cc:	58 0c       	cp.w	r12,0
800028ce:	c0 81       	brne	800028de <sd_mmc_spi_get_csd+0x36>
800028d0:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800028d2:	e0 64 00 ff 	mov	r4,255
800028d6:	10 93       	mov	r3,r8
800028d8:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800028da:	30 95       	mov	r5,9
800028dc:	c1 78       	rjmp	8000290a <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028de:	30 1b       	mov	r11,1
800028e0:	fe 7c 24 00 	mov	r12,-56320
800028e4:	f0 1f 00 29 	mcall	80002988 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800028e8:	30 09       	mov	r9,0
800028ea:	4a 98       	lddpc	r8,8000298c <sd_mmc_spi_get_csd+0xe4>
800028ec:	b0 89       	st.b	r8[0x0],r9
800028ee:	30 0c       	mov	r12,0
    return false;
800028f0:	c4 18       	rjmp	80002972 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800028f2:	ea 07 18 00 	cp.b	r7,r5
800028f6:	c0 81       	brne	80002906 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028f8:	30 1b       	mov	r11,1
800028fa:	fe 7c 24 00 	mov	r12,-56320
800028fe:	f0 1f 00 23 	mcall	80002988 <sd_mmc_spi_get_csd+0xe0>
80002902:	30 0c       	mov	r12,0
      return false;
80002904:	c3 78       	rjmp	80002972 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
80002906:	2f f7       	sub	r7,-1
80002908:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000290a:	08 9c       	mov	r12,r4
8000290c:	f0 1f 00 21 	mcall	80002990 <sd_mmc_spi_get_csd+0xe8>
80002910:	a6 8c       	st.b	r3[0x0],r12
80002912:	ec 0c 18 00 	cp.b	r12,r6
80002916:	ce e1       	brne	800028f2 <sd_mmc_spi_get_csd+0x4a>
80002918:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000291a:	e0 65 00 ff 	mov	r5,255
8000291e:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
80002922:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002926:	0a 9b       	mov	r11,r5
80002928:	0c 9c       	mov	r12,r6
8000292a:	f0 1f 00 1b 	mcall	80002994 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
8000292e:	08 9b       	mov	r11,r4
80002930:	0c 9c       	mov	r12,r6
80002932:	f0 1f 00 1a 	mcall	80002998 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002936:	9a 18       	ld.sh	r8,sp[0x2]
80002938:	e4 07 0b 08 	st.b	r2[r7],r8
8000293c:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000293e:	59 07       	cp.w	r7,16
80002940:	cf 31       	brne	80002926 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002942:	e0 6b 00 ff 	mov	r11,255
80002946:	fe 7c 24 00 	mov	r12,-56320
8000294a:	f0 1f 00 13 	mcall	80002994 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000294e:	e0 6b 00 ff 	mov	r11,255
80002952:	fe 7c 24 00 	mov	r12,-56320
80002956:	f0 1f 00 10 	mcall	80002994 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000295a:	e0 6b 00 ff 	mov	r11,255
8000295e:	fe 7c 24 00 	mov	r12,-56320
80002962:	f0 1f 00 0d 	mcall	80002994 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002966:	30 1b       	mov	r11,1
80002968:	fe 7c 24 00 	mov	r12,-56320
8000296c:	f0 1f 00 07 	mcall	80002988 <sd_mmc_spi_get_csd+0xe0>
80002970:	30 1c       	mov	r12,1
  return true;
}
80002972:	2f fd       	sub	sp,-4
80002974:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002978:	80 00       	ld.sh	r0,r0[0x0]
8000297a:	21 a4       	sub	r4,26
8000297c:	80 00       	ld.sh	r0,r0[0x0]
8000297e:	2e 4c       	sub	r12,-28
80002980:	80 00       	ld.sh	r0,r0[0x0]
80002982:	22 40       	sub	r0,36
80002984:	00 00       	add	r0,r0
80002986:	08 b4       	st.h	r4++,r4
80002988:	80 00       	ld.sh	r0,r0[0x0]
8000298a:	2e 98       	sub	r8,-23
8000298c:	00 00       	add	r0,r0
8000298e:	05 4c       	ld.w	r12,--r2
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	21 70       	sub	r0,23
80002994:	80 00       	ld.sh	r0,r0[0x0]
80002996:	2f 7e       	sub	lr,-9
80002998:	80 00       	ld.sh	r0,r0[0x0]
8000299a:	2f 9a       	sub	r10,-7

8000299c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000299c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000299e:	fe fb 02 66 	ld.w	r11,pc[614]
800029a2:	e6 68 1a 80 	mov	r8,400000
800029a6:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800029a8:	fe f8 02 60 	ld.w	r8,pc[608]
800029ac:	70 0a       	ld.w	r10,r8[0x0]
800029ae:	fe 7c 24 00 	mov	r12,-56320
800029b2:	f0 1f 00 97 	mcall	80002c0c <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800029b6:	30 1b       	mov	r11,1
800029b8:	fe 7c 24 00 	mov	r12,-56320
800029bc:	f0 1f 00 95 	mcall	80002c10 <sd_mmc_spi_internal_init+0x274>
800029c0:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800029c2:	e0 66 00 ff 	mov	r6,255
800029c6:	fe 75 24 00 	mov	r5,-56320
800029ca:	0c 9b       	mov	r11,r6
800029cc:	0a 9c       	mov	r12,r5
800029ce:	f0 1f 00 92 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800029d2:	2f f7       	sub	r7,-1
800029d4:	58 a7       	cp.w	r7,10
800029d6:	cf a1       	brne	800029ca <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029d8:	30 1b       	mov	r11,1
800029da:	fe 7c 24 00 	mov	r12,-56320
800029de:	f0 1f 00 8f 	mcall	80002c18 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800029e2:	30 08       	mov	r8,0
800029e4:	fe f9 02 38 	ld.w	r9,pc[568]
800029e8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800029ea:	fe f9 02 36 	ld.w	r9,pc[566]
800029ee:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800029f0:	30 0b       	mov	r11,0
800029f2:	16 9c       	mov	r12,r11
800029f4:	f0 1f 00 8c 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
800029f8:	fe f8 02 30 	ld.w	r8,pc[560]
800029fc:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029fe:	e0 6b 00 ff 	mov	r11,255
80002a02:	fe 7c 24 00 	mov	r12,-56320
80002a06:	f0 1f 00 84 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
80002a0a:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002a0c:	fe f6 02 1c 	ld.w	r6,pc[540]
80002a10:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a12:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a14:	e0 62 00 ff 	mov	r2,255
80002a18:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
80002a1c:	36 54       	mov	r4,101
80002a1e:	c1 08       	rjmp	80002a3e <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a20:	06 9b       	mov	r11,r3
80002a22:	06 9c       	mov	r12,r3
80002a24:	f0 1f 00 80 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002a28:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a2a:	04 9b       	mov	r11,r2
80002a2c:	02 9c       	mov	r12,r1
80002a2e:	f0 1f 00 7a 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002a32:	2f f7       	sub	r7,-1
80002a34:	5c 87       	casts.h	r7
    if(retry > 100)
80002a36:	e8 07 19 00 	cp.h	r7,r4
80002a3a:	e0 80 00 e4 	breq	80002c02 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002a3e:	0d 88       	ld.ub	r8,r6[0x0]
80002a40:	ea 08 18 00 	cp.b	r8,r5
80002a44:	ce e1       	brne	80002a20 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002a46:	f0 1f 00 7a 	mcall	80002c2c <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
80002a4a:	5b fc       	cp.w	r12,-1
80002a4c:	e0 80 00 db 	breq	80002c02 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002a50:	58 1c       	cp.w	r12,1
80002a52:	c0 51       	brne	80002a5c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002a54:	30 29       	mov	r9,2
80002a56:	4f 38       	lddpc	r8,80002c20 <sd_mmc_spi_internal_init+0x284>
80002a58:	b0 89       	st.b	r8[0x0],r9
80002a5a:	c4 c8       	rjmp	80002af2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002a5c:	30 0b       	mov	r11,0
80002a5e:	33 7c       	mov	r12,55
80002a60:	f0 1f 00 71 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002a64:	4f 17       	lddpc	r7,80002c28 <sd_mmc_spi_internal_init+0x28c>
80002a66:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002a68:	e0 6b 00 ff 	mov	r11,255
80002a6c:	fe 7c 24 00 	mov	r12,-56320
80002a70:	f0 1f 00 69 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002a74:	30 0b       	mov	r11,0
80002a76:	32 9c       	mov	r12,41
80002a78:	f0 1f 00 6b 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002a7c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002a7e:	e0 6b 00 ff 	mov	r11,255
80002a82:	fe 7c 24 00 	mov	r12,-56320
80002a86:	f0 1f 00 64 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002a8a:	0f 88       	ld.ub	r8,r7[0x0]
80002a8c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002a90:	c0 51       	brne	80002a9a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002a92:	30 19       	mov	r9,1
80002a94:	4e 38       	lddpc	r8,80002c20 <sd_mmc_spi_internal_init+0x284>
80002a96:	b0 89       	st.b	r8[0x0],r9
80002a98:	c2 d8       	rjmp	80002af2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002a9a:	30 09       	mov	r9,0
80002a9c:	4e 18       	lddpc	r8,80002c20 <sd_mmc_spi_internal_init+0x284>
80002a9e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002aa0:	30 0b       	mov	r11,0
80002aa2:	16 9c       	mov	r12,r11
80002aa4:	f0 1f 00 60 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002aa8:	4e 08       	lddpc	r8,80002c28 <sd_mmc_spi_internal_init+0x28c>
80002aaa:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002aac:	e0 6b 00 ff 	mov	r11,255
80002ab0:	fe 7c 24 00 	mov	r12,-56320
80002ab4:	f0 1f 00 58 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
80002ab8:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002aba:	4d c6       	lddpc	r6,80002c28 <sd_mmc_spi_internal_init+0x28c>
80002abc:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002abe:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ac0:	e0 62 00 ff 	mov	r2,255
80002ac4:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80002ac8:	36 54       	mov	r4,101
80002aca:	c1 08       	rjmp	80002aea <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002acc:	06 9b       	mov	r11,r3
80002ace:	06 9c       	mov	r12,r3
80002ad0:	f0 1f 00 55 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002ad4:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ad6:	04 9b       	mov	r11,r2
80002ad8:	02 9c       	mov	r12,r1
80002ada:	f0 1f 00 4f 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80002ade:	2f f7       	sub	r7,-1
80002ae0:	5c 87       	casts.h	r7
        if(retry > 100)
80002ae2:	e8 07 19 00 	cp.h	r7,r4
80002ae6:	e0 80 00 8e 	breq	80002c02 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002aea:	0d 88       	ld.ub	r8,r6[0x0]
80002aec:	ea 08 18 00 	cp.b	r8,r5
80002af0:	ce e1       	brne	80002acc <sd_mmc_spi_internal_init+0x130>
80002af2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002af4:	4c b4       	lddpc	r4,80002c20 <sd_mmc_spi_internal_init+0x284>
80002af6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002af8:	0e 93       	mov	r3,r7
80002afa:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002afc:	4c b6       	lddpc	r6,80002c28 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002afe:	e0 62 00 ff 	mov	r2,255
80002b02:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002b06:	09 88       	ld.ub	r8,r4[0x0]
80002b08:	ea 08 18 00 	cp.b	r8,r5
80002b0c:	c1 10       	breq	80002b2e <sd_mmc_spi_internal_init+0x192>
80002b0e:	c0 63       	brcs	80002b1a <sd_mmc_spi_internal_init+0x17e>
80002b10:	30 29       	mov	r9,2
80002b12:	f2 08 18 00 	cp.b	r8,r9
80002b16:	c2 81       	brne	80002b66 <sd_mmc_spi_internal_init+0x1ca>
80002b18:	c1 98       	rjmp	80002b4a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
80002b1a:	06 9b       	mov	r11,r3
80002b1c:	30 1c       	mov	r12,1
80002b1e:	f0 1f 00 42 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002b22:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b24:	04 9b       	mov	r11,r2
80002b26:	02 9c       	mov	r12,r1
80002b28:	f0 1f 00 3b 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
      break;
80002b2c:	c1 d8       	rjmp	80002b66 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002b2e:	06 9b       	mov	r11,r3
80002b30:	00 9c       	mov	r12,r0
80002b32:	f0 1f 00 3d 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002b36:	06 9b       	mov	r11,r3
80002b38:	32 9c       	mov	r12,41
80002b3a:	f0 1f 00 3b 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002b3e:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b40:	04 9b       	mov	r11,r2
80002b42:	02 9c       	mov	r12,r1
80002b44:	f0 1f 00 34 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
      break;
80002b48:	c0 f8       	rjmp	80002b66 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002b4a:	06 9b       	mov	r11,r3
80002b4c:	00 9c       	mov	r12,r0
80002b4e:	f0 1f 00 36 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002b52:	fc 1b 40 00 	movh	r11,0x4000
80002b56:	32 9c       	mov	r12,41
80002b58:	f0 1f 00 33 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002b5c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b5e:	04 9b       	mov	r11,r2
80002b60:	02 9c       	mov	r12,r1
80002b62:	f0 1f 00 2d 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002b66:	2f f7       	sub	r7,-1
80002b68:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002b6a:	fe 78 c3 50 	mov	r8,-15536
80002b6e:	f0 07 19 00 	cp.h	r7,r8
80002b72:	c4 80       	breq	80002c02 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002b74:	0d 89       	ld.ub	r9,r6[0x0]
80002b76:	30 08       	mov	r8,0
80002b78:	f0 09 18 00 	cp.b	r9,r8
80002b7c:	cc 51       	brne	80002b06 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002b7e:	4a 98       	lddpc	r8,80002c20 <sd_mmc_spi_internal_init+0x284>
80002b80:	11 89       	ld.ub	r9,r8[0x0]
80002b82:	30 28       	mov	r8,2
80002b84:	f0 09 18 00 	cp.b	r9,r8
80002b88:	c0 a1       	brne	80002b9c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002b8a:	f0 1f 00 2a 	mcall	80002c30 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
80002b8e:	5b fc       	cp.w	r12,-1
80002b90:	c3 90       	breq	80002c02 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002b92:	58 1c       	cp.w	r12,1
80002b94:	c0 41       	brne	80002b9c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002b96:	30 39       	mov	r9,3
80002b98:	4a 28       	lddpc	r8,80002c20 <sd_mmc_spi_internal_init+0x284>
80002b9a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002b9c:	30 0b       	mov	r11,0
80002b9e:	33 bc       	mov	r12,59
80002ba0:	f0 1f 00 21 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002ba4:	4a 17       	lddpc	r7,80002c28 <sd_mmc_spi_internal_init+0x28c>
80002ba6:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ba8:	e0 6b 00 ff 	mov	r11,255
80002bac:	fe 7c 24 00 	mov	r12,-56320
80002bb0:	f0 1f 00 19 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002bb4:	e0 6b 02 00 	mov	r11,512
80002bb8:	31 0c       	mov	r12,16
80002bba:	f0 1f 00 1b 	mcall	80002c24 <sd_mmc_spi_internal_init+0x288>
80002bbe:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002bc0:	e0 6b 00 ff 	mov	r11,255
80002bc4:	fe 7c 24 00 	mov	r12,-56320
80002bc8:	f0 1f 00 13 	mcall	80002c14 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002bcc:	0f 89       	ld.ub	r9,r7[0x0]
80002bce:	30 08       	mov	r8,0
80002bd0:	f0 09 18 00 	cp.b	r9,r8
80002bd4:	c1 71       	brne	80002c02 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80002bd6:	49 8c       	lddpc	r12,80002c34 <sd_mmc_spi_internal_init+0x298>
80002bd8:	f0 1f 00 18 	mcall	80002c38 <sd_mmc_spi_internal_init+0x29c>
80002bdc:	c1 30       	breq	80002c02 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002bde:	f0 1f 00 18 	mcall	80002c3c <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80002be2:	30 19       	mov	r9,1
80002be4:	48 e8       	lddpc	r8,80002c1c <sd_mmc_spi_internal_init+0x280>
80002be6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002be8:	48 7b       	lddpc	r11,80002c04 <sd_mmc_spi_internal_init+0x268>
80002bea:	e0 68 1b 00 	mov	r8,6912
80002bee:	ea 18 00 b7 	orh	r8,0xb7
80002bf2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002bf4:	48 58       	lddpc	r8,80002c08 <sd_mmc_spi_internal_init+0x26c>
80002bf6:	70 0a       	ld.w	r10,r8[0x0]
80002bf8:	fe 7c 24 00 	mov	r12,-56320
80002bfc:	f0 1f 00 04 	mcall	80002c0c <sd_mmc_spi_internal_init+0x270>
80002c00:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002c02:	d8 3a       	popm	r0-r7,pc,r12=0
80002c04:	00 00       	add	r0,r0
80002c06:	05 38       	ld.ub	r8,r2++
80002c08:	00 00       	add	r0,r0
80002c0a:	05 48       	ld.w	r8,--r2
80002c0c:	80 00       	ld.sh	r0,r0[0x0]
80002c0e:	2e c0       	sub	r0,-20
80002c10:	80 00       	ld.sh	r0,r0[0x0]
80002c12:	2e 4c       	sub	r12,-28
80002c14:	80 00       	ld.sh	r0,r0[0x0]
80002c16:	2f 7e       	sub	lr,-9
80002c18:	80 00       	ld.sh	r0,r0[0x0]
80002c1a:	2e 98       	sub	r8,-23
80002c1c:	00 00       	add	r0,r0
80002c1e:	05 4c       	ld.w	r12,--r2
80002c20:	00 00       	add	r0,r0
80002c22:	08 a2       	st.w	r4++,r2
80002c24:	80 00       	ld.sh	r0,r0[0x0]
80002c26:	23 08       	sub	r8,48
80002c28:	00 00       	add	r0,r0
80002c2a:	08 b4       	st.h	r4++,r4
80002c2c:	80 00       	ld.sh	r0,r0[0x0]
80002c2e:	26 8c       	sub	r12,104
80002c30:	80 00       	ld.sh	r0,r0[0x0]
80002c32:	26 00       	sub	r0,96
80002c34:	00 00       	add	r0,r0
80002c36:	08 a4       	st.w	r4++,r4
80002c38:	80 00       	ld.sh	r0,r0[0x0]
80002c3a:	28 a8       	sub	r8,-118
80002c3c:	80 00       	ld.sh	r0,r0[0x0]
80002c3e:	20 08       	sub	r8,0

80002c40 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> true
//!   The memory check failed -> false
bool sd_mmc_spi_mem_check(void)
{
80002c40:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence())
80002c42:	f0 1f 00 07 	mcall	80002c5c <sd_mmc_spi_mem_check+0x1c>
80002c46:	c0 a0       	breq	80002c5a <sd_mmc_spi_mem_check+0x1a>
  {
    if (sd_mmc_spi_init_done == false)
80002c48:	48 68       	lddpc	r8,80002c60 <sd_mmc_spi_mem_check+0x20>
80002c4a:	11 89       	ld.ub	r9,r8[0x0]
80002c4c:	30 08       	mov	r8,0
80002c4e:	f0 09 18 00 	cp.b	r9,r8
80002c52:	c0 20       	breq	80002c56 <sd_mmc_spi_mem_check+0x16>
80002c54:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
80002c56:	f0 1f 00 04 	mcall	80002c64 <sd_mmc_spi_mem_check+0x24>
    }
    else
      return true;
  }
  return false;
}
80002c5a:	d8 02       	popm	pc
80002c5c:	80 00       	ld.sh	r0,r0[0x0]
80002c5e:	23 48       	sub	r8,52
80002c60:	00 00       	add	r0,r0
80002c62:	05 4c       	ld.w	r12,--r2
80002c64:	80 00       	ld.sh	r0,r0[0x0]
80002c66:	29 9c       	sub	r12,-103

80002c68 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002c68:	eb cd 40 10 	pushm	r4,lr
80002c6c:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002c70:	48 88       	lddpc	r8,80002c90 <sd_mmc_spi_init+0x28>
80002c72:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002c74:	48 88       	lddpc	r8,80002c94 <sd_mmc_spi_init+0x2c>
80002c76:	e8 ea 00 00 	ld.d	r10,r4[0]
80002c7a:	f0 eb 00 00 	st.d	r8[0],r10
80002c7e:	e8 ea 00 08 	ld.d	r10,r4[8]
80002c82:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002c86:	f0 1f 00 05 	mcall	80002c98 <sd_mmc_spi_init+0x30>
}
80002c8a:	e3 cd 80 10 	ldm	sp++,r4,pc
80002c8e:	00 00       	add	r0,r0
80002c90:	00 00       	add	r0,r0
80002c92:	05 48       	ld.w	r8,--r2
80002c94:	00 00       	add	r0,r0
80002c96:	05 38       	ld.ub	r8,r2++
80002c98:	80 00       	ld.sh	r0,r0[0x0]
80002c9a:	29 9c       	sub	r12,-103

80002c9c <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002c9c:	30 e8       	mov	r8,14
80002c9e:	f0 0c 18 00 	cp.b	r12,r8
80002ca2:	e0 88 00 03 	brls	80002ca8 <pdca_get_handler+0xc>
80002ca6:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002ca8:	a7 6c       	lsl	r12,0x6
80002caa:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002cae:	5e fc       	retal	r12

80002cb0 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002cb0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002cb2:	f0 1f 00 03 	mcall	80002cbc <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002cb6:	30 28       	mov	r8,2
80002cb8:	99 58       	st.w	r12[0x14],r8
}
80002cba:	d8 02       	popm	pc
80002cbc:	80 00       	ld.sh	r0,r0[0x0]
80002cbe:	2c 9c       	sub	r12,-55

80002cc0 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002cc0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002cc2:	f0 1f 00 03 	mcall	80002ccc <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002cc6:	30 18       	mov	r8,1
80002cc8:	99 58       	st.w	r12[0x14],r8
}
80002cca:	d8 02       	popm	pc
80002ccc:	80 00       	ld.sh	r0,r0[0x0]
80002cce:	2c 9c       	sub	r12,-55

80002cd0 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002cd0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002cd2:	f0 1f 00 03 	mcall	80002cdc <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002cd6:	30 28       	mov	r8,2
80002cd8:	99 88       	st.w	r12[0x20],r8
}
80002cda:	d8 02       	popm	pc
80002cdc:	80 00       	ld.sh	r0,r0[0x0]
80002cde:	2c 9c       	sub	r12,-55

80002ce0 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002ce0:	d4 01       	pushm	lr
80002ce2:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002ce4:	f0 1f 00 08 	mcall	80002d04 <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002ce8:	e1 b8 00 00 	mfsr	r8,0x0
80002cec:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002cee:	d3 03       	ssrf	0x10

	return flags;
80002cf0:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002cf2:	30 19       	mov	r9,1
80002cf4:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002cf6:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002cf8:	e6 18 00 01 	andh	r8,0x1,COH
80002cfc:	c0 21       	brne	80002d00 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002cfe:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002d00:	2f fd       	sub	sp,-4
80002d02:	d8 02       	popm	pc
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	2c 9c       	sub	r12,-55

80002d08 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002d08:	d4 01       	pushm	lr
80002d0a:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002d0c:	f0 1f 00 08 	mcall	80002d2c <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002d10:	e1 b8 00 00 	mfsr	r8,0x0
80002d14:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002d16:	d3 03       	ssrf	0x10

	return flags;
80002d18:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002d1a:	30 29       	mov	r9,2
80002d1c:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002d1e:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002d20:	e6 18 00 01 	andh	r8,0x1,COH
80002d24:	c0 21       	brne	80002d28 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002d26:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002d28:	2f fd       	sub	sp,-4
80002d2a:	d8 02       	popm	pc
80002d2c:	80 00       	ld.sh	r0,r0[0x0]
80002d2e:	2c 9c       	sub	r12,-55

80002d30 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80002d30:	eb cd 40 c0 	pushm	r6-r7,lr
80002d34:	20 1d       	sub	sp,4
80002d36:	16 96       	mov	r6,r11
80002d38:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002d3a:	f0 1f 00 0b 	mcall	80002d64 <pdca_load_channel+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002d3e:	e1 b8 00 00 	mfsr	r8,0x0
80002d42:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002d44:	d3 03       	ssrf	0x10

	return flags;
80002d46:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80002d48:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80002d4a:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002d4c:	e0 69 01 00 	mov	r9,256
80002d50:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80002d52:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002d54:	e6 18 00 01 	andh	r8,0x1,COH
80002d58:	c0 21       	brne	80002d5c <pdca_load_channel+0x2c>
      cpu_irq_enable();
80002d5a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002d5c:	2f fd       	sub	sp,-4
80002d5e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d62:	00 00       	add	r0,r0
80002d64:	80 00       	ld.sh	r0,r0[0x0]
80002d66:	2c 9c       	sub	r12,-55

80002d68 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002d68:	eb cd 40 e0 	pushm	r5-r7,lr
80002d6c:	20 1d       	sub	sp,4
80002d6e:	18 95       	mov	r5,r12
80002d70:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002d72:	f0 1f 00 13 	mcall	80002dbc <pdca_init_channel+0x54>
80002d76:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002d78:	0a 9c       	mov	r12,r5
80002d7a:	f0 1f 00 12 	mcall	80002dc0 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002d7e:	0a 9c       	mov	r12,r5
80002d80:	f0 1f 00 11 	mcall	80002dc4 <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002d84:	e1 b8 00 00 	mfsr	r8,0x0
80002d88:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002d8a:	d3 03       	ssrf	0x10

	return flags;
80002d8c:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002d8e:	6c 09       	ld.w	r9,r6[0x0]
80002d90:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002d92:	6c 19       	ld.w	r9,r6[0x4]
80002d94:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002d96:	6c 49       	ld.w	r9,r6[0x10]
80002d98:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002d9a:	6c 29       	ld.w	r9,r6[0x8]
80002d9c:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002d9e:	6c 39       	ld.w	r9,r6[0xc]
80002da0:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002da2:	6c 59       	ld.w	r9,r6[0x14]
80002da4:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002da6:	e0 69 01 00 	mov	r9,256
80002daa:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002dac:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002dae:	e6 18 00 01 	andh	r8,0x1,COH
80002db2:	c0 21       	brne	80002db6 <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002db4:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002db6:	2f fd       	sub	sp,-4
80002db8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002dbc:	80 00       	ld.sh	r0,r0[0x0]
80002dbe:	2c 9c       	sub	r12,-55
80002dc0:	80 00       	ld.sh	r0,r0[0x0]
80002dc2:	2d 08       	sub	r8,-48
80002dc4:	80 00       	ld.sh	r0,r0[0x0]
80002dc6:	2c e0       	sub	r0,-50

80002dc8 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002dc8:	f8 c8 00 01 	sub	r8,r12,1
80002dcc:	f0 0b 00 0b 	add	r11,r8,r11
80002dd0:	f6 0c 0d 0a 	divu	r10,r11,r12
80002dd4:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002dd6:	f4 c8 00 01 	sub	r8,r10,1
80002dda:	e0 48 00 fe 	cp.w	r8,254
80002dde:	e0 88 00 03 	brls	80002de4 <getBaudDiv+0x1c>
80002de2:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002de4:	5c 8c       	casts.h	r12
}
80002de6:	5e fc       	retal	r12

80002de8 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002de8:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002dec:	30 18       	mov	r8,1
80002dee:	f0 09 18 00 	cp.b	r9,r8
80002df2:	e0 88 00 04 	brls	80002dfa <spi_initMaster+0x12>
80002df6:	30 2c       	mov	r12,2
80002df8:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002dfa:	e0 68 00 80 	mov	r8,128
80002dfe:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002e00:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002e02:	30 19       	mov	r9,1
80002e04:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002e08:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002e0c:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002e10:	30 09       	mov	r9,0
80002e12:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002e16:	30 fa       	mov	r10,15
80002e18:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002e1c:	99 18       	st.w	r12[0x4],r8
80002e1e:	5e f9       	retal	r9

80002e20 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002e20:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002e22:	30 18       	mov	r8,1
80002e24:	f0 0b 18 00 	cp.b	r11,r8
80002e28:	5f be       	srhi	lr
80002e2a:	f0 0a 18 00 	cp.b	r10,r8
80002e2e:	5f b8       	srhi	r8
80002e30:	fd e8 10 08 	or	r8,lr,r8
80002e34:	c0 30       	breq	80002e3a <spi_selectionMode+0x1a>
80002e36:	30 2c       	mov	r12,2
80002e38:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002e3a:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002e3c:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002e40:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002e44:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002e48:	99 18       	st.w	r12[0x4],r8
80002e4a:	d8 0a       	popm	pc,r12=0

80002e4c <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002e4c:	78 18       	ld.w	r8,r12[0x4]
80002e4e:	ea 18 00 0f 	orh	r8,0xf
80002e52:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002e54:	78 18       	ld.w	r8,r12[0x4]
80002e56:	e2 18 00 04 	andl	r8,0x4,COH
80002e5a:	c0 f0       	breq	80002e78 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002e5c:	30 e8       	mov	r8,14
80002e5e:	f0 0b 18 00 	cp.b	r11,r8
80002e62:	e0 8b 00 19 	brhi	80002e94 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002e66:	78 18       	ld.w	r8,r12[0x4]
80002e68:	b1 6b       	lsl	r11,0x10
80002e6a:	ea 1b ff f0 	orh	r11,0xfff0
80002e6e:	e8 1b ff ff 	orl	r11,0xffff
80002e72:	10 6b       	and	r11,r8
80002e74:	99 1b       	st.w	r12[0x4],r11
80002e76:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002e78:	30 38       	mov	r8,3
80002e7a:	f0 0b 18 00 	cp.b	r11,r8
80002e7e:	e0 8b 00 0b 	brhi	80002e94 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002e82:	78 18       	ld.w	r8,r12[0x4]
80002e84:	2f 0b       	sub	r11,-16
80002e86:	30 19       	mov	r9,1
80002e88:	f2 0b 09 4b 	lsl	r11,r9,r11
80002e8c:	5c db       	com	r11
80002e8e:	10 6b       	and	r11,r8
80002e90:	99 1b       	st.w	r12[0x4],r11
80002e92:	5e fd       	retal	0
80002e94:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002e96:	5e fc       	retal	r12

80002e98 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002e98:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002e9c:	c0 58       	rjmp	80002ea6 <spi_unselectChip+0xe>
		if (!timeout--) {
80002e9e:	58 08       	cp.w	r8,0
80002ea0:	c0 21       	brne	80002ea4 <spi_unselectChip+0xc>
80002ea2:	5e ff       	retal	1
80002ea4:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002ea6:	78 49       	ld.w	r9,r12[0x10]
80002ea8:	e2 19 02 00 	andl	r9,0x200,COH
80002eac:	cf 90       	breq	80002e9e <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002eae:	78 18       	ld.w	r8,r12[0x4]
80002eb0:	ea 18 00 0f 	orh	r8,0xf
80002eb4:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002eb6:	fc 18 01 00 	movh	r8,0x100
80002eba:	99 08       	st.w	r12[0x0],r8
80002ebc:	5e fd       	retal	0
80002ebe:	d7 03       	nop

80002ec0 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002ec0:	eb cd 40 f8 	pushm	r3-r7,lr
80002ec4:	18 95       	mov	r5,r12
80002ec6:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002ec8:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002ecc:	30 38       	mov	r8,3
80002ece:	f0 06 18 00 	cp.b	r6,r8
80002ed2:	e0 8b 00 4d 	brhi	80002f6c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002ed6:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002eda:	30 18       	mov	r8,1
80002edc:	f0 04 18 00 	cp.b	r4,r8
80002ee0:	e0 8b 00 46 	brhi	80002f6c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002ee4:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002ee8:	30 78       	mov	r8,7
80002eea:	f0 03 18 00 	cp.b	r3,r8
80002eee:	e0 88 00 3f 	brls	80002f6c <spi_setupChipReg+0xac>
80002ef2:	31 08       	mov	r8,16
80002ef4:	f0 03 18 00 	cp.b	r3,r8
80002ef8:	e0 8b 00 3a 	brhi	80002f6c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002efc:	14 9b       	mov	r11,r10
80002efe:	6e 1c       	ld.w	r12,r7[0x4]
80002f00:	f0 1f 00 1d 	mcall	80002f74 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002f04:	c3 45       	brlt	80002f6c <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80002f06:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002f08:	ec 09 16 01 	lsr	r9,r6,0x1
80002f0c:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002f10:	ec 16 00 01 	eorl	r6,0x1
80002f14:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002f18:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002f1c:	20 83       	sub	r3,8
80002f1e:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002f22:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80002f26:	ef 39 00 09 	ld.ub	r9,r7[9]
80002f2a:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002f2e:	ef 39 00 0a 	ld.ub	r9,r7[10]
80002f32:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80002f36:	0f 89       	ld.ub	r9,r7[0x0]
80002f38:	30 1a       	mov	r10,1
80002f3a:	f4 09 18 00 	cp.b	r9,r10
80002f3e:	c0 e0       	breq	80002f5a <spi_setupChipReg+0x9a>
80002f40:	c0 a3       	brcs	80002f54 <spi_setupChipReg+0x94>
80002f42:	30 2a       	mov	r10,2
80002f44:	f4 09 18 00 	cp.b	r9,r10
80002f48:	c0 c0       	breq	80002f60 <spi_setupChipReg+0xa0>
80002f4a:	30 3a       	mov	r10,3
80002f4c:	f4 09 18 00 	cp.b	r9,r10
80002f50:	c0 e1       	brne	80002f6c <spi_setupChipReg+0xac>
80002f52:	c0 a8       	rjmp	80002f66 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002f54:	8b c8       	st.w	r5[0x30],r8
80002f56:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002f5a:	8b d8       	st.w	r5[0x34],r8
80002f5c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002f60:	8b e8       	st.w	r5[0x38],r8
80002f62:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002f66:	8b f8       	st.w	r5[0x3c],r8
80002f68:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002f6c:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002f6e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002f72:	00 00       	add	r0,r0
80002f74:	80 00       	ld.sh	r0,r0[0x0]
80002f76:	2d c8       	sub	r8,-36

80002f78 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002f78:	30 18       	mov	r8,1
80002f7a:	99 08       	st.w	r12[0x0],r8
}
80002f7c:	5e fc       	retal	r12

80002f7e <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80002f7e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002f82:	c0 58       	rjmp	80002f8c <spi_write+0xe>
		if (!timeout--) {
80002f84:	58 08       	cp.w	r8,0
80002f86:	c0 21       	brne	80002f8a <spi_write+0xc>
80002f88:	5e ff       	retal	1
80002f8a:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002f8c:	78 49       	ld.w	r9,r12[0x10]
80002f8e:	e2 19 00 02 	andl	r9,0x2,COH
80002f92:	cf 90       	breq	80002f84 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f94:	5c 7b       	castu.h	r11
80002f96:	99 3b       	st.w	r12[0xc],r11
80002f98:	5e fd       	retal	0

80002f9a <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80002f9a:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002f9e:	c0 58       	rjmp	80002fa8 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80002fa0:	58 08       	cp.w	r8,0
80002fa2:	c0 21       	brne	80002fa6 <spi_read+0xc>
80002fa4:	5e ff       	retal	1
80002fa6:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002fa8:	78 49       	ld.w	r9,r12[0x10]
80002faa:	e2 19 02 01 	andl	r9,0x201,COH
80002fae:	e0 49 02 01 	cp.w	r9,513
80002fb2:	cf 71       	brne	80002fa0 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80002fb4:	78 28       	ld.w	r8,r12[0x8]
80002fb6:	b6 08       	st.h	r11[0x0],r8
80002fb8:	5e fd       	retal	0

80002fba <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002fba:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002fbc:	f6 08 15 04 	lsl	r8,r11,0x4
80002fc0:	14 38       	cp.w	r8,r10
80002fc2:	f9 b8 08 10 	movls	r8,16
80002fc6:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002fca:	f0 0b 02 4b 	mul	r11,r8,r11
80002fce:	f6 09 16 01 	lsr	r9,r11,0x1
80002fd2:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002fd6:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002fda:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002fde:	f2 cb 00 01 	sub	r11,r9,1
80002fe2:	e0 4b ff fe 	cp.w	r11,65534
80002fe6:	e0 88 00 03 	brls	80002fec <usart_set_async_baudrate+0x32>
80002fea:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002fec:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002fee:	e8 6e 00 00 	mov	lr,524288
80002ff2:	59 08       	cp.w	r8,16
80002ff4:	fc 08 17 10 	movne	r8,lr
80002ff8:	f9 b8 00 00 	moveq	r8,0
80002ffc:	e4 1b ff f7 	andh	r11,0xfff7
80003000:	e0 1b fe cf 	andl	r11,0xfecf
80003004:	16 48       	or	r8,r11
80003006:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003008:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
8000300c:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003010:	99 89       	st.w	r12[0x20],r9
80003012:	d8 0a       	popm	pc,r12=0

80003014 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003014:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003018:	e6 18 00 01 	andh	r8,0x1,COH
8000301c:	c0 71       	brne	8000302a <usart_reset+0x16>
8000301e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003020:	3f f8       	mov	r8,-1
80003022:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003024:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003026:	d5 03       	csrf	0x10
80003028:	c0 48       	rjmp	80003030 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000302a:	3f f8       	mov	r8,-1
8000302c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000302e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003030:	30 08       	mov	r8,0
80003032:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003034:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003036:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003038:	ea 68 61 0c 	mov	r8,680204
8000303c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000303e:	5e fc       	retal	r12

80003040 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003040:	eb cd 40 e0 	pushm	r5-r7,lr
80003044:	18 96       	mov	r6,r12
80003046:	16 97       	mov	r7,r11
80003048:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
8000304a:	f0 1f 00 2f 	mcall	80003104 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
8000304e:	58 07       	cp.w	r7,0
80003050:	c5 80       	breq	80003100 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003052:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003054:	30 49       	mov	r9,4
80003056:	f2 08 18 00 	cp.b	r8,r9
8000305a:	e0 88 00 53 	brls	80003100 <usart_init_rs232+0xc0>
8000305e:	30 99       	mov	r9,9
80003060:	f2 08 18 00 	cp.b	r8,r9
80003064:	e0 8b 00 4e 	brhi	80003100 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003068:	0f d9       	ld.ub	r9,r7[0x5]
8000306a:	30 78       	mov	r8,7
8000306c:	f0 09 18 00 	cp.b	r9,r8
80003070:	e0 8b 00 48 	brhi	80003100 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003074:	8e 39       	ld.sh	r9,r7[0x6]
80003076:	e0 68 01 01 	mov	r8,257
8000307a:	f0 09 19 00 	cp.h	r9,r8
8000307e:	e0 8b 00 41 	brhi	80003100 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003082:	ef 39 00 08 	ld.ub	r9,r7[8]
80003086:	30 38       	mov	r8,3
80003088:	f0 09 18 00 	cp.b	r9,r8
8000308c:	e0 8b 00 3a 	brhi	80003100 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003090:	0a 9a       	mov	r10,r5
80003092:	6e 0b       	ld.w	r11,r7[0x0]
80003094:	0c 9c       	mov	r12,r6
80003096:	f0 1f 00 1d 	mcall	80003108 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000309a:	58 1c       	cp.w	r12,1
8000309c:	c3 20       	breq	80003100 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
8000309e:	0f c8       	ld.ub	r8,r7[0x4]
800030a0:	30 99       	mov	r9,9
800030a2:	f2 08 18 00 	cp.b	r8,r9
800030a6:	c0 51       	brne	800030b0 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800030a8:	6c 18       	ld.w	r8,r6[0x4]
800030aa:	b1 b8       	sbr	r8,0x11
800030ac:	8d 18       	st.w	r6[0x4],r8
800030ae:	c0 68       	rjmp	800030ba <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800030b0:	6c 19       	ld.w	r9,r6[0x4]
800030b2:	20 58       	sub	r8,5
800030b4:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800030b8:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800030ba:	6c 19       	ld.w	r9,r6[0x4]
800030bc:	ef 3a 00 08 	ld.ub	r10,r7[8]
800030c0:	0f d8       	ld.ub	r8,r7[0x5]
800030c2:	a9 78       	lsl	r8,0x9
800030c4:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800030c8:	12 48       	or	r8,r9
800030ca:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800030cc:	8e 38       	ld.sh	r8,r7[0x6]
800030ce:	30 29       	mov	r9,2
800030d0:	f2 08 19 00 	cp.h	r8,r9
800030d4:	e0 88 00 09 	brls	800030e6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800030d8:	6c 18       	ld.w	r8,r6[0x4]
800030da:	ad b8       	sbr	r8,0xd
800030dc:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800030de:	8e b8       	ld.uh	r8,r7[0x6]
800030e0:	20 28       	sub	r8,2
800030e2:	8d a8       	st.w	r6[0x28],r8
800030e4:	c0 68       	rjmp	800030f0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800030e6:	6c 19       	ld.w	r9,r6[0x4]
800030e8:	5c 78       	castu.h	r8
800030ea:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800030ee:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800030f0:	6c 18       	ld.w	r8,r6[0x4]
800030f2:	e0 18 ff f0 	andl	r8,0xfff0
800030f6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800030f8:	35 08       	mov	r8,80
800030fa:	8d 08       	st.w	r6[0x0],r8
800030fc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003100:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003104:	80 00       	ld.sh	r0,r0[0x0]
80003106:	30 14       	mov	r4,1
80003108:	80 00       	ld.sh	r0,r0[0x0]
8000310a:	2f ba       	sub	r10,-5

8000310c <init_dbg_rs232_ex>:
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
}


void init_dbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
8000310c:	eb cd 40 80 	pushm	r7,lr
80003110:	20 3d       	sub	sp,12
80003112:	16 97       	mov	r7,r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80003114:	50 0c       	stdsp	sp[0x0],r12
80003116:	30 88       	mov	r8,8
80003118:	ba c8       	st.b	sp[0x4],r8
8000311a:	30 48       	mov	r8,4
8000311c:	ba d8       	st.b	sp[0x5],r8
8000311e:	30 08       	mov	r8,0
80003120:	ba 38       	st.h	sp[0x6],r8
80003122:	fb 68 00 08 	st.b	sp[8],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
80003126:	30 2b       	mov	r11,2
80003128:	48 6c       	lddpc	r12,80003140 <init_dbg_rs232_ex+0x34>
8000312a:	f0 1f 00 07 	mcall	80003144 <init_dbg_rs232_ex+0x38>
                     sizeof(DBG_USART_GPIO_MAP) / sizeof(DBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
8000312e:	0e 9a       	mov	r10,r7
80003130:	1a 9b       	mov	r11,sp
80003132:	fe 7c 14 00 	mov	r12,-60416
80003136:	f0 1f 00 05 	mcall	80003148 <init_dbg_rs232_ex+0x3c>
}
8000313a:	2f dd       	sub	sp,-12
8000313c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	a2 00       	st.h	r1[0x0],r0
80003144:	80 00       	ld.sh	r0,r0[0x0]
80003146:	3b 40       	mov	r0,-76
80003148:	80 00       	ld.sh	r0,r0[0x0]
8000314a:	30 40       	mov	r0,4

8000314c <init_dbg_rs232>:
//! ASCII representation of hexadecimal digits.
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_dbg_rs232(long pba_hz)
{
8000314c:	d4 01       	pushm	lr
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
8000314e:	18 9b       	mov	r11,r12
80003150:	e0 6c e1 00 	mov	r12,57600
80003154:	f0 1f 00 02 	mcall	8000315c <init_dbg_rs232+0x10>
}
80003158:	d8 02       	popm	pc
8000315a:	00 00       	add	r0,r0
8000315c:	80 00       	ld.sh	r0,r0[0x0]
8000315e:	31 0c       	mov	r12,16

80003160 <et024006_SetLimits>:
/*! \brief Sets the display limits according to the corner coordinates.
 *  Writing to the display will result in writing to the area specified through
 *  this function.
 */
void et024006_SetLimits( uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2 )
{
80003160:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003164:	fc 1e c0 00 	movh	lr,0xc000
80003168:	30 28       	mov	r8,2
8000316a:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000316c:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80003170:	fc 18 c0 20 	movh	r8,0xc020
80003174:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003176:	30 37       	mov	r7,3
80003178:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000317a:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000317c:	30 4c       	mov	r12,4
8000317e:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003180:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
80003184:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003186:	30 5c       	mov	r12,5
80003188:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000318a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000318c:	30 6a       	mov	r10,6
8000318e:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003190:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
80003194:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003196:	30 7a       	mov	r10,7
80003198:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000319a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000319c:	30 8a       	mov	r10,8
8000319e:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800031a0:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
800031a4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800031a6:	30 9a       	mov	r10,9
800031a8:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800031aa:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
800031ac:	e3 cd 80 80 	ldm	sp++,r7,pc

800031b0 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800031b0:	fc 19 c0 00 	movh	r9,0xc000
800031b4:	30 28       	mov	r8,2
800031b6:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
800031b8:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
800031bc:	fc 18 c0 20 	movh	r8,0xc020
800031c0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800031c2:	30 3a       	mov	r10,3
800031c4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800031c6:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800031c8:	30 6a       	mov	r10,6
800031ca:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800031cc:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
800031d0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800031d2:	30 7a       	mov	r10,7
800031d4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800031d6:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
800031d8:	5e fc       	retal	r12
800031da:	d7 03       	nop

800031dc <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
800031dc:	eb cd 40 80 	pushm	r7,lr
800031e0:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
800031e2:	5c 7b       	castu.h	r11
800031e4:	5c 7c       	castu.h	r12
800031e6:	f0 1f 00 06 	mcall	800031fc <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800031ea:	32 29       	mov	r9,34
800031ec:	fc 18 c0 00 	movh	r8,0xc000
800031f0:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
800031f2:	fc 18 c0 20 	movh	r8,0xc020
800031f6:	b0 07       	st.h	r8[0x0],r7
#endif

}
800031f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800031fc:	80 00       	ld.sh	r0,r0[0x0]
800031fe:	31 b0       	mov	r0,27

80003200 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
80003200:	d4 31       	pushm	r0-r7,lr
80003202:	20 dd       	sub	sp,52
80003204:	18 97       	mov	r7,r12
80003206:	50 6b       	stdsp	sp[0x18],r11
80003208:	50 8a       	stdsp	sp[0x20],r10
8000320a:	50 29       	stdsp	sp[0x8],r9
8000320c:	10 94       	mov	r4,r8
8000320e:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
80003210:	19 89       	ld.ub	r9,r12[0x0]
80003212:	30 08       	mov	r8,0
80003214:	f0 09 18 00 	cp.b	r9,r8
80003218:	e0 80 01 0c 	breq	80003430 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
8000321c:	16 98       	mov	r8,r11
8000321e:	11 3a       	ld.ub	r10,r8++
80003220:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
80003222:	11 89       	ld.ub	r9,r8[0x0]
80003224:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
80003226:	11 98       	ld.ub	r8,r8[0x1]
80003228:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
8000322a:	5b f3       	cp.w	r3,-1
8000322c:	e0 81 00 8d 	brne	80003346 <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
80003230:	e0 69 00 ef 	mov	r9,239
80003234:	e0 6a 01 3f 	mov	r10,319
80003238:	30 0b       	mov	r11,0
8000323a:	16 9c       	mov	r12,r11
8000323c:	f0 1f 00 7e 	mcall	80003434 <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
80003240:	40 58       	lddsp	r8,sp[0x14]
80003242:	50 c8       	stdsp	sp[0x30],r8
80003244:	f0 08 00 18 	add	r8,r8,r8<<0x1
80003248:	a5 78       	lsl	r8,0x5
8000324a:	40 69       	lddsp	r9,sp[0x18]
8000324c:	10 09       	add	r9,r8
8000324e:	50 b9       	stdsp	sp[0x2c],r9
80003250:	ee c8 ff ff 	sub	r8,r7,-1
80003254:	50 98       	stdsp	sp[0x24],r8
80003256:	40 8a       	lddsp	r10,sp[0x20]
80003258:	5c 8a       	casts.h	r10
8000325a:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
8000325c:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
8000325e:	08 90       	mov	r0,r4
80003260:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
80003262:	40 99       	lddsp	r9,sp[0x24]
80003264:	f3 38 ff ff 	ld.ub	r8,r9[-1]
80003268:	30 aa       	mov	r10,10
8000326a:	f4 08 18 00 	cp.b	r8,r10
8000326e:	c0 b1       	brne	80003284 <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80003270:	40 28       	lddsp	r8,sp[0x8]
80003272:	40 39       	lddsp	r9,sp[0xc]
80003274:	12 08       	add	r8,r9
80003276:	5c 88       	casts.h	r8
80003278:	50 28       	stdsp	sp[0x8],r8
8000327a:	40 98       	lddsp	r8,sp[0x24]
8000327c:	40 8a       	lddsp	r10,sp[0x20]
8000327e:	5c 8a       	casts.h	r10
80003280:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
80003282:	c5 a8       	rjmp	80003336 <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
80003284:	30 99       	mov	r9,9
80003286:	f2 08 18 00 	cp.b	r8,r9
8000328a:	c0 81       	brne	8000329a <et024006_PrintString+0x9a>
        x += xfont;
8000328c:	40 a8       	lddsp	r8,sp[0x28]
8000328e:	40 49       	lddsp	r9,sp[0x10]
80003290:	12 08       	add	r8,r9
80003292:	5c 88       	casts.h	r8
80003294:	50 a8       	stdsp	sp[0x28],r8
80003296:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
80003298:	c4 f8       	rjmp	80003336 <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
8000329a:	f0 ca 00 20 	sub	r10,r8,32
8000329e:	35 f9       	mov	r9,95
800032a0:	f2 0a 18 00 	cp.b	r10,r9
800032a4:	e0 88 00 04 	brls	800032ac <et024006_PrintString+0xac>
800032a8:	40 b5       	lddsp	r5,sp[0x2c]
800032aa:	c0 a8       	rjmp	800032be <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
800032ac:	22 08       	sub	r8,32
800032ae:	40 ca       	lddsp	r10,sp[0x30]
800032b0:	f0 0a 02 45 	mul	r5,r8,r10
800032b4:	40 59       	lddsp	r9,sp[0x14]
800032b6:	12 05       	add	r5,r9
800032b8:	40 68       	lddsp	r8,sp[0x18]
800032ba:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800032be:	40 22       	lddsp	r2,sp[0x8]
800032c0:	5c 72       	castu.h	r2
800032c2:	40 3a       	lddsp	r10,sp[0xc]
800032c4:	e4 0a 00 0a 	add	r10,r2,r10
800032c8:	50 1a       	stdsp	sp[0x4],r10
800032ca:	04 3a       	cp.w	r10,r2
800032cc:	e0 8a 00 2f 	brle	8000332a <et024006_PrintString+0x12a>
800032d0:	40 21       	lddsp	r1,sp[0x8]
800032d2:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800032d4:	40 a9       	lddsp	r9,sp[0x28]
800032d6:	5c 79       	castu.h	r9
800032d8:	50 09       	stdsp	sp[0x0],r9
800032da:	12 94       	mov	r4,r9
800032dc:	40 48       	lddsp	r8,sp[0x10]
800032de:	10 04       	add	r4,r8
800032e0:	40 aa       	lddsp	r10,sp[0x28]
800032e2:	5c 8a       	casts.h	r10
800032e4:	50 7a       	stdsp	sp[0x1c],r10
800032e6:	c1 b8       	rjmp	8000331c <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
800032e8:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
800032ea:	0b 88       	ld.ub	r8,r5[0x0]
800032ec:	ed e8 00 08 	and	r8,r6,r8
800032f0:	e6 08 18 00 	cp.b	r8,r3
800032f4:	c0 50       	breq	800032fe <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
800032f6:	00 9a       	mov	r10,r0
800032f8:	04 9b       	mov	r11,r2
800032fa:	f0 1f 00 50 	mcall	80003438 <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800032fe:	2f f7       	sub	r7,-1
80003300:	5c 87       	casts.h	r7
80003302:	0e 9c       	mov	r12,r7
80003304:	5c 7c       	castu.h	r12
80003306:	08 3c       	cp.w	r12,r4
80003308:	cf 05       	brlt	800032e8 <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
8000330a:	2f f1       	sub	r1,-1
8000330c:	5c 81       	casts.h	r1
8000330e:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
80003312:	40 19       	lddsp	r9,sp[0x4]
80003314:	04 39       	cp.w	r9,r2
80003316:	e0 8a 00 0a 	brle	8000332a <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
8000331a:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
8000331c:	40 0c       	lddsp	r12,sp[0x0]
8000331e:	08 3c       	cp.w	r12,r4
80003320:	cf 54       	brge	8000330a <et024006_PrintString+0x10a>
80003322:	40 77       	lddsp	r7,sp[0x1c]
80003324:	e0 66 00 80 	mov	r6,128
80003328:	ce 1b       	rjmp	800032ea <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
8000332a:	40 a8       	lddsp	r8,sp[0x28]
8000332c:	40 4a       	lddsp	r10,sp[0x10]
8000332e:	14 08       	add	r8,r10
80003330:	5c 88       	casts.h	r8
80003332:	50 a8       	stdsp	sp[0x28],r8
80003334:	40 98       	lddsp	r8,sp[0x24]
80003336:	40 99       	lddsp	r9,sp[0x24]
80003338:	2f f9       	sub	r9,-1
8000333a:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
8000333c:	11 88       	ld.ub	r8,r8[0x0]
8000333e:	e6 08 18 00 	cp.b	r8,r3
80003342:	c9 01       	brne	80003262 <et024006_PrintString+0x62>
80003344:	c7 68       	rjmp	80003430 <et024006_PrintString+0x230>
80003346:	f8 c8 ff ff 	sub	r8,r12,-1
8000334a:	50 08       	stdsp	sp[0x0],r8
8000334c:	40 8c       	lddsp	r12,sp[0x20]
8000334e:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80003350:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80003352:	5c 83       	casts.h	r3
80003354:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
80003358:	40 0a       	lddsp	r10,sp[0x0]
8000335a:	f5 31 ff ff 	ld.ub	r1,r10[-1]
8000335e:	30 a8       	mov	r8,10
80003360:	f0 01 18 00 	cp.b	r1,r8
80003364:	c0 b1       	brne	8000337a <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
80003366:	40 28       	lddsp	r8,sp[0x8]
80003368:	40 39       	lddsp	r9,sp[0xc]
8000336a:	12 08       	add	r8,r9
8000336c:	5c 88       	casts.h	r8
8000336e:	50 28       	stdsp	sp[0x8],r8
80003370:	14 98       	mov	r8,r10
80003372:	40 8a       	lddsp	r10,sp[0x20]
80003374:	5c 8a       	casts.h	r10
80003376:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
80003378:	c5 28       	rjmp	8000341c <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
8000337a:	30 98       	mov	r8,9
8000337c:	f0 01 18 00 	cp.b	r1,r8
80003380:	c0 71       	brne	8000338e <et024006_PrintString+0x18e>
        x += xfont;
80003382:	40 49       	lddsp	r9,sp[0x10]
80003384:	12 0c       	add	r12,r9
80003386:	5c 8c       	casts.h	r12
80003388:	50 1c       	stdsp	sp[0x4],r12
8000338a:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
8000338c:	c4 88       	rjmp	8000341c <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
8000338e:	40 32       	lddsp	r2,sp[0xc]
80003390:	40 47       	lddsp	r7,sp[0x10]
80003392:	f8 07 00 08 	add	r8,r12,r7
80003396:	5c 88       	casts.h	r8
80003398:	50 18       	stdsp	sp[0x4],r8
8000339a:	04 99       	mov	r9,r2
8000339c:	20 19       	sub	r9,1
8000339e:	40 28       	lddsp	r8,sp[0x8]
800033a0:	10 09       	add	r9,r8
800033a2:	40 1a       	lddsp	r10,sp[0x4]
800033a4:	20 1a       	sub	r10,1
800033a6:	5c 79       	castu.h	r9
800033a8:	5c 7a       	castu.h	r10
800033aa:	10 9b       	mov	r11,r8
800033ac:	5c 7b       	castu.h	r11
800033ae:	5c 7c       	castu.h	r12
800033b0:	f0 1f 00 21 	mcall	80003434 <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800033b4:	32 29       	mov	r9,34
800033b6:	fc 18 c0 00 	movh	r8,0xc000
800033ba:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800033bc:	40 3a       	lddsp	r10,sp[0xc]
800033be:	58 0a       	cp.w	r10,0
800033c0:	c2 d0       	breq	8000341a <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
800033c2:	e2 ce 00 20 	sub	lr,r1,32
800033c6:	40 59       	lddsp	r9,sp[0x14]
800033c8:	f2 0e 02 4e 	mul	lr,r9,lr
800033cc:	12 0e       	add	lr,r9
800033ce:	40 68       	lddsp	r8,sp[0x18]
800033d0:	f0 0e 00 0e 	add	lr,r8,lr
800033d4:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800033d6:	e0 60 00 80 	mov	r0,128
800033da:	18 91       	mov	r1,r12
800033dc:	c1 98       	rjmp	8000340e <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
800033de:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800033e0:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
800033e4:	ec 0a 18 00 	cp.b	r10,r6
800033e8:	e8 0a 17 10 	movne	r10,r4
800033ec:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800033f0:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800033f4:	2f f8       	sub	r8,-1
800033f6:	5c 88       	casts.h	r8
800033f8:	f0 07 19 00 	cp.h	r7,r8
800033fc:	fe 9b ff f1 	brhi	800033de <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
80003400:	2f fc       	sub	r12,-1
80003402:	5c 8c       	casts.h	r12
80003404:	f8 02 19 00 	cp.h	r2,r12
80003408:	e0 88 00 09 	brls	8000341a <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
8000340c:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
8000340e:	58 07       	cp.w	r7,0
80003410:	cf 80       	breq	80003400 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
80003412:	1d 8b       	ld.ub	r11,lr[0x0]
80003414:	00 99       	mov	r9,r0
80003416:	02 98       	mov	r8,r1
80003418:	ce 4b       	rjmp	800033e0 <et024006_PrintString+0x1e0>
8000341a:	40 08       	lddsp	r8,sp[0x0]
8000341c:	40 09       	lddsp	r9,sp[0x0]
8000341e:	2f f9       	sub	r9,-1
80003420:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
80003422:	11 88       	ld.ub	r8,r8[0x0]
80003424:	ec 08 18 00 	cp.b	r8,r6
80003428:	c0 40       	breq	80003430 <et024006_PrintString+0x230>
8000342a:	40 1c       	lddsp	r12,sp[0x4]
8000342c:	5c 8c       	casts.h	r12
8000342e:	c9 5b       	rjmp	80003358 <et024006_PrintString+0x158>
  }
}
80003430:	2f 3d       	sub	sp,-52
80003432:	d8 32       	popm	r0-r7,pc
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	31 60       	mov	r0,22
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	31 dc       	mov	r12,29

8000343c <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000343c:	32 29       	mov	r9,34
8000343e:	fc 18 c0 00 	movh	r8,0xc000
80003442:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80003444:	58 7b       	cp.w	r11,7
80003446:	e0 88 00 13 	brls	8000346c <et024006_DuplicatePixel+0x30>
8000344a:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
8000344c:	fc 18 c0 20 	movh	r8,0xc020
80003450:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80003452:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80003454:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80003456:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80003458:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000345a:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000345c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000345e:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80003460:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80003462:	58 79       	cp.w	r9,7
80003464:	fe 9b ff f6 	brhi	80003450 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80003468:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
8000346c:	58 0b       	cp.w	r11,0
8000346e:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80003470:	fc 18 c0 20 	movh	r8,0xc020
80003474:	b0 0c       	st.h	r8[0x0],r12
    --count;
80003476:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80003478:	cf e1       	brne	80003474 <et024006_DuplicatePixel+0x38>
8000347a:	5e fc       	retal	r12

8000347c <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
8000347c:	eb cd 40 e0 	pushm	r5-r7,lr
80003480:	14 97       	mov	r7,r10
80003482:	12 96       	mov	r6,r9
80003484:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
80003486:	f6 c9 00 01 	sub	r9,r11,1
8000348a:	0c 09       	add	r9,r6
8000348c:	f8 ca 00 01 	sub	r10,r12,1
80003490:	0e 0a       	add	r10,r7
80003492:	5c 79       	castu.h	r9
80003494:	5c 7a       	castu.h	r10
80003496:	5c 7b       	castu.h	r11
80003498:	5c 7c       	castu.h	r12
8000349a:	f0 1f 00 07 	mcall	800034b4 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
8000349e:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
800034a2:	5c 77       	castu.h	r7
800034a4:	af 3b       	mul	r11,r7
800034a6:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
800034aa:	f0 1f 00 04 	mcall	800034b8 <et024006_DrawFilledRect+0x3c>
}
800034ae:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800034b2:	00 00       	add	r0,r0
800034b4:	80 00       	ld.sh	r0,r0[0x0]
800034b6:	31 60       	mov	r0,22
800034b8:	80 00       	ld.sh	r0,r0[0x0]
800034ba:	34 3c       	mov	r12,67

800034bc <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034bc:	fc 19 c0 00 	movh	r9,0xc000
800034c0:	34 6a       	mov	r10,70
800034c2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034c4:	fc 18 c0 20 	movh	r8,0xc020
800034c8:	e0 6b 00 94 	mov	r11,148
800034cc:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034ce:	34 7b       	mov	r11,71
800034d0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034d2:	34 1b       	mov	r11,65
800034d4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034d6:	34 8b       	mov	r11,72
800034d8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034da:	30 0b       	mov	r11,0
800034dc:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034de:	34 9b       	mov	r11,73
800034e0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034e2:	33 3b       	mov	r11,51
800034e4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034e6:	34 ab       	mov	r11,74
800034e8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034ea:	32 5b       	mov	r11,37
800034ec:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034ee:	34 bb       	mov	r11,75
800034f0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034f2:	34 5b       	mov	r11,69
800034f4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034f6:	34 cb       	mov	r11,76
800034f8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800034fa:	34 4b       	mov	r11,68
800034fc:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800034fe:	34 db       	mov	r11,77
80003500:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003502:	37 7b       	mov	r11,119
80003504:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003506:	34 eb       	mov	r11,78
80003508:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000350a:	31 2b       	mov	r11,18
8000350c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000350e:	34 fb       	mov	r11,79
80003510:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003512:	e0 6b 00 cc 	mov	r11,204
80003516:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003518:	35 0b       	mov	r11,80
8000351a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000351c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000351e:	35 1a       	mov	r10,81
80003520:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003522:	e0 69 00 82 	mov	r9,130
80003526:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
80003528:	5e fc       	retal	r12
8000352a:	d7 03       	nop

8000352c <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
8000352c:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
80003530:	fe f7 04 80 	ld.w	r7,pc[1152]
80003534:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
80003536:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
80003538:	16 9c       	mov	r12,r11
8000353a:	f0 1f 01 1f 	mcall	800039b4 <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
8000353e:	35 5c       	mov	r12,85
80003540:	f0 1f 01 1e 	mcall	800039b8 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
80003544:	30 2b       	mov	r11,2
80003546:	33 2c       	mov	r12,50
80003548:	f0 1f 01 1d 	mcall	800039bc <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
8000354c:	35 2c       	mov	r12,82
8000354e:	f0 1f 01 1d 	mcall	800039c0 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
80003552:	35 2c       	mov	r12,82
80003554:	f0 1f 01 1c 	mcall	800039c4 <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80003558:	6e 07       	ld.w	r7,r7[0x0]
8000355a:	33 28       	mov	r8,50
8000355c:	ee 08 06 46 	mulu.d	r6,r7,r8
80003560:	ee 78 42 40 	mov	r8,1000000
80003564:	30 09       	mov	r9,0
80003566:	ee 7a 42 3f 	mov	r10,999999
8000356a:	30 0b       	mov	r11,0
8000356c:	ec 0a 00 0a 	add	r10,r6,r10
80003570:	ee 0b 00 4b 	adc	r11,r7,r11
80003574:	f0 1f 01 15 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003578:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000357c:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003580:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003584:	14 38       	cp.w	r8,r10
80003586:	e0 88 00 09 	brls	80003598 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000358a:	12 38       	cp.w	r8,r9
8000358c:	fe 98 ff fa 	brls	80003580 <et024006_Init+0x54>
80003590:	12 3a       	cp.w	r10,r9
80003592:	e0 83 00 a2 	brlo	800036d6 <et024006_Init+0x1aa>
80003596:	cf 5b       	rjmp	80003580 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003598:	12 38       	cp.w	r8,r9
8000359a:	e0 8b 00 9e 	brhi	800036d6 <et024006_Init+0x1aa>
8000359e:	12 3a       	cp.w	r10,r9
800035a0:	e0 83 00 9b 	brlo	800036d6 <et024006_Init+0x1aa>
800035a4:	ce eb       	rjmp	80003580 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035a6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035aa:	14 38       	cp.w	r8,r10
800035ac:	e0 88 00 09 	brls	800035be <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035b0:	12 38       	cp.w	r8,r9
800035b2:	fe 98 ff fa 	brls	800035a6 <et024006_Init+0x7a>
800035b6:	12 3a       	cp.w	r10,r9
800035b8:	e0 83 00 a9 	brlo	8000370a <et024006_Init+0x1de>
800035bc:	cf 5b       	rjmp	800035a6 <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035be:	12 38       	cp.w	r8,r9
800035c0:	e0 8b 00 a5 	brhi	8000370a <et024006_Init+0x1de>
800035c4:	12 3a       	cp.w	r10,r9
800035c6:	e0 83 00 a2 	brlo	8000370a <et024006_Init+0x1de>
800035ca:	ce eb       	rjmp	800035a6 <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035cc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035d0:	14 38       	cp.w	r8,r10
800035d2:	e0 88 00 09 	brls	800035e4 <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035d6:	12 38       	cp.w	r8,r9
800035d8:	fe 98 ff fa 	brls	800035cc <et024006_Init+0xa0>
800035dc:	12 3a       	cp.w	r10,r9
800035de:	e0 83 01 1e 	brlo	8000381a <et024006_Init+0x2ee>
800035e2:	cf 5b       	rjmp	800035cc <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035e4:	12 38       	cp.w	r8,r9
800035e6:	e0 8b 01 1a 	brhi	8000381a <et024006_Init+0x2ee>
800035ea:	12 3a       	cp.w	r10,r9
800035ec:	e0 83 01 17 	brlo	8000381a <et024006_Init+0x2ee>
800035f0:	ce eb       	rjmp	800035cc <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035f2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035f6:	14 38       	cp.w	r8,r10
800035f8:	e0 88 00 09 	brls	8000360a <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035fc:	12 38       	cp.w	r8,r9
800035fe:	fe 98 ff fa 	brls	800035f2 <et024006_Init+0xc6>
80003602:	12 3a       	cp.w	r10,r9
80003604:	e0 83 01 29 	brlo	80003856 <et024006_Init+0x32a>
80003608:	cf 5b       	rjmp	800035f2 <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000360a:	12 38       	cp.w	r8,r9
8000360c:	e0 8b 01 25 	brhi	80003856 <et024006_Init+0x32a>
80003610:	12 3a       	cp.w	r10,r9
80003612:	e0 83 01 22 	brlo	80003856 <et024006_Init+0x32a>
80003616:	ce eb       	rjmp	800035f2 <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003618:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000361c:	14 38       	cp.w	r8,r10
8000361e:	e0 88 00 09 	brls	80003630 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003622:	12 38       	cp.w	r8,r9
80003624:	fe 98 ff fa 	brls	80003618 <et024006_Init+0xec>
80003628:	12 3a       	cp.w	r10,r9
8000362a:	e0 83 01 35 	brlo	80003894 <et024006_Init+0x368>
8000362e:	cf 5b       	rjmp	80003618 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003630:	12 38       	cp.w	r8,r9
80003632:	e0 8b 01 31 	brhi	80003894 <et024006_Init+0x368>
80003636:	12 3a       	cp.w	r10,r9
80003638:	e0 83 01 2e 	brlo	80003894 <et024006_Init+0x368>
8000363c:	ce eb       	rjmp	80003618 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000363e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003642:	14 38       	cp.w	r8,r10
80003644:	e0 88 00 09 	brls	80003656 <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003648:	12 38       	cp.w	r8,r9
8000364a:	fe 98 ff fa 	brls	8000363e <et024006_Init+0x112>
8000364e:	12 3a       	cp.w	r10,r9
80003650:	e0 83 01 40 	brlo	800038d0 <et024006_Init+0x3a4>
80003654:	cf 5b       	rjmp	8000363e <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003656:	12 38       	cp.w	r8,r9
80003658:	e0 8b 01 3c 	brhi	800038d0 <et024006_Init+0x3a4>
8000365c:	12 3a       	cp.w	r10,r9
8000365e:	e0 83 01 39 	brlo	800038d0 <et024006_Init+0x3a4>
80003662:	ce eb       	rjmp	8000363e <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003664:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003668:	14 38       	cp.w	r8,r10
8000366a:	e0 88 00 09 	brls	8000367c <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000366e:	12 38       	cp.w	r8,r9
80003670:	fe 98 ff fa 	brls	80003664 <et024006_Init+0x138>
80003674:	12 3a       	cp.w	r10,r9
80003676:	e0 83 01 4b 	brlo	8000390c <et024006_Init+0x3e0>
8000367a:	cf 5b       	rjmp	80003664 <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000367c:	12 38       	cp.w	r8,r9
8000367e:	e0 8b 01 47 	brhi	8000390c <et024006_Init+0x3e0>
80003682:	12 3a       	cp.w	r10,r9
80003684:	e0 83 01 44 	brlo	8000390c <et024006_Init+0x3e0>
80003688:	ce eb       	rjmp	80003664 <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000368a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000368e:	14 38       	cp.w	r8,r10
80003690:	e0 88 00 09 	brls	800036a2 <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003694:	12 38       	cp.w	r8,r9
80003696:	fe 98 ff fa 	brls	8000368a <et024006_Init+0x15e>
8000369a:	12 3a       	cp.w	r10,r9
8000369c:	e0 83 01 56 	brlo	80003948 <et024006_Init+0x41c>
800036a0:	cf 5b       	rjmp	8000368a <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800036a2:	12 38       	cp.w	r8,r9
800036a4:	e0 8b 01 52 	brhi	80003948 <et024006_Init+0x41c>
800036a8:	12 3a       	cp.w	r10,r9
800036aa:	e0 83 01 4f 	brlo	80003948 <et024006_Init+0x41c>
800036ae:	ce eb       	rjmp	8000368a <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800036b0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800036b4:	14 38       	cp.w	r8,r10
800036b6:	e0 88 00 09 	brls	800036c8 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800036ba:	12 38       	cp.w	r8,r9
800036bc:	fe 98 ff fa 	brls	800036b0 <et024006_Init+0x184>
800036c0:	12 3a       	cp.w	r10,r9
800036c2:	e0 83 01 64 	brlo	8000398a <et024006_Init+0x45e>
800036c6:	cf 5b       	rjmp	800036b0 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800036c8:	12 38       	cp.w	r8,r9
800036ca:	e0 8b 01 60 	brhi	8000398a <et024006_Init+0x45e>
800036ce:	12 3a       	cp.w	r10,r9
800036d0:	e0 83 01 5d 	brlo	8000398a <et024006_Init+0x45e>
800036d4:	ce eb       	rjmp	800036b0 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
800036d6:	35 2c       	mov	r12,82
800036d8:	f0 1f 00 ba 	mcall	800039c0 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800036dc:	fe f8 02 d4 	ld.w	r8,pc[724]
800036e0:	70 07       	ld.w	r7,r8[0x0]
800036e2:	30 58       	mov	r8,5
800036e4:	ee 08 06 46 	mulu.d	r6,r7,r8
800036e8:	e0 68 03 e8 	mov	r8,1000
800036ec:	30 09       	mov	r9,0
800036ee:	e0 6a 03 e7 	mov	r10,999
800036f2:	30 0b       	mov	r11,0
800036f4:	ec 0a 00 0a 	add	r10,r6,r10
800036f8:	ee 0b 00 4b 	adc	r11,r7,r11
800036fc:	f0 1f 00 b3 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003700:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003704:	f0 0a 00 0a 	add	r10,r8,r10
80003708:	c4 fb       	rjmp	800035a6 <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
8000370a:	f0 1f 00 b1 	mcall	800039cc <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000370e:	fc 19 c0 00 	movh	r9,0xc000
80003712:	30 1a       	mov	r10,1
80003714:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003716:	fc 18 c0 20 	movh	r8,0xc020
8000371a:	30 6b       	mov	r11,6
8000371c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000371e:	33 ab       	mov	r11,58
80003720:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003722:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003724:	33 bb       	mov	r11,59
80003726:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003728:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000372a:	33 ca       	mov	r10,60
8000372c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000372e:	e0 6a 00 f0 	mov	r10,240
80003732:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003734:	33 db       	mov	r11,61
80003736:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003738:	30 07       	mov	r7,0
8000373a:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000373c:	33 eb       	mov	r11,62
8000373e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003740:	33 8b       	mov	r11,56
80003742:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003744:	34 0c       	mov	r12,64
80003746:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003748:	30 fe       	mov	lr,15
8000374a:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000374c:	34 1e       	mov	lr,65
8000374e:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003750:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003752:	32 7a       	mov	r10,39
80003754:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003756:	30 2a       	mov	r10,2
80003758:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000375a:	32 8e       	mov	lr,40
8000375c:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000375e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003760:	32 9e       	mov	lr,41
80003762:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003764:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003766:	32 ae       	mov	lr,42
80003768:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000376a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000376c:	32 ce       	mov	lr,44
8000376e:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003770:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003772:	32 de       	mov	lr,45
80003774:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003776:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003778:	31 9a       	mov	r10,25
8000377a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000377c:	34 9a       	mov	r10,73
8000377e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003780:	e0 6a 00 93 	mov	r10,147
80003784:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003786:	30 8a       	mov	r10,8
80003788:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000378a:	31 6a       	mov	r10,22
8000378c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000378e:	36 8a       	mov	r10,104
80003790:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003792:	32 3a       	mov	r10,35
80003794:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003796:	e0 6a 00 95 	mov	r10,149
8000379a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000379c:	32 4e       	mov	lr,36
8000379e:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037a0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037a2:	32 5a       	mov	r10,37
800037a4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037a6:	e0 6a 00 ff 	mov	r10,255
800037aa:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037ac:	e0 6a 00 90 	mov	r10,144
800037b0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037b2:	37 fa       	mov	r10,127
800037b4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037b6:	33 5a       	mov	r10,53
800037b8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037ba:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037bc:	33 6a       	mov	r10,54
800037be:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037c0:	37 8a       	mov	r10,120
800037c2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037c4:	31 da       	mov	r10,29
800037c6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037c8:	30 7a       	mov	r10,7
800037ca:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037cc:	31 ea       	mov	r10,30
800037ce:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037d0:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037d2:	31 fa       	mov	r10,31
800037d4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037d6:	30 4a       	mov	r10,4
800037d8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037da:	32 0a       	mov	r10,32
800037dc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037de:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037e0:	34 4a       	mov	r10,68
800037e2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037e4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800037e6:	34 5a       	mov	r10,69
800037e8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800037ea:	31 29       	mov	r9,18
800037ec:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800037ee:	4f 18       	lddpc	r8,800039b0 <et024006_Init+0x484>
800037f0:	70 07       	ld.w	r7,r8[0x0]
800037f2:	30 a8       	mov	r8,10
800037f4:	ee 08 06 46 	mulu.d	r6,r7,r8
800037f8:	e0 68 03 e8 	mov	r8,1000
800037fc:	30 09       	mov	r9,0
800037fe:	e0 6a 03 e7 	mov	r10,999
80003802:	30 0b       	mov	r11,0
80003804:	ec 0a 00 0a 	add	r10,r6,r10
80003808:	ee 0b 00 4b 	adc	r11,r7,r11
8000380c:	f0 1f 00 6f 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003810:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003814:	f0 0a 00 0a 	add	r10,r8,r10
80003818:	cd aa       	rjmp	800035cc <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000381a:	31 c9       	mov	r9,28
8000381c:	fc 18 c0 00 	movh	r8,0xc000
80003820:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003822:	30 49       	mov	r9,4
80003824:	fc 18 c0 20 	movh	r8,0xc020
80003828:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000382a:	4e 28       	lddpc	r8,800039b0 <et024006_Init+0x484>
8000382c:	70 07       	ld.w	r7,r8[0x0]
8000382e:	31 48       	mov	r8,20
80003830:	ee 08 06 46 	mulu.d	r6,r7,r8
80003834:	e0 68 03 e8 	mov	r8,1000
80003838:	30 09       	mov	r9,0
8000383a:	e0 6a 03 e7 	mov	r10,999
8000383e:	30 0b       	mov	r11,0
80003840:	ec 0a 00 0a 	add	r10,r6,r10
80003844:	ee 0b 00 4b 	adc	r11,r7,r11
80003848:	f0 1f 00 60 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000384c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003850:	f0 0a 00 0a 	add	r10,r8,r10
80003854:	cc fa       	rjmp	800035f2 <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003856:	34 39       	mov	r9,67
80003858:	fc 18 c0 00 	movh	r8,0xc000
8000385c:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000385e:	e0 69 00 80 	mov	r9,128
80003862:	fc 18 c0 20 	movh	r8,0xc020
80003866:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80003868:	4d 28       	lddpc	r8,800039b0 <et024006_Init+0x484>
8000386a:	70 07       	ld.w	r7,r8[0x0]
8000386c:	30 58       	mov	r8,5
8000386e:	ee 08 06 46 	mulu.d	r6,r7,r8
80003872:	e0 68 03 e8 	mov	r8,1000
80003876:	30 09       	mov	r9,0
80003878:	e0 6a 03 e7 	mov	r10,999
8000387c:	30 0b       	mov	r11,0
8000387e:	ec 0a 00 0a 	add	r10,r6,r10
80003882:	ee 0b 00 4b 	adc	r11,r7,r11
80003886:	f0 1f 00 51 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000388a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000388e:	f0 0a 00 0a 	add	r10,r8,r10
80003892:	cc 3a       	rjmp	80003618 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003894:	31 b9       	mov	r9,27
80003896:	fc 18 c0 00 	movh	r8,0xc000
8000389a:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000389c:	30 89       	mov	r9,8
8000389e:	fc 18 c0 20 	movh	r8,0xc020
800038a2:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800038a4:	4c 38       	lddpc	r8,800039b0 <et024006_Init+0x484>
800038a6:	70 07       	ld.w	r7,r8[0x0]
800038a8:	32 88       	mov	r8,40
800038aa:	ee 08 06 46 	mulu.d	r6,r7,r8
800038ae:	e0 68 03 e8 	mov	r8,1000
800038b2:	30 09       	mov	r9,0
800038b4:	e0 6a 03 e7 	mov	r10,999
800038b8:	30 0b       	mov	r11,0
800038ba:	ec 0a 00 0a 	add	r10,r6,r10
800038be:	ee 0b 00 4b 	adc	r11,r7,r11
800038c2:	f0 1f 00 42 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800038c6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800038ca:	f0 0a 00 0a 	add	r10,r8,r10
800038ce:	cb 8a       	rjmp	8000363e <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800038d0:	31 b9       	mov	r9,27
800038d2:	fc 18 c0 00 	movh	r8,0xc000
800038d6:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800038d8:	31 09       	mov	r9,16
800038da:	fc 18 c0 20 	movh	r8,0xc020
800038de:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800038e0:	4b 48       	lddpc	r8,800039b0 <et024006_Init+0x484>
800038e2:	70 07       	ld.w	r7,r8[0x0]
800038e4:	32 88       	mov	r8,40
800038e6:	ee 08 06 46 	mulu.d	r6,r7,r8
800038ea:	e0 68 03 e8 	mov	r8,1000
800038ee:	30 09       	mov	r9,0
800038f0:	e0 6a 03 e7 	mov	r10,999
800038f4:	30 0b       	mov	r11,0
800038f6:	ec 0a 00 0a 	add	r10,r6,r10
800038fa:	ee 0b 00 4b 	adc	r11,r7,r11
800038fe:	f0 1f 00 33 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003902:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003906:	f0 0a 00 0a 	add	r10,r8,r10
8000390a:	ca da       	rjmp	80003664 <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000390c:	32 69       	mov	r9,38
8000390e:	fc 18 c0 00 	movh	r8,0xc000
80003912:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003914:	30 49       	mov	r9,4
80003916:	fc 18 c0 20 	movh	r8,0xc020
8000391a:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000391c:	4a 58       	lddpc	r8,800039b0 <et024006_Init+0x484>
8000391e:	70 07       	ld.w	r7,r8[0x0]
80003920:	32 88       	mov	r8,40
80003922:	ee 08 06 46 	mulu.d	r6,r7,r8
80003926:	e0 68 03 e8 	mov	r8,1000
8000392a:	30 09       	mov	r9,0
8000392c:	e0 6a 03 e7 	mov	r10,999
80003930:	30 0b       	mov	r11,0
80003932:	ec 0a 00 0a 	add	r10,r6,r10
80003936:	ee 0b 00 4b 	adc	r11,r7,r11
8000393a:	f0 1f 00 24 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000393e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003942:	f0 0a 00 0a 	add	r10,r8,r10
80003946:	ca 2a       	rjmp	8000368a <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003948:	fc 19 c0 00 	movh	r9,0xc000
8000394c:	32 6a       	mov	r10,38
8000394e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003950:	fc 18 c0 20 	movh	r8,0xc020
80003954:	32 4b       	mov	r11,36
80003956:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80003958:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000395a:	32 c9       	mov	r9,44
8000395c:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000395e:	49 58       	lddpc	r8,800039b0 <et024006_Init+0x484>
80003960:	70 07       	ld.w	r7,r8[0x0]
80003962:	32 88       	mov	r8,40
80003964:	ee 08 06 46 	mulu.d	r6,r7,r8
80003968:	e0 68 03 e8 	mov	r8,1000
8000396c:	30 09       	mov	r9,0
8000396e:	e0 6a 03 e7 	mov	r10,999
80003972:	30 0b       	mov	r11,0
80003974:	ec 0a 00 0a 	add	r10,r6,r10
80003978:	ee 0b 00 4b 	adc	r11,r7,r11
8000397c:	f0 1f 00 13 	mcall	800039c8 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003980:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003984:	f0 0a 00 0a 	add	r10,r8,r10
80003988:	c9 4a       	rjmp	800036b0 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000398a:	fc 19 c0 00 	movh	r9,0xc000
8000398e:	32 68       	mov	r8,38
80003990:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003992:	fc 18 c0 20 	movh	r8,0xc020
80003996:	33 ca       	mov	r10,60
80003998:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000399a:	37 0a       	mov	r10,112
8000399c:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
8000399e:	90 0b       	ld.sh	r11,r8[0x0]
800039a0:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800039a2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800039a4:	16 99       	mov	r9,r11
800039a6:	a3 b9       	sbr	r9,0x3
800039a8:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
800039aa:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800039ae:	00 00       	add	r0,r0
800039b0:	00 00       	add	r0,r0
800039b2:	05 50       	ld.sh	r0,--r2
800039b4:	80 00       	ld.sh	r0,r0[0x0]
800039b6:	39 d0       	mov	r0,-99
800039b8:	80 00       	ld.sh	r0,r0[0x0]
800039ba:	3b 70       	mov	r0,-73
800039bc:	80 00       	ld.sh	r0,r0[0x0]
800039be:	3a ec       	mov	r12,-82
800039c0:	80 00       	ld.sh	r0,r0[0x0]
800039c2:	3b 88       	mov	r8,-72
800039c4:	80 00       	ld.sh	r0,r0[0x0]
800039c6:	3b a4       	mov	r4,-70
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	47 20       	lddsp	r0,sp[0x1c8]
800039cc:	80 00       	ld.sh	r0,r0[0x0]
800039ce:	34 bc       	mov	r12,75

800039d0 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
800039d0:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
800039d4:	ee 78 42 3f 	mov	r8,999999
800039d8:	f8 08 00 09 	add	r9,r12,r8
800039dc:	e0 68 de 83 	mov	r8,56963
800039e0:	ea 18 43 1b 	orh	r8,0x431b
800039e4:	f2 08 06 48 	mulu.d	r8,r9,r8
800039e8:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
800039ec:	f0 08 00 25 	add	r5,r8,r8<<0x2
800039f0:	a3 65       	lsl	r5,0x2
800039f2:	ea c5 fc 19 	sub	r5,r5,-999
800039f6:	e0 69 4d d3 	mov	r9,19923
800039fa:	ea 19 10 62 	orh	r9,0x1062
800039fe:	ea 09 06 44 	mulu.d	r4,r5,r9
80003a02:	a7 85       	lsr	r5,0x6
80003a04:	f0 0a 15 04 	lsl	r10,r8,0x4
80003a08:	f4 08 01 07 	sub	r7,r10,r8
80003a0c:	a1 77       	lsl	r7,0x1
80003a0e:	ee c7 fc 19 	sub	r7,r7,-999
80003a12:	ee 09 06 46 	mulu.d	r6,r7,r9
80003a16:	0e 94       	mov	r4,r7
80003a18:	a7 84       	lsr	r4,0x6
80003a1a:	f4 08 01 07 	sub	r7,r10,r8
80003a1e:	a3 67       	lsl	r7,0x2
80003a20:	ee c7 fc 19 	sub	r7,r7,-999
80003a24:	ee 09 06 46 	mulu.d	r6,r7,r9
80003a28:	a7 87       	lsr	r7,0x6
80003a2a:	f0 03 10 5a 	mul	r3,r8,90
80003a2e:	e6 c3 fc 19 	sub	r3,r3,-999
80003a32:	e6 09 06 42 	mulu.d	r2,r3,r9
80003a36:	e6 0c 16 06 	lsr	r12,r3,0x6
80003a3a:	e0 63 00 d2 	mov	r3,210
80003a3e:	f0 03 02 43 	mul	r3,r8,r3
80003a42:	e6 c3 fc 19 	sub	r3,r3,-999
80003a46:	e6 09 06 42 	mulu.d	r2,r3,r9
80003a4a:	e6 06 16 06 	lsr	r6,r3,0x6
80003a4e:	f4 08 01 0b 	sub	r11,r10,r8
80003a52:	a5 6b       	lsl	r11,0x4
80003a54:	f6 cb fc 19 	sub	r11,r11,-999
80003a58:	f6 09 06 4a 	mulu.d	r10,r11,r9
80003a5c:	f6 0e 16 06 	lsr	lr,r11,0x6
80003a60:	f0 03 10 64 	mul	r3,r8,100
80003a64:	e6 c3 fc 19 	sub	r3,r3,-999
80003a68:	e6 09 06 42 	mulu.d	r2,r3,r9
80003a6c:	a7 83       	lsr	r3,0x6
80003a6e:	e0 6a 01 0e 	mov	r10,270
80003a72:	b5 38       	mul	r8,r10
80003a74:	f0 c8 fc 19 	sub	r8,r8,-999
80003a78:	f0 09 06 48 	mulu.d	r8,r8,r9
80003a7c:	a7 89       	lsr	r9,0x6
80003a7e:	ec 04 00 0a 	add	r10,r6,r4
80003a82:	1c 3a       	cp.w	r10,lr
80003a84:	f4 0e 17 20 	movhs	lr,r10
80003a88:	ee 05 00 0b 	add	r11,r7,r5
80003a8c:	18 3b       	cp.w	r11,r12
80003a8e:	f6 0c 17 20 	movhs	r12,r11
80003a92:	06 3b       	cp.w	r11,r3
80003a94:	e6 0b 17 30 	movlo	r11,r3
80003a98:	12 3a       	cp.w	r10,r9
80003a9a:	f4 09 17 20 	movhs	r9,r10
80003a9e:	eb e4 11 05 	or	r5,r5,r4<<0x10
80003aa2:	fe 6a 1c 00 	mov	r10,-123904
80003aa6:	95 05       	st.w	r10[0x0],r5
80003aa8:	ef e6 11 07 	or	r7,r7,r6<<0x10
80003aac:	ef ec 10 87 	or	r7,r7,r12<<0x8
80003ab0:	ef ee 11 87 	or	r7,r7,lr<<0x18
80003ab4:	95 17       	st.w	r10[0x4],r7
80003ab6:	1c 39       	cp.w	r9,lr
80003ab8:	f2 0e 17 20 	movhs	lr,r9
80003abc:	18 3b       	cp.w	r11,r12
80003abe:	f8 0b 17 30 	movlo	r11,r12
80003ac2:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80003ac6:	95 2b       	st.w	r10[0x8],r11
80003ac8:	e0 68 10 03 	mov	r8,4099
80003acc:	95 38       	st.w	r10[0xc],r8
80003ace:	30 19       	mov	r9,1
80003ad0:	48 48       	lddpc	r8,80003ae0 <smc_init+0x110>
80003ad2:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80003ad4:	31 4b       	mov	r11,20
80003ad6:	48 4c       	lddpc	r12,80003ae4 <smc_init+0x114>
80003ad8:	f0 1f 00 04 	mcall	80003ae8 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80003adc:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003ae0:	00 00       	add	r0,r0
80003ae2:	05 58       	ld.sh	r8,--r2
80003ae4:	80 00       	ld.sh	r0,r0[0x0]
80003ae6:	ab 28       	st.d	r5++,r8
80003ae8:	80 00       	ld.sh	r0,r0[0x0]
80003aea:	3b 40       	mov	r0,-76

80003aec <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003aec:	f8 08 16 05 	lsr	r8,r12,0x5
80003af0:	a9 68       	lsl	r8,0x8
80003af2:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80003af6:	58 1b       	cp.w	r11,1
80003af8:	c0 d0       	breq	80003b12 <gpio_enable_module_pin+0x26>
80003afa:	c0 63       	brcs	80003b06 <gpio_enable_module_pin+0x1a>
80003afc:	58 2b       	cp.w	r11,2
80003afe:	c1 00       	breq	80003b1e <gpio_enable_module_pin+0x32>
80003b00:	58 3b       	cp.w	r11,3
80003b02:	c1 40       	breq	80003b2a <gpio_enable_module_pin+0x3e>
80003b04:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003b06:	30 19       	mov	r9,1
80003b08:	f2 0c 09 49 	lsl	r9,r9,r12
80003b0c:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003b0e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003b10:	c1 28       	rjmp	80003b34 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003b12:	30 19       	mov	r9,1
80003b14:	f2 0c 09 49 	lsl	r9,r9,r12
80003b18:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003b1a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003b1c:	c0 c8       	rjmp	80003b34 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003b1e:	30 19       	mov	r9,1
80003b20:	f2 0c 09 49 	lsl	r9,r9,r12
80003b24:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80003b26:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003b28:	c0 68       	rjmp	80003b34 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003b2a:	30 19       	mov	r9,1
80003b2c:	f2 0c 09 49 	lsl	r9,r9,r12
80003b30:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80003b32:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80003b34:	30 19       	mov	r9,1
80003b36:	f2 0c 09 4c 	lsl	r12,r9,r12
80003b3a:	91 2c       	st.w	r8[0x8],r12
80003b3c:	5e fd       	retal	0
80003b3e:	d7 03       	nop

80003b40 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80003b40:	d4 21       	pushm	r4-r7,lr
80003b42:	18 97       	mov	r7,r12
80003b44:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80003b46:	58 0b       	cp.w	r11,0
80003b48:	c0 31       	brne	80003b4e <gpio_enable_module+0xe>
80003b4a:	30 05       	mov	r5,0
80003b4c:	c0 d8       	rjmp	80003b66 <gpio_enable_module+0x26>
80003b4e:	30 06       	mov	r6,0
80003b50:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80003b52:	6e 1b       	ld.w	r11,r7[0x4]
80003b54:	6e 0c       	ld.w	r12,r7[0x0]
80003b56:	f0 1f 00 06 	mcall	80003b6c <gpio_enable_module+0x2c>
80003b5a:	18 45       	or	r5,r12
		gpiomap++;
80003b5c:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80003b5e:	2f f6       	sub	r6,-1
80003b60:	0c 34       	cp.w	r4,r6
80003b62:	fe 9b ff f8 	brhi	80003b52 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80003b66:	0a 9c       	mov	r12,r5
80003b68:	d8 22       	popm	r4-r7,pc
80003b6a:	00 00       	add	r0,r0
80003b6c:	80 00       	ld.sh	r0,r0[0x0]
80003b6e:	3a ec       	mov	r12,-82

80003b70 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003b70:	f8 08 16 05 	lsr	r8,r12,0x5
80003b74:	a9 68       	lsl	r8,0x8
80003b76:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80003b7a:	30 19       	mov	r9,1
80003b7c:	f2 0c 09 4c 	lsl	r12,r9,r12
80003b80:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80003b84:	91 1c       	st.w	r8[0x4],r12
}
80003b86:	5e fc       	retal	r12

80003b88 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003b88:	f8 08 16 05 	lsr	r8,r12,0x5
80003b8c:	a9 68       	lsl	r8,0x8
80003b8e:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003b92:	30 19       	mov	r9,1
80003b94:	f2 0c 09 4c 	lsl	r12,r9,r12
80003b98:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80003b9c:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003ba0:	91 1c       	st.w	r8[0x4],r12
}
80003ba2:	5e fc       	retal	r12

80003ba4 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003ba4:	f8 08 16 05 	lsr	r8,r12,0x5
80003ba8:	a9 68       	lsl	r8,0x8
80003baa:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80003bae:	30 19       	mov	r9,1
80003bb0:	f2 0c 09 4c 	lsl	r12,r9,r12
80003bb4:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003bb8:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003bbc:	91 1c       	st.w	r8[0x4],r12
}
80003bbe:	5e fc       	retal	r12

80003bc0 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003bc0:	f8 08 16 05 	lsr	r8,r12,0x5
80003bc4:	a9 68       	lsl	r8,0x8
80003bc6:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80003bca:	30 19       	mov	r9,1
80003bcc:	f2 0c 09 4c 	lsl	r12,r9,r12
80003bd0:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80003bd4:	12 3b       	cp.w	r11,r9
80003bd6:	c0 a0       	breq	80003bea <gpio_enable_pin_interrupt+0x2a>
80003bd8:	c0 43       	brcs	80003be0 <gpio_enable_pin_interrupt+0x20>
80003bda:	58 2b       	cp.w	r11,2
80003bdc:	c1 11       	brne	80003bfe <gpio_enable_pin_interrupt+0x3e>
80003bde:	c0 b8       	rjmp	80003bf4 <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003be0:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003be4:	f1 4c 00 b8 	st.w	r8[184],r12
80003be8:	c0 c8       	rjmp	80003c00 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80003bea:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003bee:	f1 4c 00 b8 	st.w	r8[184],r12
80003bf2:	c0 78       	rjmp	80003c00 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003bf4:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80003bf8:	f1 4c 00 b4 	st.w	r8[180],r12
80003bfc:	c0 28       	rjmp	80003c00 <gpio_enable_pin_interrupt+0x40>
80003bfe:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80003c00:	f1 4c 00 94 	st.w	r8[148],r12
80003c04:	5e fd       	retal	0

80003c06 <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003c06:	f8 08 16 05 	lsr	r8,r12,0x5
80003c0a:	a9 68       	lsl	r8,0x8
80003c0c:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80003c10:	f0 f8 00 d0 	ld.w	r8,r8[208]
80003c14:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80003c18:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80003c1c:	5e fc       	retal	r12

80003c1e <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003c1e:	f8 08 16 05 	lsr	r8,r12,0x5
80003c22:	a9 68       	lsl	r8,0x8
80003c24:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80003c28:	30 19       	mov	r9,1
80003c2a:	f2 0c 09 4c 	lsl	r12,r9,r12
80003c2e:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
80003c32:	5e fc       	retal	r12

80003c34 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003c34:	c0 08       	rjmp	80003c34 <_unhandled_interrupt>
80003c36:	d7 03       	nop

80003c38 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003c38:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80003c3c:	49 99       	lddpc	r9,80003ca0 <INTC_register_interrupt+0x68>
80003c3e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003c42:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80003c46:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003c48:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80003c4c:	58 0a       	cp.w	r10,0
80003c4e:	c0 91       	brne	80003c60 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003c50:	49 59       	lddpc	r9,80003ca4 <INTC_register_interrupt+0x6c>
80003c52:	49 6a       	lddpc	r10,80003ca8 <INTC_register_interrupt+0x70>
80003c54:	12 1a       	sub	r10,r9
80003c56:	fe 79 08 00 	mov	r9,-63488
80003c5a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003c5e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003c60:	58 1a       	cp.w	r10,1
80003c62:	c0 a1       	brne	80003c76 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003c64:	49 09       	lddpc	r9,80003ca4 <INTC_register_interrupt+0x6c>
80003c66:	49 2a       	lddpc	r10,80003cac <INTC_register_interrupt+0x74>
80003c68:	12 1a       	sub	r10,r9
80003c6a:	bf aa       	sbr	r10,0x1e
80003c6c:	fe 79 08 00 	mov	r9,-63488
80003c70:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003c74:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80003c76:	58 2a       	cp.w	r10,2
80003c78:	c0 a1       	brne	80003c8c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80003c7a:	48 b9       	lddpc	r9,80003ca4 <INTC_register_interrupt+0x6c>
80003c7c:	48 da       	lddpc	r10,80003cb0 <INTC_register_interrupt+0x78>
80003c7e:	12 1a       	sub	r10,r9
80003c80:	bf ba       	sbr	r10,0x1f
80003c82:	fe 79 08 00 	mov	r9,-63488
80003c86:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003c8a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80003c8c:	48 69       	lddpc	r9,80003ca4 <INTC_register_interrupt+0x6c>
80003c8e:	48 aa       	lddpc	r10,80003cb4 <INTC_register_interrupt+0x7c>
80003c90:	12 1a       	sub	r10,r9
80003c92:	ea 1a c0 00 	orh	r10,0xc000
80003c96:	fe 79 08 00 	mov	r9,-63488
80003c9a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003c9e:	5e fc       	retal	r12
80003ca0:	80 00       	ld.sh	r0,r0[0x0]
80003ca2:	ab c8       	cbr	r8,0xa
80003ca4:	80 00       	ld.sh	r0,r0[0x0]
80003ca6:	a0 00       	st.h	r0[0x0],r0
80003ca8:	80 00       	ld.sh	r0,r0[0x0]
80003caa:	a1 04       	ld.d	r4,r0
80003cac:	80 00       	ld.sh	r0,r0[0x0]
80003cae:	a1 12       	ld.d	r2,--r0
80003cb0:	80 00       	ld.sh	r0,r0[0x0]
80003cb2:	a1 20       	st.d	r0++,r0
80003cb4:	80 00       	ld.sh	r0,r0[0x0]
80003cb6:	a1 2e       	st.d	r0++,lr

80003cb8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003cb8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003cba:	49 18       	lddpc	r8,80003cfc <INTC_init_interrupts+0x44>
80003cbc:	e3 b8 00 01 	mtsr	0x4,r8
80003cc0:	49 0e       	lddpc	lr,80003d00 <INTC_init_interrupts+0x48>
80003cc2:	30 07       	mov	r7,0
80003cc4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003cc6:	49 0c       	lddpc	r12,80003d04 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003cc8:	49 05       	lddpc	r5,80003d08 <INTC_init_interrupts+0x50>
80003cca:	10 15       	sub	r5,r8
80003ccc:	fe 76 08 00 	mov	r6,-63488
80003cd0:	c1 08       	rjmp	80003cf0 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003cd2:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003cd4:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003cd6:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003cd8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80003cdc:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003cde:	10 3a       	cp.w	r10,r8
80003ce0:	fe 9b ff fc 	brhi	80003cd8 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003ce4:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80003ce8:	2f f7       	sub	r7,-1
80003cea:	2f 8e       	sub	lr,-8
80003cec:	59 47       	cp.w	r7,20
80003cee:	c0 50       	breq	80003cf8 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003cf0:	7c 08       	ld.w	r8,lr[0x0]
80003cf2:	58 08       	cp.w	r8,0
80003cf4:	ce f1       	brne	80003cd2 <INTC_init_interrupts+0x1a>
80003cf6:	cf 7b       	rjmp	80003ce4 <INTC_init_interrupts+0x2c>
80003cf8:	d8 22       	popm	r4-r7,pc
80003cfa:	00 00       	add	r0,r0
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	a0 00       	st.h	r0[0x0],r0
80003d00:	80 00       	ld.sh	r0,r0[0x0]
80003d02:	ab c8       	cbr	r8,0xa
80003d04:	80 00       	ld.sh	r0,r0[0x0]
80003d06:	3c 34       	mov	r4,-61
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	a1 04       	ld.d	r4,r0

80003d0c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80003d0c:	fe 78 08 00 	mov	r8,-63488
80003d10:	e0 69 00 83 	mov	r9,131
80003d14:	f2 0c 01 0c 	sub	r12,r9,r12
80003d18:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80003d1c:	f2 ca ff c0 	sub	r10,r9,-64
80003d20:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003d24:	58 08       	cp.w	r8,0
80003d26:	c0 21       	brne	80003d2a <_get_interrupt_handler+0x1e>
80003d28:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80003d2a:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80003d2e:	48 5a       	lddpc	r10,80003d40 <_get_interrupt_handler+0x34>
80003d30:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003d34:	f0 08 11 1f 	rsub	r8,r8,31
80003d38:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003d3a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80003d3e:	5e fc       	retal	r12
80003d40:	80 00       	ld.sh	r0,r0[0x0]
80003d42:	ab c8       	cbr	r8,0xa

80003d44 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003d44:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80003d46:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80003d4a:	99 a8       	st.w	r12[0x28],r8
}
80003d4c:	5e fc       	retal	r12
80003d4e:	d7 03       	nop

80003d50 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80003d50:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80003d52:	ec 5b bb 9f 	cp.w	r11,899999
80003d56:	e0 8b 00 04 	brhi	80003d5e <pm_enable_osc0_crystal+0xe>
80003d5a:	30 4b       	mov	r11,4
80003d5c:	c1 38       	rjmp	80003d82 <pm_enable_osc0_crystal+0x32>
80003d5e:	e0 68 c6 bf 	mov	r8,50879
80003d62:	ea 18 00 2d 	orh	r8,0x2d
80003d66:	10 3b       	cp.w	r11,r8
80003d68:	e0 8b 00 04 	brhi	80003d70 <pm_enable_osc0_crystal+0x20>
80003d6c:	30 5b       	mov	r11,5
80003d6e:	c0 a8       	rjmp	80003d82 <pm_enable_osc0_crystal+0x32>
80003d70:	e0 68 12 00 	mov	r8,4608
80003d74:	ea 18 00 7a 	orh	r8,0x7a
80003d78:	10 3b       	cp.w	r11,r8
80003d7a:	f9 bb 03 06 	movlo	r11,6
80003d7e:	f9 bb 02 07 	movhs	r11,7
80003d82:	f0 1f 00 02 	mcall	80003d88 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80003d86:	d8 02       	popm	pc
80003d88:	80 00       	ld.sh	r0,r0[0x0]
80003d8a:	3d 44       	mov	r4,-44

80003d8c <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003d8c:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80003d8e:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80003d92:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003d94:	78 08       	ld.w	r8,r12[0x0]
80003d96:	a3 a8       	sbr	r8,0x2
80003d98:	99 08       	st.w	r12[0x0],r8
}
80003d9a:	5e fc       	retal	r12

80003d9c <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80003d9c:	79 58       	ld.w	r8,r12[0x54]
80003d9e:	e2 18 00 80 	andl	r8,0x80,COH
80003da2:	cf d0       	breq	80003d9c <pm_wait_for_clk0_ready>
}
80003da4:	5e fc       	retal	r12
80003da6:	d7 03       	nop

80003da8 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003da8:	eb cd 40 80 	pushm	r7,lr
80003dac:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80003dae:	f0 1f 00 04 	mcall	80003dbc <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80003db2:	0e 9c       	mov	r12,r7
80003db4:	f0 1f 00 03 	mcall	80003dc0 <pm_enable_clk0+0x18>
}
80003db8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003dbc:	80 00       	ld.sh	r0,r0[0x0]
80003dbe:	3d 8c       	mov	r12,-40
80003dc0:	80 00       	ld.sh	r0,r0[0x0]
80003dc2:	3d 9c       	mov	r12,-39

80003dc4 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003dc4:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80003dc6:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80003dca:	99 08       	st.w	r12[0x0],r8
}
80003dcc:	5e fc       	retal	r12
80003dce:	d7 03       	nop

80003dd0 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003dd0:	eb cd 40 c0 	pushm	r6-r7,lr
80003dd4:	18 97       	mov	r7,r12
80003dd6:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80003dd8:	f0 1f 00 06 	mcall	80003df0 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003ddc:	0c 9b       	mov	r11,r6
80003dde:	0e 9c       	mov	r12,r7
80003de0:	f0 1f 00 05 	mcall	80003df4 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003de4:	30 1b       	mov	r11,1
80003de6:	0e 9c       	mov	r12,r7
80003de8:	f0 1f 00 04 	mcall	80003df8 <pm_switch_to_osc0+0x28>
}
80003dec:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003df0:	80 00       	ld.sh	r0,r0[0x0]
80003df2:	3d 50       	mov	r0,-43
80003df4:	80 00       	ld.sh	r0,r0[0x0]
80003df6:	3d a8       	mov	r8,-38
80003df8:	80 00       	ld.sh	r0,r0[0x0]
80003dfa:	3d c4       	mov	r4,-36

80003dfc <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80003dfc:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
80003dfe:	58 0c       	cp.w	r12,0
80003e00:	c0 40       	breq	80003e08 <pcl_switch_to_osc+0xc>
80003e02:	fe 7c d8 f0 	mov	r12,-10000
80003e06:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
80003e08:	fe 7c 0c 00 	mov	r12,-62464
80003e0c:	f0 1f 00 02 	mcall	80003e14 <pcl_switch_to_osc+0x18>
80003e10:	d8 0a       	popm	pc,r12=0
80003e12:	00 00       	add	r0,r0
80003e14:	80 00       	ld.sh	r0,r0[0x0]
80003e16:	3d d0       	mov	r0,-35

80003e18 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80003e18:	58 0b       	cp.w	r11,0
80003e1a:	c1 90       	breq	80003e4c <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80003e1c:	58 6c       	cp.w	r12,6
80003e1e:	e0 8b 00 17 	brhi	80003e4c <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80003e22:	76 0a       	ld.w	r10,r11[0x0]
80003e24:	fe 78 30 00 	mov	r8,-53248
80003e28:	f8 c9 ff f0 	sub	r9,r12,-16
80003e2c:	a5 79       	lsl	r9,0x5
80003e2e:	f0 09 00 09 	add	r9,r8,r9
80003e32:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80003e34:	76 19       	ld.w	r9,r11[0x4]
80003e36:	a5 7c       	lsl	r12,0x5
80003e38:	f0 0c 00 0c 	add	r12,r8,r12
80003e3c:	f8 c8 fd fc 	sub	r8,r12,-516
80003e40:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80003e42:	76 28       	ld.w	r8,r11[0x8]
80003e44:	f8 cc fd f8 	sub	r12,r12,-520
80003e48:	99 08       	st.w	r12[0x0],r8
80003e4a:	5e fd       	retal	0

  return PWM_SUCCESS;
80003e4c:	5e ff       	retal	1

80003e4e <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80003e4e:	18 98       	mov	r8,r12
80003e50:	e0 18 ff 80 	andl	r8,0xff80
80003e54:	c0 20       	breq	80003e58 <pwm_start_channels+0xa>
80003e56:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80003e58:	fe 78 30 00 	mov	r8,-53248
80003e5c:	91 1c       	st.w	r8[0x4],r12
80003e5e:	5e fd       	retal	0

80003e60 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
80003e60:	58 6c       	cp.w	r12,6
80003e62:	e0 88 00 03 	brls	80003e68 <pwm_async_update_channel+0x8>
80003e66:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
80003e68:	76 0a       	ld.w	r10,r11[0x0]
80003e6a:	fe 78 30 00 	mov	r8,-53248
80003e6e:	f8 c9 ff f0 	sub	r9,r12,-16
80003e72:	a5 79       	lsl	r9,0x5
80003e74:	f0 09 00 09 	add	r9,r8,r9
80003e78:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
80003e7a:	76 49       	ld.w	r9,r11[0x10]
80003e7c:	a5 7c       	lsl	r12,0x5
80003e7e:	18 08       	add	r8,r12
80003e80:	f0 c8 fd f0 	sub	r8,r8,-528
80003e84:	91 09       	st.w	r8[0x0],r9
80003e86:	5e fd       	retal	0

80003e88 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003e88:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003e8c:	58 0c       	cp.w	r12,0
80003e8e:	c0 21       	brne	80003e92 <pwm_init+0xa>
80003e90:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003e92:	e6 18 00 01 	andh	r8,0x1,COH
80003e96:	c0 91       	brne	80003ea8 <pwm_init+0x20>
80003e98:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003e9a:	fe 78 30 00 	mov	r8,-53248
80003e9e:	37 f9       	mov	r9,127
80003ea0:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003ea2:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003ea4:	d5 03       	csrf	0x10
80003ea6:	c0 68       	rjmp	80003eb2 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003ea8:	fe 78 30 00 	mov	r8,-53248
80003eac:	37 f9       	mov	r9,127
80003eae:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003eb0:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80003eb2:	78 08       	ld.w	r8,r12[0x0]
80003eb4:	78 39       	ld.w	r9,r12[0xc]
80003eb6:	a9 69       	lsl	r9,0x8
80003eb8:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003ebc:	78 18       	ld.w	r8,r12[0x4]
80003ebe:	10 49       	or	r9,r8
80003ec0:	78 28       	ld.w	r8,r12[0x8]
80003ec2:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80003ec6:	fe 78 30 00 	mov	r8,-53248
80003eca:	91 09       	st.w	r8[0x0],r9
80003ecc:	5e fd       	retal	0
80003ece:	d7 03       	nop

80003ed0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003ed0:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003ed4:	fe c0 9e d4 	sub	r0,pc,-24876

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003ed8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003edc:	d5 53       	csrf	0x15
  cp      r0, r1
80003ede:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003ee0:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003ee4:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003ee6:	c0 72       	brcc	80003ef4 <idata_load_loop_end>
  cp      r0, r1
80003ee8:	fe c2 87 b0 	sub	r2,pc,-30800

80003eec <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003eec:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80003eee:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003ef0:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80003ef2:	cf d3       	brcs	80003eec <idata_load_loop>

80003ef4 <idata_load_loop_end>:
  mov     r2, 0
80003ef4:	e0 60 05 30 	mov	r0,1328
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003ef8:	e0 61 0b 98 	mov	r1,2968
  cp      r0, r1
  brlo    udata_clear_loop
80003efc:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003efe:	c0 62       	brcc	80003f0a <udata_clear_loop_end>
80003f00:	30 02       	mov	r2,0
80003f02:	30 03       	mov	r3,0

80003f04 <udata_clear_loop>:
80003f04:	a1 22       	st.d	r0++,r2
80003f06:	02 30       	cp.w	r0,r1
80003f08:	cf e3       	brcs	80003f04 <udata_clear_loop>

80003f0a <udata_clear_loop_end>:
80003f0a:	fe cf fe b2 	sub	pc,pc,-334
80003f0e:	d7 03       	nop

80003f10 <wait>:
	}
	
}

void wait()
{
80003f10:	20 1d       	sub	sp,4
	volatile int i;
	for(i = 0 ; i < 5000; i++);
80003f12:	30 08       	mov	r8,0
80003f14:	50 08       	stdsp	sp[0x0],r8
80003f16:	40 08       	lddsp	r8,sp[0x0]
80003f18:	e0 48 13 87 	cp.w	r8,4999
80003f1c:	e0 89 00 0a 	brgt	80003f30 <wait+0x20>
80003f20:	40 08       	lddsp	r8,sp[0x0]
80003f22:	2f f8       	sub	r8,-1
80003f24:	50 08       	stdsp	sp[0x0],r8
80003f26:	40 08       	lddsp	r8,sp[0x0]
80003f28:	e0 48 13 87 	cp.w	r8,4999
80003f2c:	fe 9a ff fa 	brle	80003f20 <wait+0x10>
}
80003f30:	2f fd       	sub	sp,-4
80003f32:	5e fc       	retal	r12

80003f34 <local_pdca_init>:
	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, FOSC0);
}

void local_pdca_init(void)
{
80003f34:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80003f38:	20 cd       	sub	sp,48
		.size = 512,                              // transfer counter: here the size of the string
		.r_addr = NULL,                           // next memory address after 1st transfer complete
		.r_size = 0,                              // next transfer counter not used here
		.pid = PDCA_CHANNEL_USED_RX,        // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE  // select size of the transfer: 8,16,32 bits
	};
80003f3a:	49 78       	lddpc	r8,80003f94 <local_pdca_init+0x60>
80003f3c:	fa c7 ff e8 	sub	r7,sp,-24
80003f40:	f0 ea 00 00 	ld.d	r10,r8[0]
80003f44:	ee eb 00 00 	st.d	r7[0],r10
80003f48:	f0 ea 00 08 	ld.d	r10,r8[8]
80003f4c:	ee eb 00 08 	st.d	r7[8],r10
80003f50:	f0 e8 00 10 	ld.d	r8,r8[16]
80003f54:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                              // transfer counter: here the size of the string
		.r_addr = NULL,                           // next memory address after 1st transfer complete
		.r_size = 0,                              // next transfer counter not used here
		.pid = PDCA_CHANNEL_USED_TX,        // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE  // select size of the transfer: 8,16,32 bits
	};
80003f58:	49 08       	lddpc	r8,80003f98 <local_pdca_init+0x64>
80003f5a:	1a 9b       	mov	r11,sp
80003f5c:	f0 e4 00 00 	ld.d	r4,r8[0]
80003f60:	fa e5 00 00 	st.d	sp[0],r4
80003f64:	f0 e4 00 08 	ld.d	r4,r8[8]
80003f68:	fa e5 00 08 	st.d	sp[8],r4
80003f6c:	f0 e8 00 10 	ld.d	r8,r8[16]
80003f70:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(PDCA_CHANNEL_SPI_TX, &pdca_options_SPI_TX);
80003f74:	30 1c       	mov	r12,1
80003f76:	f0 1f 00 0a 	mcall	80003f9c <local_pdca_init+0x68>

	// Init PDCA Reception channel
	pdca_init_channel(PDCA_CHANNEL_SPI_RX, &pdca_options_SPI_RX);
80003f7a:	0e 9b       	mov	r11,r7
80003f7c:	30 0c       	mov	r12,0
80003f7e:	f0 1f 00 08 	mcall	80003f9c <local_pdca_init+0x68>

	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdca_int_handler, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0
80003f82:	30 1a       	mov	r10,1
80003f84:	36 0b       	mov	r11,96
80003f86:	48 7c       	lddpc	r12,80003fa0 <local_pdca_init+0x6c>
80003f88:	f0 1f 00 07 	mcall	80003fa4 <local_pdca_init+0x70>

}
80003f8c:	2f 4d       	sub	sp,-48
80003f8e:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80003f92:	00 00       	add	r0,r0
80003f94:	80 00       	ld.sh	r0,r0[0x0]
80003f96:	b0 9c       	st.b	r8[0x1],r12
80003f98:	80 00       	ld.sh	r0,r0[0x0]
80003f9a:	b0 d8       	st.b	r8[0x5],r8
80003f9c:	80 00       	ld.sh	r0,r0[0x0]
80003f9e:	2d 68       	sub	r8,-42
80003fa0:	80 00       	ld.sh	r0,r0[0x0]
80003fa2:	3f a8       	mov	r8,-6
80003fa4:	80 00       	ld.sh	r0,r0[0x0]
80003fa6:	3c 38       	mov	r8,-61

80003fa8 <pdca_int_handler>:
	volatile int i;
	for(i = 0 ; i < 5000; i++);
}

__attribute__ ((__interrupt__))
static void pdca_int_handler (void){
80003fa8:	d4 01       	pushm	lr
	Disable_global_interrupt();
80003faa:	d3 03       	ssrf	0x10
	 pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);// Disable interrupt channel.
80003fac:	30 0c       	mov	r12,0
80003fae:	f0 1f 00 0a 	mcall	80003fd4 <pdca_int_handler+0x2c>
	 sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80003fb2:	f0 1f 00 0a 	mcall	80003fd8 <pdca_int_handler+0x30>
	 wait();
80003fb6:	f0 1f 00 0a 	mcall	80003fdc <pdca_int_handler+0x34>
	 // Disable unnecessary channel
	 pdca_disable(PDCA_CHANNEL_SPI_TX);
80003fba:	30 1c       	mov	r12,1
80003fbc:	f0 1f 00 09 	mcall	80003fe0 <pdca_int_handler+0x38>
	 pdca_disable(PDCA_CHANNEL_SPI_RX);
80003fc0:	30 0c       	mov	r12,0
80003fc2:	f0 1f 00 08 	mcall	80003fe0 <pdca_int_handler+0x38>
	
	 Enable_global_interrupt();
80003fc6:	d5 03       	csrf	0x10
	 end_of_transfer = true;
80003fc8:	30 19       	mov	r9,1
80003fca:	48 78       	lddpc	r8,80003fe4 <pdca_int_handler+0x3c>
80003fcc:	b0 89       	st.b	r8[0x0],r9
}
80003fce:	d4 02       	popm	lr
80003fd0:	d6 03       	rete
80003fd2:	00 00       	add	r0,r0
80003fd4:	80 00       	ld.sh	r0,r0[0x0]
80003fd6:	2d 08       	sub	r8,-48
80003fd8:	80 00       	ld.sh	r0,r0[0x0]
80003fda:	21 28       	sub	r8,18
80003fdc:	80 00       	ld.sh	r0,r0[0x0]
80003fde:	3f 10       	mov	r0,-15
80003fe0:	80 00       	ld.sh	r0,r0[0x0]
80003fe2:	2c b0       	sub	r0,-53
80003fe4:	00 00       	add	r0,r0
80003fe6:	09 1e       	ld.sh	lr,r4++

80003fe8 <PDCA_init_USART>:
	// Initialize USART in RS232 mode.
	usart_init_rs232(&AVR32_USART0, &USART_OPTIONS, 12000000);
}

//Inicializacin de USART por PDCA
void PDCA_init_USART(){
80003fe8:	eb cd 40 c0 	pushm	r6-r7,lr
80003fec:	20 6d       	sub	sp,24
		.transfer_size = AVR32_PDCA_BYTE, //byte, half w, w
		.addr = &mensaje_rx, //memory address
		.size = 50, //TRC
		.r_addr = NULL,
		.r_size = 0,
	};
80003fee:	48 c8       	lddpc	r8,8000401c <PDCA_init_USART+0x34>
80003ff0:	1a 9b       	mov	r11,sp
80003ff2:	f0 e6 00 00 	ld.d	r6,r8[0]
80003ff6:	fa e7 00 00 	st.d	sp[0],r6
80003ffa:	f0 e6 00 08 	ld.d	r6,r8[8]
80003ffe:	fa e7 00 08 	st.d	sp[8],r6
80004002:	f0 e8 00 10 	ld.d	r8,r8[16]
80004006:	fa e9 00 10 	st.d	sp[16],r8

	pdca_init_channel(pdca_usart_ch, &PDCA_OPTIONSUSART);
8000400a:	30 2c       	mov	r12,2
8000400c:	f0 1f 00 05 	mcall	80004020 <PDCA_init_USART+0x38>
	pdca_enable(pdca_usart_ch);
80004010:	30 2c       	mov	r12,2
80004012:	f0 1f 00 05 	mcall	80004024 <PDCA_init_USART+0x3c>
}
80004016:	2f ad       	sub	sp,-24
80004018:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000401c:	80 00       	ld.sh	r0,r0[0x0]
8000401e:	b0 c0       	st.b	r8[0x4],r0
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	2d 68       	sub	r8,-42
80004024:	80 00       	ld.sh	r0,r0[0x0]
80004026:	2c c0       	sub	r0,-52

80004028 <inicializa_usart>:
	 Enable_global_interrupt();
	 end_of_transfer = true;
}

//Inicializa USART
void inicializa_usart(void){
80004028:	d4 01       	pushm	lr
		{USART_RX_PIN, USART_RX_FN},
		{USART_TX_PIN, USART_TX_FN}
		
	};
	// Assign GPIO to USART.
	gpio_enable_module(USART_GPIO_MAP, sizeof(USART_GPIO_MAP) / sizeof(USART_GPIO_MAP[0]));
8000402a:	30 2b       	mov	r11,2
8000402c:	48 7c       	lddpc	r12,80004048 <inicializa_usart+0x20>
8000402e:	f0 1f 00 08 	mcall	8000404c <inicializa_usart+0x24>
	// Initialize USART in RS232 mode.
	usart_init_rs232(&AVR32_USART0, &USART_OPTIONS, 12000000);
80004032:	e0 6a 1b 00 	mov	r10,6912
80004036:	ea 1a 00 b7 	orh	r10,0xb7
8000403a:	48 6b       	lddpc	r11,80004050 <inicializa_usart+0x28>
8000403c:	fe 7c 14 00 	mov	r12,-60416
80004040:	f0 1f 00 05 	mcall	80004054 <inicializa_usart+0x2c>
}
80004044:	d8 02       	popm	pc
80004046:	00 00       	add	r0,r0
80004048:	80 00       	ld.sh	r0,r0[0x0]
8000404a:	b1 a0       	sbr	r0,0x10
8000404c:	80 00       	ld.sh	r0,r0[0x0]
8000404e:	3b 40       	mov	r0,-76
80004050:	80 00       	ld.sh	r0,r0[0x0]
80004052:	b0 b4       	st.b	r8[0x3],r4
80004054:	80 00       	ld.sh	r0,r0[0x0]
80004056:	30 40       	mov	r0,4

80004058 <main>:

}


int main(void)
{
80004058:	d4 31       	pushm	r0-r7,lr
8000405a:	21 2d       	sub	sp,72

	pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
8000405c:	30 3a       	mov	r10,3
8000405e:	e0 6b 1b 00 	mov	r11,6912
80004062:	ea 1b 00 b7 	orh	r11,0xb7
80004066:	30 0c       	mov	r12,0
80004068:	f0 1f 01 51 	mcall	800045ac <main+0x554>
  
	init_dbg_rs232(12000000); // Initialize debug RS232 with PBA clock
8000406c:	e0 6c 1b 00 	mov	r12,6912
80004070:	ea 1c 00 b7 	orh	r12,0xb7
80004074:	f0 1f 01 4f 	mcall	800045b0 <main+0x558>

	Disable_global_interrupt();
80004078:	d3 03       	ssrf	0x10
	INTC_init_interrupts();
8000407a:	f0 1f 01 4f 	mcall	800045b4 <main+0x55c>
	INTC_register_interrupt(&touch, 70, 0);
8000407e:	fe f7 05 3a 	ld.w	r7,pc[1338]
80004082:	30 0a       	mov	r10,0
80004084:	34 6b       	mov	r11,70
80004086:	0e 9c       	mov	r12,r7
80004088:	f0 1f 01 4d 	mcall	800045bc <main+0x564>
	INTC_register_interrupt(&touch, 71, 0);
8000408c:	30 0a       	mov	r10,0
8000408e:	34 7b       	mov	r11,71
80004090:	0e 9c       	mov	r12,r7
80004092:	f0 1f 01 4b 	mcall	800045bc <main+0x564>
	gpio_enable_pin_interrupt(54,GPIO_RISING_EDGE);
80004096:	30 1b       	mov	r11,1
80004098:	33 6c       	mov	r12,54
8000409a:	f0 1f 01 4a 	mcall	800045c0 <main+0x568>
	gpio_enable_pin_interrupt(55,GPIO_RISING_EDGE);
8000409e:	30 1b       	mov	r11,1
800040a0:	33 7c       	mov	r12,55
800040a2:	f0 1f 01 48 	mcall	800045c0 <main+0x568>
	gpio_enable_pin_interrupt(56,GPIO_RISING_EDGE);
800040a6:	30 1b       	mov	r11,1
800040a8:	33 8c       	mov	r12,56
800040aa:	f0 1f 01 46 	mcall	800045c0 <main+0x568>
	gpio_enable_pin_interrupt(57,GPIO_RISING_EDGE);
800040ae:	30 1b       	mov	r11,1
800040b0:	33 9c       	mov	r12,57
800040b2:	f0 1f 01 44 	mcall	800045c0 <main+0x568>
	gpio_enable_pin_interrupt(58,GPIO_RISING_EDGE);
800040b6:	30 1b       	mov	r11,1
800040b8:	33 ac       	mov	r12,58
800040ba:	f0 1f 01 42 	mcall	800045c0 <main+0x568>
	Enable_global_interrupt();
800040be:	d5 03       	csrf	0x10
  
	et024006_Init( FOSC0, FOSC0 );
800040c0:	e0 6b 1b 00 	mov	r11,6912
800040c4:	ea 1b 00 b7 	orh	r11,0xb7
800040c8:	16 9c       	mov	r12,r11
800040ca:	f0 1f 01 3f 	mcall	800045c4 <main+0x56c>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
800040ce:	30 07       	mov	r7,0
800040d0:	50 a7       	stdsp	sp[0x28],r7
800040d2:	50 b7       	stdsp	sp[0x2c],r7
800040d4:	50 c7       	stdsp	sp[0x30],r7
800040d6:	50 d7       	stdsp	sp[0x34],r7

  pwm_init(&opt);
800040d8:	fa c6 ff d8 	sub	r6,sp,-40
800040dc:	0c 9c       	mov	r12,r6
800040de:	f0 1f 01 3b 	mcall	800045c8 <main+0x570>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
800040e2:	fe fb 04 ea 	ld.w	r11,pc[1258]
800040e6:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
800040e8:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
800040ec:	a9 b8       	sbr	r8,0x9
800040ee:	30 19       	mov	r9,1
800040f0:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
800040f4:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
800040f6:	30 6c       	mov	r12,6
800040f8:	f0 1f 01 36 	mcall	800045d0 <main+0x578>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
800040fc:	34 0c       	mov	r12,64
800040fe:	f0 1f 01 36 	mcall	800045d4 <main+0x57c>
	gpio_enable_pin_interrupt(58,GPIO_RISING_EDGE);
	Enable_global_interrupt();
  
	et024006_Init( FOSC0, FOSC0 );
	tft_bl_init();
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );  
80004102:	e0 68 ff ff 	mov	r8,65535
80004106:	e0 69 00 f0 	mov	r9,240
8000410a:	e0 6a 01 40 	mov	r10,320
8000410e:	0e 9b       	mov	r11,r7
80004110:	0e 9c       	mov	r12,r7
80004112:	f0 1f 01 32 	mcall	800045d8 <main+0x580>
  
	inicializa_usart();
80004116:	f0 1f 01 32 	mcall	800045dc <main+0x584>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
8000411a:	fe f8 04 c6 	ld.w	r8,pc[1222]
8000411e:	f0 ea 00 00 	ld.d	r10,r8[0]
80004122:	ec eb 00 00 	st.d	r6[0],r10
80004126:	f0 e8 00 08 	ld.d	r8,r8[8]
8000412a:	ec e9 00 08 	st.d	r6[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP, sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));
8000412e:	30 4b       	mov	r11,4
80004130:	fe fc 04 b4 	ld.w	r12,pc[1204]
80004134:	f0 1f 01 2d 	mcall	800045e8 <main+0x590>

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
80004138:	0c 9b       	mov	r11,r6
8000413a:	fe 7c 24 00 	mov	r12,-56320
8000413e:	f0 1f 01 2c 	mcall	800045ec <main+0x594>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80004142:	0e 99       	mov	r9,r7
80004144:	0e 9a       	mov	r10,r7
80004146:	0e 9b       	mov	r11,r7
80004148:	fe 7c 24 00 	mov	r12,-56320
8000414c:	f0 1f 01 29 	mcall	800045f0 <main+0x598>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
80004150:	fe 7c 24 00 	mov	r12,-56320
80004154:	f0 1f 01 28 	mcall	800045f4 <main+0x59c>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, FOSC0);
80004158:	20 4d       	sub	sp,16
8000415a:	ec e8 00 00 	ld.d	r8,r6[0]
8000415e:	fa e9 00 00 	st.d	sp[0],r8
80004162:	ec e8 00 08 	ld.d	r8,r6[8]
80004166:	fa e9 00 08 	st.d	sp[8],r8
8000416a:	e0 6c 1b 00 	mov	r12,6912
8000416e:	ea 1c 00 b7 	orh	r12,0xb7
80004172:	f0 1f 01 22 	mcall	800045f8 <main+0x5a0>
	tft_bl_init();
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );  
  
	inicializa_usart();
	sd_mmc_resources_init(); // Initialize SD/MMC driver resources: GPIO, SPI and SD/MMC.  
	local_pdca_init();
80004176:	f0 1f 01 22 	mcall	800045fc <main+0x5a4>

#if BOARD == EVK1105
  while(pwm_channel6.cdty < pwm_channel6.cprd)
8000417a:	2f cd       	sub	sp,-16
8000417c:	fe f7 04 50 	ld.w	r7,pc[1104]
  {
    pwm_channel6.cdty++;
    pwm_channel6.cupd = pwm_channel6.cdty;
    pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80004180:	30 66       	mov	r6,6
	inicializa_usart();
	sd_mmc_resources_init(); // Initialize SD/MMC driver resources: GPIO, SPI and SD/MMC.  
	local_pdca_init();

#if BOARD == EVK1105
  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004182:	c1 e8       	rjmp	800041be <main+0x166>
  {
    pwm_channel6.cdty++;
80004184:	2f f8       	sub	r8,-1
80004186:	8f 18       	st.w	r7[0x4],r8
    pwm_channel6.cupd = pwm_channel6.cdty;
80004188:	8f 48       	st.w	r7[0x10],r8
    pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
8000418a:	0e 9b       	mov	r11,r7
8000418c:	0c 9c       	mov	r12,r6
8000418e:	f0 1f 01 1d 	mcall	80004600 <main+0x5a8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004192:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004196:	e0 79 d4 c0 	mov	r9,120000
8000419a:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000419e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800041a2:	14 38       	cp.w	r8,r10
800041a4:	e0 88 00 08 	brls	800041b4 <main+0x15c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800041a8:	12 38       	cp.w	r8,r9
800041aa:	fe 98 ff fa 	brls	8000419e <main+0x146>
800041ae:	12 3a       	cp.w	r10,r9
800041b0:	c0 73       	brcs	800041be <main+0x166>
800041b2:	cf 6b       	rjmp	8000419e <main+0x146>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800041b4:	12 38       	cp.w	r8,r9
800041b6:	e0 8b 00 04 	brhi	800041be <main+0x166>
800041ba:	12 3a       	cp.w	r10,r9
800041bc:	cf 12       	brcc	8000419e <main+0x146>
	inicializa_usart();
	sd_mmc_resources_init(); // Initialize SD/MMC driver resources: GPIO, SPI and SD/MMC.  
	local_pdca_init();

#if BOARD == EVK1105
  while(pwm_channel6.cdty < pwm_channel6.cprd)
800041be:	6e 18       	ld.w	r8,r7[0x4]
800041c0:	6e 29       	ld.w	r9,r7[0x8]
800041c2:	12 38       	cp.w	r8,r9
800041c4:	ce 03       	brcs	80004184 <main+0x12c>
800041c6:	30 08       	mov	r8,0
800041c8:	50 18       	stdsp	sp[0x4],r8
800041ca:	30 19       	mov	r9,1
800041cc:	50 09       	stdsp	sp[0x0],r9
						while(!end_of_transfer);
						
						for(int i = 0; i <50; i++)
						{
							ram_bufferd[i]=ram_buffer[i];
							ram_buffer[i]=" ";
800041ce:	fe f4 04 36 	ld.w	r4,pc[1078]
800041d2:	5c 54       	castu.b	r4
	int sector=1;
	int mensajeExitoSDMostrado = 0;
	int mensajeErrorSDMostrado = 0;

  while(1){
	  switch (flag){
800041d4:	fe f9 04 34 	ld.w	r9,pc[1076]
800041d8:	72 08       	ld.w	r8,r9[0x0]
800041da:	58 28       	cp.w	r8,2
800041dc:	c7 f0       	breq	800042da <main+0x282>
800041de:	e0 89 00 07 	brgt	800041ec <main+0x194>
800041e2:	58 08       	cp.w	r8,0
800041e4:	c0 d0       	breq	800041fe <main+0x1a6>
800041e6:	58 18       	cp.w	r8,1
800041e8:	cf 61       	brne	800041d4 <main+0x17c>
800041ea:	c5 18       	rjmp	8000428c <main+0x234>
800041ec:	58 48       	cp.w	r8,4
800041ee:	e0 80 01 46 	breq	8000447a <main+0x422>
800041f2:	e0 85 00 cd 	brlt	8000438c <main+0x334>
800041f6:	58 58       	cp.w	r8,5
800041f8:	ce e1       	brne	800041d4 <main+0x17c>
800041fa:	e0 8f 01 7c 	bral	800044f2 <main+0x49a>
		  case 0:
			  wait();
800041fe:	f0 1f 01 04 	mcall	8000460c <main+0x5b4>
80004202:	30 07       	mov	r7,0
			  while (!sd_mmc_spi_mem_check()){
				  
					if (mensajeErrorSDMostrado == 0)
					{
						et024006_DrawFilledRect(120 , 220, 150, 16, WHITE );
80004204:	e0 65 ff ff 	mov	r5,65535
80004208:	31 03       	mov	r3,16
8000420a:	e0 62 00 96 	mov	r2,150
8000420e:	e0 66 00 dc 	mov	r6,220
80004212:	37 81       	mov	r1,120
						et024006_PrintString("No hay tarjeta SD reconocida", (const unsigned char *)&FONT8x16, 80, 220, RED, -1);
80004214:	fe f0 03 fc 	ld.w	r0,pc[1020]

  while(1){
	  switch (flag){
		  case 0:
			  wait();
			  while (!sd_mmc_spi_mem_check()){
80004218:	c1 98       	rjmp	8000424a <main+0x1f2>
				  
					if (mensajeErrorSDMostrado == 0)
8000421a:	58 07       	cp.w	r7,0
8000421c:	c1 71       	brne	8000424a <main+0x1f2>
					{
						et024006_DrawFilledRect(120 , 220, 150, 16, WHITE );
8000421e:	0a 98       	mov	r8,r5
80004220:	06 99       	mov	r9,r3
80004222:	04 9a       	mov	r10,r2
80004224:	0c 9b       	mov	r11,r6
80004226:	02 9c       	mov	r12,r1
80004228:	f0 1f 00 ec 	mcall	800045d8 <main+0x580>
						et024006_PrintString("No hay tarjeta SD reconocida", (const unsigned char *)&FONT8x16, 80, 220, RED, -1);
8000422c:	3f f8       	mov	r8,-1
8000422e:	1a d8       	st.w	--sp,r8
80004230:	e0 68 f8 00 	mov	r8,63488
80004234:	0c 99       	mov	r9,r6
80004236:	35 0a       	mov	r10,80
80004238:	00 9b       	mov	r11,r0
8000423a:	fe fc 03 da 	ld.w	r12,pc[986]
8000423e:	f0 1f 00 f7 	mcall	80004618 <main+0x5c0>
80004242:	30 09       	mov	r9,0
80004244:	50 29       	stdsp	sp[0x8],r9
80004246:	30 17       	mov	r7,1
80004248:	2f fd       	sub	sp,-4

  while(1){
	  switch (flag){
		  case 0:
			  wait();
			  while (!sd_mmc_spi_mem_check()){
8000424a:	f0 1f 00 f5 	mcall	8000461c <main+0x5c4>
8000424e:	ce 60       	breq	8000421a <main+0x1c2>
					}
				  
			  };
				mensajeErrorSDMostrado = 0;
			  
				if (mensajeExitoSDMostrado == 0)
80004250:	40 18       	lddsp	r8,sp[0x4]
80004252:	58 08       	cp.w	r8,0
80004254:	cc 01       	brne	800041d4 <main+0x17c>
				{
					et024006_DrawFilledRect(80 , 220, 225, 16, WHITE );
80004256:	e0 68 ff ff 	mov	r8,65535
8000425a:	31 09       	mov	r9,16
8000425c:	e0 6a 00 e1 	mov	r10,225
80004260:	e0 6b 00 dc 	mov	r11,220
80004264:	35 0c       	mov	r12,80
80004266:	f0 1f 00 dd 	mcall	800045d8 <main+0x580>
					et024006_PrintString("SD reconocida", (const unsigned char *)&FONT8x16, 120, 220, GREEN, -1);
8000426a:	3f f8       	mov	r8,-1
8000426c:	1a d8       	st.w	--sp,r8
8000426e:	e0 68 07 e0 	mov	r8,2016
80004272:	e0 69 00 dc 	mov	r9,220
80004276:	37 8a       	mov	r10,120
80004278:	fe fb 03 98 	ld.w	r11,pc[920]
8000427c:	fe fc 03 a4 	ld.w	r12,pc[932]
80004280:	f0 1f 00 e6 	mcall	80004618 <main+0x5c0>
80004284:	30 19       	mov	r9,1
80004286:	50 29       	stdsp	sp[0x8],r9
80004288:	2f fd       	sub	sp,-4
8000428a:	ca 5b       	rjmp	800041d4 <main+0x17c>
					mensajeExitoSDMostrado = 1;
				}
			  
			  break;
		  case 1: //UP
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE);
8000428c:	e0 68 ff ff 	mov	r8,65535
80004290:	e0 69 00 f0 	mov	r9,240
80004294:	e0 6a 01 40 	mov	r10,320
80004298:	30 0b       	mov	r11,0
8000429a:	16 9c       	mov	r12,r11
8000429c:	f0 1f 00 cf 	mcall	800045d8 <main+0x580>
			et024006_PrintString("Recibiendo mensaje...", (const unsigned char *)&FONT8x16, 60, 98, BLUE, -1);
800042a0:	fe f6 03 70 	ld.w	r6,pc[880]
800042a4:	3f f7       	mov	r7,-1
800042a6:	1a d7       	st.w	--sp,r7
800042a8:	31 f8       	mov	r8,31
800042aa:	36 29       	mov	r9,98
800042ac:	33 ca       	mov	r10,60
800042ae:	0c 9b       	mov	r11,r6
800042b0:	fe fc 03 74 	ld.w	r12,pc[884]
800042b4:	f0 1f 00 d9 	mcall	80004618 <main+0x5c0>
			et024006_PrintString("Pulse DOWN para desplegarlo...", (const unsigned char *)&FONT8x16, 70, 120, BLUE, -1);
800042b8:	1a d7       	st.w	--sp,r7
800042ba:	31 f8       	mov	r8,31
800042bc:	37 89       	mov	r9,120
800042be:	34 6a       	mov	r10,70
800042c0:	0c 9b       	mov	r11,r6
800042c2:	fe fc 03 66 	ld.w	r12,pc[870]
800042c6:	f0 1f 00 d5 	mcall	80004618 <main+0x5c0>
			PDCA_init_USART();
800042ca:	f0 1f 00 d9 	mcall	8000462c <main+0x5d4>
			flag=0;
800042ce:	30 08       	mov	r8,0
800042d0:	fe f9 03 38 	ld.w	r9,pc[824]
800042d4:	93 08       	st.w	r9[0x0],r8
			break;
800042d6:	2f ed       	sub	sp,-8
800042d8:	c7 eb       	rjmp	800041d4 <main+0x17c>
		  case 2: //DOWN
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );
800042da:	e0 68 ff ff 	mov	r8,65535
800042de:	e0 69 00 f0 	mov	r9,240
800042e2:	e0 6a 01 40 	mov	r10,320
800042e6:	30 0b       	mov	r11,0
800042e8:	16 9c       	mov	r12,r11
800042ea:	f0 1f 00 bc 	mcall	800045d8 <main+0x580>
			pdca_disable(pdca_usart_ch);
800042ee:	30 2c       	mov	r12,2
800042f0:	f0 1f 00 d0 	mcall	80004630 <main+0x5d8>
			llegomsj=1;
800042f4:	30 19       	mov	r9,1
800042f6:	fe f8 03 3e 	ld.w	r8,pc[830]
800042fa:	91 09       	st.w	r8[0x0],r9
800042fc:	30 a6       	mov	r6,10
800042fe:	30 0c       	mov	r12,0
80004300:	18 97       	mov	r7,r12
			for (int i=0 ; i<sizeof(mensaje_rx); i++)
			{
				ram_buffer_x[i]=mensaje_rx[i];
80004302:	fe f5 03 36 	ld.w	r5,pc[822]
80004306:	fe f3 03 36 	ld.w	r3,pc[822]
				if(i<37){
					et024006_PrintString(&mensaje_rx[i], (const unsigned char *)&FONT8x16, 10+8*i, 20, BLUE, -1);
					et024006_DrawFilledRect(305 , 0, 15, 40, WHITE );
				}else{
					et024006_PrintString(&mensaje_rx[i], (const unsigned char *)&FONT8x16, (10+8*i-37*8), 38, BLUE, -1);
8000430a:	fe f2 03 06 	ld.w	r2,pc[774]
8000430e:	3f f1       	mov	r1,-1
80004310:	31 f0       	mov	r0,31
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );
			pdca_disable(pdca_usart_ch);
			llegomsj=1;
			for (int i=0 ; i<sizeof(mensaje_rx); i++)
			{
				ram_buffer_x[i]=mensaje_rx[i];
80004312:	ea 07 07 08 	ld.ub	r8,r5[r7]
80004316:	e6 07 0b 08 	st.b	r3[r7],r8
				if(i<37){
8000431a:	e0 47 00 24 	cp.w	r7,36
8000431e:	e0 89 00 16 	brgt	8000434a <main+0x2f2>
					et024006_PrintString(&mensaje_rx[i], (const unsigned char *)&FONT8x16, 10+8*i, 20, BLUE, -1);
80004322:	1a d1       	st.w	--sp,r1
80004324:	00 98       	mov	r8,r0
80004326:	31 49       	mov	r9,20
80004328:	0c 9a       	mov	r10,r6
8000432a:	04 9b       	mov	r11,r2
8000432c:	ea 0c 00 0c 	add	r12,r5,r12
80004330:	f0 1f 00 ba 	mcall	80004618 <main+0x5c0>
					et024006_DrawFilledRect(305 , 0, 15, 40, WHITE );
80004334:	e0 68 ff ff 	mov	r8,65535
80004338:	32 89       	mov	r9,40
8000433a:	30 fa       	mov	r10,15
8000433c:	30 0b       	mov	r11,0
8000433e:	e0 6c 01 31 	mov	r12,305
80004342:	f0 1f 00 a6 	mcall	800045d8 <main+0x580>
80004346:	2f fd       	sub	sp,-4
80004348:	c0 d8       	rjmp	80004362 <main+0x30a>
				}else{
					et024006_PrintString(&mensaje_rx[i], (const unsigned char *)&FONT8x16, (10+8*i-37*8), 38, BLUE, -1);
8000434a:	ec ca 01 28 	sub	r10,r6,296
8000434e:	1a d1       	st.w	--sp,r1
80004350:	00 98       	mov	r8,r0
80004352:	32 69       	mov	r9,38
80004354:	5c 7a       	castu.h	r10
80004356:	04 9b       	mov	r11,r2
80004358:	ea 0c 00 0c 	add	r12,r5,r12
8000435c:	f0 1f 00 af 	mcall	80004618 <main+0x5c0>
80004360:	2f fd       	sub	sp,-4
			break;
		  case 2: //DOWN
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );
			pdca_disable(pdca_usart_ch);
			llegomsj=1;
			for (int i=0 ; i<sizeof(mensaje_rx); i++)
80004362:	2f f7       	sub	r7,-1
80004364:	0e 9c       	mov	r12,r7
80004366:	2f 86       	sub	r6,-8
80004368:	e0 47 00 32 	cp.w	r7,50
8000436c:	cd 31       	brne	80004312 <main+0x2ba>
8000436e:	30 08       	mov	r8,0
				}
			}
			
			for (int i=0;i<50;i++)
			{
				mensaje_rx[i]=' ';
80004370:	fe fa 02 c8 	ld.w	r10,pc[712]
80004374:	32 09       	mov	r9,32
80004376:	f4 08 0b 09 	st.b	r10[r8],r9
				}else{
					et024006_PrintString(&mensaje_rx[i], (const unsigned char *)&FONT8x16, (10+8*i-37*8), 38, BLUE, -1);
				}
			}
			
			for (int i=0;i<50;i++)
8000437a:	2f f8       	sub	r8,-1
8000437c:	e0 48 00 32 	cp.w	r8,50
80004380:	cf b1       	brne	80004376 <main+0x31e>
			{
				mensaje_rx[i]=' ';
			}
			
			flag=0;
80004382:	30 08       	mov	r8,0
80004384:	fe f9 02 84 	ld.w	r9,pc[644]
80004388:	93 08       	st.w	r9[0x0],r8
		  break;
8000438a:	c2 5b       	rjmp	800041d4 <main+0x17c>
		  case 3: //RIGHT
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );
8000438c:	e0 68 ff ff 	mov	r8,65535
80004390:	e0 69 00 f0 	mov	r9,240
80004394:	e0 6a 01 40 	mov	r10,320
80004398:	30 0b       	mov	r11,0
8000439a:	16 9c       	mov	r12,r11
8000439c:	f0 1f 00 8f 	mcall	800045d8 <main+0x580>
			if (llegomsj==0)
800043a0:	fe f8 02 94 	ld.w	r8,pc[660]
800043a4:	70 08       	ld.w	r8,r8[0x0]
800043a6:	58 08       	cp.w	r8,0
800043a8:	c1 31       	brne	800043ce <main+0x376>
			{
					
				et024006_PrintString("No hay mensaje", (const unsigned char*)&FONT8x16, 30, 80, RED, -1);
800043aa:	3f f8       	mov	r8,-1
800043ac:	1a d8       	st.w	--sp,r8
800043ae:	e0 68 f8 00 	mov	r8,63488
800043b2:	35 09       	mov	r9,80
800043b4:	31 ea       	mov	r10,30
800043b6:	fe fb 02 5a 	ld.w	r11,pc[602]
800043ba:	fe fc 02 86 	ld.w	r12,pc[646]
800043be:	f0 1f 00 97 	mcall	80004618 <main+0x5c0>
				flag=0;
800043c2:	30 08       	mov	r8,0
800043c4:	fe f9 02 44 	ld.w	r9,pc[580]
800043c8:	93 08       	st.w	r9[0x0],r8
				break;
800043ca:	2f fd       	sub	sp,-4
800043cc:	c0 4b       	rjmp	800041d4 <main+0x17c>
			}
			et024006_PrintString("Guardando en SD", (const unsigned char *)&FONT8x16, 30, 100, BLUE, -1);
800043ce:	fe f7 02 42 	ld.w	r7,pc[578]
800043d2:	3f f6       	mov	r6,-1
800043d4:	1a d6       	st.w	--sp,r6
800043d6:	31 f8       	mov	r8,31
800043d8:	36 49       	mov	r9,100
800043da:	31 ea       	mov	r10,30
800043dc:	0e 9b       	mov	r11,r7
800043de:	fe fc 02 66 	ld.w	r12,pc[614]
800043e2:	f0 1f 00 8e 	mcall	80004618 <main+0x5c0>
			et024006_PrintString("Sector:", (const unsigned char *)&FONT8x16, 30, 150 , BLUE, -1);
800043e6:	1a d6       	st.w	--sp,r6
800043e8:	31 f8       	mov	r8,31
800043ea:	e0 69 00 96 	mov	r9,150
800043ee:	31 ea       	mov	r10,30
800043f0:	0e 9b       	mov	r11,r7
800043f2:	fe fc 02 56 	ld.w	r12,pc[598]
800043f6:	f0 1f 00 89 	mcall	80004618 <main+0x5c0>
			// Read Card capacity
			int sizesd=capacity>> 20;
800043fa:	fe f8 02 52 	ld.w	r8,pc[594]
800043fe:	f0 ea 00 00 	ld.d	r10,r8[0]
			char displ[30];
			char displ1[30];
			sprintf(displ, " Capacidad: %d MBytes ",sizesd);
80004402:	fa c5 ff d0 	sub	r5,sp,-48
80004406:	f4 08 16 14 	lsr	r8,r10,0x14
8000440a:	f1 eb 10 c8 	or	r8,r8,r11<<0xc
8000440e:	1a d8       	st.w	--sp,r8
80004410:	fe fb 02 40 	ld.w	r11,pc[576]
80004414:	0a 9c       	mov	r12,r5
80004416:	f0 1f 00 90 	mcall	80004654 <main+0x5fc>
			et024006_PrintString(displ, (const unsigned char *)&FONT8x16, 80, 40,BLUE, -1);
8000441a:	1a d6       	st.w	--sp,r6
8000441c:	31 f8       	mov	r8,31
8000441e:	32 89       	mov	r9,40
80004420:	35 0a       	mov	r10,80
80004422:	0e 9b       	mov	r11,r7
80004424:	0a 9c       	mov	r12,r5
80004426:	f0 1f 00 7d 	mcall	80004618 <main+0x5c0>
			if (sector==6)
8000442a:	2f cd       	sub	sp,-16
8000442c:	40 08       	lddsp	r8,sp[0x0]
8000442e:	58 68       	cp.w	r8,6
80004430:	f9 b8 00 01 	moveq	r8,1
80004434:	50 08       	stdsp	sp[0x0],r8
			{
				sector=1;
			}
			sprintf(displ1, "%u",sector);
80004436:	fa c6 ff f8 	sub	r6,sp,-8
8000443a:	1a d8       	st.w	--sp,r8
8000443c:	fe fb 02 1c 	ld.w	r11,pc[540]
80004440:	0c 9c       	mov	r12,r6
80004442:	f0 1f 00 85 	mcall	80004654 <main+0x5fc>
			et024006_PrintString(displ1, (const unsigned char *)&FONT8x16, 90, 150,BLUE, -1);
80004446:	3f f8       	mov	r8,-1
80004448:	1a d8       	st.w	--sp,r8
8000444a:	31 f8       	mov	r8,31
8000444c:	e0 69 00 96 	mov	r9,150
80004450:	35 aa       	mov	r10,90
80004452:	0e 9b       	mov	r11,r7
80004454:	0c 9c       	mov	r12,r6
80004456:	f0 1f 00 71 	mcall	80004618 <main+0x5c0>
		
			sd_mmc_spi_write_open(sector);
8000445a:	40 2c       	lddsp	r12,sp[0x8]
8000445c:	f0 1f 00 80 	mcall	8000465c <main+0x604>
			sd_mmc_spi_write_sector_from_ram(&ram_buffer_x);
80004460:	4f 7c       	lddpc	r12,8000463c <main+0x5e4>
80004462:	f0 1f 00 80 	mcall	80004660 <main+0x608>
			sd_mmc_spi_write_close();
80004466:	f0 1f 00 80 	mcall	80004664 <main+0x60c>
				
			sector++;
8000446a:	40 28       	lddsp	r8,sp[0x8]
8000446c:	2f f8       	sub	r8,-1
8000446e:	50 28       	stdsp	sp[0x8],r8
			flag=0;
80004470:	30 08       	mov	r8,0
80004472:	4e 69       	lddpc	r9,80004608 <main+0x5b0>
80004474:	93 08       	st.w	r9[0x0],r8
			break;
80004476:	2f ed       	sub	sp,-8
80004478:	ca ea       	rjmp	800041d4 <main+0x17c>
		  case 4: //LEFT

			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE );
8000447a:	e0 68 ff ff 	mov	r8,65535
8000447e:	e0 69 00 f0 	mov	r9,240
80004482:	e0 6a 01 40 	mov	r10,320
80004486:	30 0b       	mov	r11,0
80004488:	16 9c       	mov	r12,r11
8000448a:	f0 1f 00 54 	mcall	800045d8 <main+0x580>
			sector--;
8000448e:	40 03       	lddsp	r3,sp[0x0]
80004490:	20 13       	sub	r3,1
			sd_mmc_spi_read_open(sector);
80004492:	06 9c       	mov	r12,r3
80004494:	f0 1f 00 75 	mcall	80004668 <main+0x610>
			sd_mmc_spi_read_sector_to_ram(&ram_buffer_last_message);		//BUFFER DE RECEPCION DESDE SDCARD
80004498:	4f 57       	lddpc	r7,8000466c <main+0x614>
8000449a:	0e 9c       	mov	r12,r7
8000449c:	f0 1f 00 75 	mcall	80004670 <main+0x618>
			sd_mmc_spi_read_close();
800044a0:	f0 1f 00 75 	mcall	80004674 <main+0x61c>
			et024006_PrintString (&ram_buffer_last_message, (const unsigned char *)&FONT8x16,  10, 40, BLUE,-1);
800044a4:	4d b5       	lddpc	r5,80004610 <main+0x5b8>
800044a6:	3f f6       	mov	r6,-1
800044a8:	1a d6       	st.w	--sp,r6
800044aa:	31 f8       	mov	r8,31
800044ac:	32 89       	mov	r9,40
800044ae:	30 aa       	mov	r10,10
800044b0:	0a 9b       	mov	r11,r5
800044b2:	0e 9c       	mov	r12,r7
800044b4:	f0 1f 00 59 	mcall	80004618 <main+0x5c0>
			sprintf(displ, "%u",sector);
800044b8:	fa c7 ff d4 	sub	r7,sp,-44
800044bc:	1a d3       	st.w	--sp,r3
800044be:	4e 7b       	lddpc	r11,80004658 <main+0x600>
800044c0:	0e 9c       	mov	r12,r7
800044c2:	f0 1f 00 65 	mcall	80004654 <main+0x5fc>
			et024006_PrintString("Sector:", (const unsigned char *)&FONT8x16, 10, 10, BLUE, -1);
800044c6:	1a d6       	st.w	--sp,r6
800044c8:	31 f8       	mov	r8,31
800044ca:	30 a9       	mov	r9,10
800044cc:	12 9a       	mov	r10,r9
800044ce:	0a 9b       	mov	r11,r5
800044d0:	4d ec       	lddpc	r12,80004648 <main+0x5f0>
800044d2:	f0 1f 00 52 	mcall	80004618 <main+0x5c0>
			et024006_PrintString(displ, (const unsigned char *)&FONT8x16, 80, 10,BLUE, -1);
800044d6:	1a d6       	st.w	--sp,r6
800044d8:	31 f8       	mov	r8,31
800044da:	30 a9       	mov	r9,10
800044dc:	35 0a       	mov	r10,80
800044de:	0a 9b       	mov	r11,r5
800044e0:	0e 9c       	mov	r12,r7
800044e2:	f0 1f 00 4e 	mcall	80004618 <main+0x5c0>
			sector++;
			flag=0;		  
800044e6:	30 08       	mov	r8,0
800044e8:	4c 89       	lddpc	r9,80004608 <main+0x5b0>
800044ea:	93 08       	st.w	r9[0x0],r8
			break;
800044ec:	2f cd       	sub	sp,-16
800044ee:	fe 9f fe 73 	bral	800041d4 <main+0x17c>
		  case 5:
				et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE);
800044f2:	e0 68 ff ff 	mov	r8,65535
800044f6:	e0 69 00 f0 	mov	r9,240
800044fa:	e0 6a 01 40 	mov	r10,320
800044fe:	30 0b       	mov	r11,0
80004500:	16 9c       	mov	r12,r11
80004502:	f0 1f 00 36 	mcall	800045d8 <main+0x580>
80004506:	31 43       	mov	r3,20
80004508:	30 15       	mov	r5,1
				for(int j=1; j<=5; j++)
				{
					// Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
					pdca_load_channel(PDCA_CHANNEL_SPI_RX,&ram_buffer,512);
8000450a:	4d c7       	lddpc	r7,80004678 <main+0x620>

						while(!end_of_transfer);
						
						for(int i = 0; i <50; i++)
						{
							ram_bufferd[i]=ram_buffer[i];
8000450c:	4d c6       	lddpc	r6,8000467c <main+0x624>
8000450e:	0c 92       	mov	r2,r6
		  case 5:
				et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE);
				for(int j=1; j<=5; j++)
				{
					// Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
					pdca_load_channel(PDCA_CHANNEL_SPI_RX,&ram_buffer,512);
80004510:	e0 6a 02 00 	mov	r10,512
80004514:	0e 9b       	mov	r11,r7
80004516:	30 0c       	mov	r12,0
80004518:	f0 1f 00 5a 	mcall	80004680 <main+0x628>
					pdca_load_channel(PDCA_CHANNEL_SPI_TX,(void *)&dummy_data,512); //send dummy to activate the clock
8000451c:	e0 6a 02 00 	mov	r10,512
80004520:	4d 9b       	lddpc	r11,80004684 <main+0x62c>
80004522:	30 1c       	mov	r12,1
80004524:	f0 1f 00 57 	mcall	80004680 <main+0x628>
					end_of_transfer = false;
80004528:	30 08       	mov	r8,0
8000452a:	4d 89       	lddpc	r9,80004688 <main+0x630>
8000452c:	b2 88       	st.b	r9[0x0],r8
					
					// open sector number j
					if(sd_mmc_spi_read_open_PDCA (j))
8000452e:	0a 9c       	mov	r12,r5
80004530:	f0 1f 00 57 	mcall	8000468c <main+0x634>
80004534:	c2 80       	breq	80004584 <main+0x52c>
					{
						spi_write(SD_MMC_SPI,0xFF); // Write a first dummy data to synchronize transfer
80004536:	e0 6b 00 ff 	mov	r11,255
8000453a:	fe 7c 24 00 	mov	r12,-56320
8000453e:	f0 1f 00 55 	mcall	80004690 <main+0x638>
						pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80004542:	30 0c       	mov	r12,0
80004544:	f0 1f 00 54 	mcall	80004694 <main+0x63c>
						pdca_channelrx =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_SPI_RX); // get the correct PDCA channel pointer
80004548:	30 0c       	mov	r12,0
8000454a:	f0 1f 00 54 	mcall	80004698 <main+0x640>
8000454e:	4d 41       	lddpc	r1,8000469c <main+0x644>
80004550:	83 0c       	st.w	r1[0x0],r12
						pdca_channeltx =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_SPI_TX); // get the correct PDCA channel pointer
80004552:	30 1c       	mov	r12,1
80004554:	f0 1f 00 51 	mcall	80004698 <main+0x640>
80004558:	4d 28       	lddpc	r8,800046a0 <main+0x648>
8000455a:	91 0c       	st.w	r8[0x0],r12
						pdca_channelrx->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
8000455c:	62 0a       	ld.w	r10,r1[0x0]
8000455e:	30 19       	mov	r9,1
80004560:	95 59       	st.w	r10[0x14],r9
						pdca_channeltx->cr = AVR32_PDCA_TEN_MASK; // and TX PDCA transfer
80004562:	70 08       	ld.w	r8,r8[0x0]
80004564:	91 59       	st.w	r8[0x14],r9

						while(!end_of_transfer);
80004566:	4c 99       	lddpc	r9,80004688 <main+0x630>
80004568:	13 88       	ld.ub	r8,r9[0x0]
8000456a:	58 08       	cp.w	r8,0
8000456c:	cf d0       	breq	80004566 <main+0x50e>
8000456e:	30 08       	mov	r8,0
						
						for(int i = 0; i <50; i++)
						{
							ram_bufferd[i]=ram_buffer[i];
80004570:	ee 08 07 09 	ld.ub	r9,r7[r8]
80004574:	ec 08 0b 09 	st.b	r6[r8],r9
							ram_buffer[i]=" ";
80004578:	ee 08 0b 04 	st.b	r7[r8],r4
						pdca_channelrx->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
						pdca_channeltx->cr = AVR32_PDCA_TEN_MASK; // and TX PDCA transfer

						while(!end_of_transfer);
						
						for(int i = 0; i <50; i++)
8000457c:	2f f8       	sub	r8,-1
8000457e:	e0 48 00 32 	cp.w	r8,50
80004582:	cf 71       	brne	80004570 <main+0x518>
							ram_bufferd[i]=ram_buffer[i];
							ram_buffer[i]=" ";
						}
						
					}
					et024006_PrintString(&ram_bufferd, (const unsigned char *)&FONT6x8, 10, 20*j, BLUE, -1);
80004584:	3f f8       	mov	r8,-1
80004586:	1a d8       	st.w	--sp,r8
80004588:	31 f8       	mov	r8,31
8000458a:	06 99       	mov	r9,r3
8000458c:	30 aa       	mov	r10,10
8000458e:	4c 6b       	lddpc	r11,800046a4 <main+0x64c>
80004590:	04 9c       	mov	r12,r2
80004592:	f0 1f 00 22 	mcall	80004618 <main+0x5c0>
			sector++;
			flag=0;		  
			break;
		  case 5:
				et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, WHITE);
				for(int j=1; j<=5; j++)
80004596:	2f f5       	sub	r5,-1
80004598:	2e c3       	sub	r3,-20
8000459a:	2f fd       	sub	sp,-4
8000459c:	58 65       	cp.w	r5,6
8000459e:	cb 91       	brne	80004510 <main+0x4b8>
						
					}
					et024006_PrintString(&ram_bufferd, (const unsigned char *)&FONT6x8, 10, 20*j, BLUE, -1);
						
				}
			flag=0;	  
800045a0:	30 08       	mov	r8,0
800045a2:	49 a9       	lddpc	r9,80004608 <main+0x5b0>
800045a4:	93 08       	st.w	r9[0x0],r8
800045a6:	fe 9f fe 17 	bral	800041d4 <main+0x17c>
800045aa:	00 00       	add	r0,r0
800045ac:	80 00       	ld.sh	r0,r0[0x0]
800045ae:	3d fc       	mov	r12,-33
800045b0:	80 00       	ld.sh	r0,r0[0x0]
800045b2:	31 4c       	mov	r12,20
800045b4:	80 00       	ld.sh	r0,r0[0x0]
800045b6:	3c b8       	mov	r8,-53
800045b8:	80 00       	ld.sh	r0,r0[0x0]
800045ba:	46 a8       	lddsp	r8,sp[0x1a8]
800045bc:	80 00       	ld.sh	r0,r0[0x0]
800045be:	3c 38       	mov	r8,-61
800045c0:	80 00       	ld.sh	r0,r0[0x0]
800045c2:	3b c0       	mov	r0,-68
800045c4:	80 00       	ld.sh	r0,r0[0x0]
800045c6:	35 2c       	mov	r12,82
800045c8:	80 00       	ld.sh	r0,r0[0x0]
800045ca:	3e 88       	mov	r8,-24
800045cc:	00 00       	add	r0,r0
800045ce:	00 08       	add	r8,r0
800045d0:	80 00       	ld.sh	r0,r0[0x0]
800045d2:	3e 18       	mov	r8,-31
800045d4:	80 00       	ld.sh	r0,r0[0x0]
800045d6:	3e 4e       	mov	lr,-28
800045d8:	80 00       	ld.sh	r0,r0[0x0]
800045da:	34 7c       	mov	r12,71
800045dc:	80 00       	ld.sh	r0,r0[0x0]
800045de:	40 28       	lddsp	r8,sp[0x8]
800045e0:	80 00       	ld.sh	r0,r0[0x0]
800045e2:	b0 8c       	st.b	r8[0x0],r12
800045e4:	80 00       	ld.sh	r0,r0[0x0]
800045e6:	b0 6c       	st.h	r8[0xc],r12
800045e8:	80 00       	ld.sh	r0,r0[0x0]
800045ea:	3b 40       	mov	r0,-76
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	2d e8       	sub	r8,-34
800045f0:	80 00       	ld.sh	r0,r0[0x0]
800045f2:	2e 20       	sub	r0,-30
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	2f 78       	sub	r8,-9
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	2c 68       	sub	r8,-58
800045fc:	80 00       	ld.sh	r0,r0[0x0]
800045fe:	3f 34       	mov	r4,-13
80004600:	80 00       	ld.sh	r0,r0[0x0]
80004602:	3e 60       	mov	r0,-26
80004604:	80 00       	ld.sh	r0,r0[0x0]
80004606:	b1 9c       	lsr	r12,0x11
80004608:	00 00       	add	r0,r0
8000460a:	06 50       	eor	r0,r3
8000460c:	80 00       	ld.sh	r0,r0[0x0]
8000460e:	3f 10       	mov	r0,-15
80004610:	80 00       	ld.sh	r0,r0[0x0]
80004612:	a2 10       	st.h	r1[0x2],r0
80004614:	80 00       	ld.sh	r0,r0[0x0]
80004616:	b0 f0       	st.b	r8[0x7],r0
80004618:	80 00       	ld.sh	r0,r0[0x0]
8000461a:	32 00       	mov	r0,32
8000461c:	80 00       	ld.sh	r0,r0[0x0]
8000461e:	2c 40       	sub	r0,-60
80004620:	80 00       	ld.sh	r0,r0[0x0]
80004622:	b1 10       	ld.d	r0,--r8
80004624:	80 00       	ld.sh	r0,r0[0x0]
80004626:	b1 20       	st.d	r8++,r0
80004628:	80 00       	ld.sh	r0,r0[0x0]
8000462a:	b1 38       	mul	r8,r8
8000462c:	80 00       	ld.sh	r0,r0[0x0]
8000462e:	3f e8       	mov	r8,-2
80004630:	80 00       	ld.sh	r0,r0[0x0]
80004632:	2c b0       	sub	r0,-53
80004634:	00 00       	add	r0,r0
80004636:	06 4c       	or	r12,r3
80004638:	00 00       	add	r0,r0
8000463a:	09 20       	ld.uh	r0,r4++
8000463c:	00 00       	add	r0,r0
8000463e:	08 ec       	st.h	--r4,r12
80004640:	80 00       	ld.sh	r0,r0[0x0]
80004642:	b1 58       	asr	r8,0x11
80004644:	80 00       	ld.sh	r0,r0[0x0]
80004646:	b1 68       	lsl	r8,0x10
80004648:	80 00       	ld.sh	r0,r0[0x0]
8000464a:	b1 78       	lsl	r8,0x11
8000464c:	00 00       	add	r0,r0
8000464e:	08 90       	mov	r0,r4
80004650:	80 00       	ld.sh	r0,r0[0x0]
80004652:	b1 80       	lsr	r0,0x10
80004654:	80 00       	ld.sh	r0,r0[0x0]
80004656:	4a cc       	lddpc	r12,80004704 <touch+0x5c>
80004658:	80 00       	ld.sh	r0,r0[0x0]
8000465a:	b1 98       	lsr	r8,0x11
8000465c:	80 00       	ld.sh	r0,r0[0x0]
8000465e:	21 fc       	sub	r12,31
80004660:	80 00       	ld.sh	r0,r0[0x0]
80004662:	23 c4       	sub	r4,60
80004664:	80 00       	ld.sh	r0,r0[0x0]
80004666:	21 24       	sub	r4,18
80004668:	80 00       	ld.sh	r0,r0[0x0]
8000466a:	22 24       	sub	r4,34
8000466c:	00 00       	add	r0,r0
8000466e:	08 b8       	st.h	r4++,r8
80004670:	80 00       	ld.sh	r0,r0[0x0]
80004672:	27 44       	sub	r4,116
80004674:	80 00       	ld.sh	r0,r0[0x0]
80004676:	22 18       	sub	r8,33
80004678:	00 00       	add	r0,r0
8000467a:	09 5c       	ld.sh	r12,--r4
8000467c:	00 00       	add	r0,r0
8000467e:	0b 5c       	ld.sh	r12,--r5
80004680:	80 00       	ld.sh	r0,r0[0x0]
80004682:	2d 30       	sub	r0,-45
80004684:	80 00       	ld.sh	r0,r0[0x0]
80004686:	ac 68       	st.h	r6[0xc],r8
80004688:	00 00       	add	r0,r0
8000468a:	09 1e       	ld.sh	lr,r4++
8000468c:	80 00       	ld.sh	r0,r0[0x0]
8000468e:	25 24       	sub	r4,82
80004690:	80 00       	ld.sh	r0,r0[0x0]
80004692:	2f 7e       	sub	lr,-9
80004694:	80 00       	ld.sh	r0,r0[0x0]
80004696:	2c d0       	sub	r0,-51
80004698:	80 00       	ld.sh	r0,r0[0x0]
8000469a:	2c 9c       	sub	r12,-55
8000469c:	00 00       	add	r0,r0
8000469e:	09 58       	ld.sh	r8,--r4
800046a0:	00 00       	add	r0,r0
800046a2:	09 54       	ld.sh	r4,--r4
800046a4:	80 00       	ld.sh	r0,r0[0x0]
800046a6:	a8 20       	st.h	r4[0x4],r0

800046a8 <touch>:

}
#endif

__attribute__ ((__interrupt__))
void touch(void){
800046a8:	d4 01       	pushm	lr
	if (gpio_get_pin_interrupt_flag (54)==true){//UP
800046aa:	33 6c       	mov	r12,54
800046ac:	f0 1f 00 1a 	mcall	80004714 <touch+0x6c>
800046b0:	c0 70       	breq	800046be <touch+0x16>
		flag=1;
800046b2:	30 19       	mov	r9,1
800046b4:	49 98       	lddpc	r8,80004718 <touch+0x70>
800046b6:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(54);
800046b8:	33 6c       	mov	r12,54
800046ba:	f0 1f 00 19 	mcall	8000471c <touch+0x74>
	}
	if (gpio_get_pin_interrupt_flag (55)==true){//DOWN
800046be:	33 7c       	mov	r12,55
800046c0:	f0 1f 00 15 	mcall	80004714 <touch+0x6c>
800046c4:	c0 70       	breq	800046d2 <touch+0x2a>
		flag=2;
800046c6:	30 29       	mov	r9,2
800046c8:	49 48       	lddpc	r8,80004718 <touch+0x70>
800046ca:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(55);
800046cc:	33 7c       	mov	r12,55
800046ce:	f0 1f 00 14 	mcall	8000471c <touch+0x74>
	}
	if (gpio_get_pin_interrupt_flag (56)==true){//RIGHT
800046d2:	33 8c       	mov	r12,56
800046d4:	f0 1f 00 10 	mcall	80004714 <touch+0x6c>
800046d8:	c0 70       	breq	800046e6 <touch+0x3e>
		flag=3;
800046da:	30 39       	mov	r9,3
800046dc:	48 f8       	lddpc	r8,80004718 <touch+0x70>
800046de:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(56);
800046e0:	33 8c       	mov	r12,56
800046e2:	f0 1f 00 0f 	mcall	8000471c <touch+0x74>
	}
	if (gpio_get_pin_interrupt_flag (57)==true){//LEFT
800046e6:	33 9c       	mov	r12,57
800046e8:	f0 1f 00 0b 	mcall	80004714 <touch+0x6c>
800046ec:	c0 70       	breq	800046fa <touch+0x52>
		flag=4;
800046ee:	30 49       	mov	r9,4
800046f0:	48 a8       	lddpc	r8,80004718 <touch+0x70>
800046f2:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(57);
800046f4:	33 9c       	mov	r12,57
800046f6:	f0 1f 00 0a 	mcall	8000471c <touch+0x74>
	}
	if (gpio_get_pin_interrupt_flag(58)==true){//CENTER
800046fa:	33 ac       	mov	r12,58
800046fc:	f0 1f 00 06 	mcall	80004714 <touch+0x6c>
80004700:	c0 70       	breq	8000470e <touch+0x66>
		flag=5;		
80004702:	30 59       	mov	r9,5
80004704:	48 58       	lddpc	r8,80004718 <touch+0x70>
80004706:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(58);
80004708:	33 ac       	mov	r12,58
8000470a:	f0 1f 00 05 	mcall	8000471c <touch+0x74>
	}
	
}
8000470e:	d4 02       	popm	lr
80004710:	d6 03       	rete
80004712:	00 00       	add	r0,r0
80004714:	80 00       	ld.sh	r0,r0[0x0]
80004716:	3c 06       	mov	r6,-64
80004718:	00 00       	add	r0,r0
8000471a:	06 50       	eor	r0,r3
8000471c:	80 00       	ld.sh	r0,r0[0x0]
8000471e:	3c 1e       	mov	lr,-63

80004720 <__avr32_udiv64>:
80004720:	d4 31       	pushm	r0-r7,lr
80004722:	1a 97       	mov	r7,sp
80004724:	20 3d       	sub	sp,12
80004726:	10 9c       	mov	r12,r8
80004728:	12 9e       	mov	lr,r9
8000472a:	14 93       	mov	r3,r10
8000472c:	58 09       	cp.w	r9,0
8000472e:	e0 81 00 bd 	brne	800048a8 <__avr32_udiv64+0x188>
80004732:	16 38       	cp.w	r8,r11
80004734:	e0 88 00 40 	brls	800047b4 <__avr32_udiv64+0x94>
80004738:	f0 08 12 00 	clz	r8,r8
8000473c:	c0 d0       	breq	80004756 <__avr32_udiv64+0x36>
8000473e:	f6 08 09 4b 	lsl	r11,r11,r8
80004742:	f0 09 11 20 	rsub	r9,r8,32
80004746:	f8 08 09 4c 	lsl	r12,r12,r8
8000474a:	f4 09 0a 49 	lsr	r9,r10,r9
8000474e:	f4 08 09 43 	lsl	r3,r10,r8
80004752:	f3 eb 10 0b 	or	r11,r9,r11
80004756:	f8 0e 16 10 	lsr	lr,r12,0x10
8000475a:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000475e:	f6 0e 0d 00 	divu	r0,r11,lr
80004762:	e6 0b 16 10 	lsr	r11,r3,0x10
80004766:	00 99       	mov	r9,r0
80004768:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000476c:	e0 0a 02 48 	mul	r8,r0,r10
80004770:	10 3b       	cp.w	r11,r8
80004772:	c0 a2       	brcc	80004786 <__avr32_udiv64+0x66>
80004774:	20 19       	sub	r9,1
80004776:	18 0b       	add	r11,r12
80004778:	18 3b       	cp.w	r11,r12
8000477a:	c0 63       	brcs	80004786 <__avr32_udiv64+0x66>
8000477c:	10 3b       	cp.w	r11,r8
8000477e:	f7 b9 03 01 	sublo	r9,1
80004782:	f7 dc e3 0b 	addcs	r11,r11,r12
80004786:	f6 08 01 01 	sub	r1,r11,r8
8000478a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000478e:	e2 0e 0d 00 	divu	r0,r1,lr
80004792:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004796:	00 98       	mov	r8,r0
80004798:	e0 0a 02 4a 	mul	r10,r0,r10
8000479c:	14 33       	cp.w	r3,r10
8000479e:	c0 82       	brcc	800047ae <__avr32_udiv64+0x8e>
800047a0:	20 18       	sub	r8,1
800047a2:	18 03       	add	r3,r12
800047a4:	18 33       	cp.w	r3,r12
800047a6:	c0 43       	brcs	800047ae <__avr32_udiv64+0x8e>
800047a8:	14 33       	cp.w	r3,r10
800047aa:	f7 b8 03 01 	sublo	r8,1
800047ae:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800047b2:	cd f8       	rjmp	80004970 <__avr32_udiv64+0x250>
800047b4:	58 08       	cp.w	r8,0
800047b6:	c0 51       	brne	800047c0 <__avr32_udiv64+0xa0>
800047b8:	30 19       	mov	r9,1
800047ba:	f2 08 0d 08 	divu	r8,r9,r8
800047be:	10 9c       	mov	r12,r8
800047c0:	f8 06 12 00 	clz	r6,r12
800047c4:	c0 41       	brne	800047cc <__avr32_udiv64+0xac>
800047c6:	18 1b       	sub	r11,r12
800047c8:	30 19       	mov	r9,1
800047ca:	c4 08       	rjmp	8000484a <__avr32_udiv64+0x12a>
800047cc:	ec 01 11 20 	rsub	r1,r6,32
800047d0:	f4 01 0a 49 	lsr	r9,r10,r1
800047d4:	f8 06 09 4c 	lsl	r12,r12,r6
800047d8:	f6 06 09 48 	lsl	r8,r11,r6
800047dc:	f6 01 0a 41 	lsr	r1,r11,r1
800047e0:	f3 e8 10 08 	or	r8,r9,r8
800047e4:	f8 03 16 10 	lsr	r3,r12,0x10
800047e8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800047ec:	e2 03 0d 00 	divu	r0,r1,r3
800047f0:	f0 0b 16 10 	lsr	r11,r8,0x10
800047f4:	00 9e       	mov	lr,r0
800047f6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800047fa:	e0 05 02 49 	mul	r9,r0,r5
800047fe:	12 3b       	cp.w	r11,r9
80004800:	c0 a2       	brcc	80004814 <__avr32_udiv64+0xf4>
80004802:	20 1e       	sub	lr,1
80004804:	18 0b       	add	r11,r12
80004806:	18 3b       	cp.w	r11,r12
80004808:	c0 63       	brcs	80004814 <__avr32_udiv64+0xf4>
8000480a:	12 3b       	cp.w	r11,r9
8000480c:	f7 be 03 01 	sublo	lr,1
80004810:	f7 dc e3 0b 	addcs	r11,r11,r12
80004814:	12 1b       	sub	r11,r9
80004816:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000481a:	f6 03 0d 02 	divu	r2,r11,r3
8000481e:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80004822:	04 99       	mov	r9,r2
80004824:	e4 05 02 4b 	mul	r11,r2,r5
80004828:	16 38       	cp.w	r8,r11
8000482a:	c0 a2       	brcc	8000483e <__avr32_udiv64+0x11e>
8000482c:	20 19       	sub	r9,1
8000482e:	18 08       	add	r8,r12
80004830:	18 38       	cp.w	r8,r12
80004832:	c0 63       	brcs	8000483e <__avr32_udiv64+0x11e>
80004834:	16 38       	cp.w	r8,r11
80004836:	f7 b9 03 01 	sublo	r9,1
8000483a:	f1 dc e3 08 	addcs	r8,r8,r12
8000483e:	f4 06 09 43 	lsl	r3,r10,r6
80004842:	f0 0b 01 0b 	sub	r11,r8,r11
80004846:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000484a:	f8 06 16 10 	lsr	r6,r12,0x10
8000484e:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80004852:	f6 06 0d 00 	divu	r0,r11,r6
80004856:	e6 0b 16 10 	lsr	r11,r3,0x10
8000485a:	00 9a       	mov	r10,r0
8000485c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004860:	e0 0e 02 48 	mul	r8,r0,lr
80004864:	10 3b       	cp.w	r11,r8
80004866:	c0 a2       	brcc	8000487a <__avr32_udiv64+0x15a>
80004868:	20 1a       	sub	r10,1
8000486a:	18 0b       	add	r11,r12
8000486c:	18 3b       	cp.w	r11,r12
8000486e:	c0 63       	brcs	8000487a <__avr32_udiv64+0x15a>
80004870:	10 3b       	cp.w	r11,r8
80004872:	f7 ba 03 01 	sublo	r10,1
80004876:	f7 dc e3 0b 	addcs	r11,r11,r12
8000487a:	f6 08 01 01 	sub	r1,r11,r8
8000487e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004882:	e2 06 0d 00 	divu	r0,r1,r6
80004886:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000488a:	00 98       	mov	r8,r0
8000488c:	e0 0e 02 4b 	mul	r11,r0,lr
80004890:	16 33       	cp.w	r3,r11
80004892:	c0 82       	brcc	800048a2 <__avr32_udiv64+0x182>
80004894:	20 18       	sub	r8,1
80004896:	18 03       	add	r3,r12
80004898:	18 33       	cp.w	r3,r12
8000489a:	c0 43       	brcs	800048a2 <__avr32_udiv64+0x182>
8000489c:	16 33       	cp.w	r3,r11
8000489e:	f7 b8 03 01 	sublo	r8,1
800048a2:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800048a6:	c6 98       	rjmp	80004978 <__avr32_udiv64+0x258>
800048a8:	16 39       	cp.w	r9,r11
800048aa:	e0 8b 00 65 	brhi	80004974 <__avr32_udiv64+0x254>
800048ae:	f2 09 12 00 	clz	r9,r9
800048b2:	c0 b1       	brne	800048c8 <__avr32_udiv64+0x1a8>
800048b4:	10 3a       	cp.w	r10,r8
800048b6:	5f 2a       	srhs	r10
800048b8:	1c 3b       	cp.w	r11,lr
800048ba:	5f b8       	srhi	r8
800048bc:	10 4a       	or	r10,r8
800048be:	f2 0a 18 00 	cp.b	r10,r9
800048c2:	c5 90       	breq	80004974 <__avr32_udiv64+0x254>
800048c4:	30 18       	mov	r8,1
800048c6:	c5 98       	rjmp	80004978 <__avr32_udiv64+0x258>
800048c8:	f0 09 09 46 	lsl	r6,r8,r9
800048cc:	f2 03 11 20 	rsub	r3,r9,32
800048d0:	fc 09 09 4e 	lsl	lr,lr,r9
800048d4:	f0 03 0a 48 	lsr	r8,r8,r3
800048d8:	f6 09 09 4c 	lsl	r12,r11,r9
800048dc:	f4 03 0a 42 	lsr	r2,r10,r3
800048e0:	ef 46 ff f4 	st.w	r7[-12],r6
800048e4:	f6 03 0a 43 	lsr	r3,r11,r3
800048e8:	18 42       	or	r2,r12
800048ea:	f1 ee 10 0c 	or	r12,r8,lr
800048ee:	f8 01 16 10 	lsr	r1,r12,0x10
800048f2:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800048f6:	e6 01 0d 04 	divu	r4,r3,r1
800048fa:	e4 03 16 10 	lsr	r3,r2,0x10
800048fe:	08 9e       	mov	lr,r4
80004900:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80004904:	e8 06 02 48 	mul	r8,r4,r6
80004908:	10 33       	cp.w	r3,r8
8000490a:	c0 a2       	brcc	8000491e <__avr32_udiv64+0x1fe>
8000490c:	20 1e       	sub	lr,1
8000490e:	18 03       	add	r3,r12
80004910:	18 33       	cp.w	r3,r12
80004912:	c0 63       	brcs	8000491e <__avr32_udiv64+0x1fe>
80004914:	10 33       	cp.w	r3,r8
80004916:	f7 be 03 01 	sublo	lr,1
8000491a:	e7 dc e3 03 	addcs	r3,r3,r12
8000491e:	10 13       	sub	r3,r8
80004920:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80004924:	e6 01 0d 00 	divu	r0,r3,r1
80004928:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000492c:	00 98       	mov	r8,r0
8000492e:	e0 06 02 46 	mul	r6,r0,r6
80004932:	0c 3b       	cp.w	r11,r6
80004934:	c0 a2       	brcc	80004948 <__avr32_udiv64+0x228>
80004936:	20 18       	sub	r8,1
80004938:	18 0b       	add	r11,r12
8000493a:	18 3b       	cp.w	r11,r12
8000493c:	c0 63       	brcs	80004948 <__avr32_udiv64+0x228>
8000493e:	0c 3b       	cp.w	r11,r6
80004940:	f7 dc e3 0b 	addcs	r11,r11,r12
80004944:	f7 b8 03 01 	sublo	r8,1
80004948:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000494c:	ee f4 ff f4 	ld.w	r4,r7[-12]
80004950:	0c 1b       	sub	r11,r6
80004952:	f0 04 06 42 	mulu.d	r2,r8,r4
80004956:	06 95       	mov	r5,r3
80004958:	16 35       	cp.w	r5,r11
8000495a:	e0 8b 00 0a 	brhi	8000496e <__avr32_udiv64+0x24e>
8000495e:	5f 0b       	sreq	r11
80004960:	f4 09 09 49 	lsl	r9,r10,r9
80004964:	12 32       	cp.w	r2,r9
80004966:	5f b9       	srhi	r9
80004968:	f7 e9 00 09 	and	r9,r11,r9
8000496c:	c0 60       	breq	80004978 <__avr32_udiv64+0x258>
8000496e:	20 18       	sub	r8,1
80004970:	30 09       	mov	r9,0
80004972:	c0 38       	rjmp	80004978 <__avr32_udiv64+0x258>
80004974:	30 09       	mov	r9,0
80004976:	12 98       	mov	r8,r9
80004978:	10 9a       	mov	r10,r8
8000497a:	12 93       	mov	r3,r9
8000497c:	10 92       	mov	r2,r8
8000497e:	12 9b       	mov	r11,r9
80004980:	2f dd       	sub	sp,-12
80004982:	d8 32       	popm	r0-r7,pc

80004984 <memcpy>:
80004984:	58 8a       	cp.w	r10,8
80004986:	c2 f5       	brlt	800049e4 <memcpy+0x60>
80004988:	f9 eb 10 09 	or	r9,r12,r11
8000498c:	e2 19 00 03 	andl	r9,0x3,COH
80004990:	e0 81 00 97 	brne	80004abe <memcpy+0x13a>
80004994:	e0 4a 00 20 	cp.w	r10,32
80004998:	c3 b4       	brge	80004a0e <memcpy+0x8a>
8000499a:	f4 08 14 02 	asr	r8,r10,0x2
8000499e:	f0 09 11 08 	rsub	r9,r8,8
800049a2:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800049a6:	76 69       	ld.w	r9,r11[0x18]
800049a8:	99 69       	st.w	r12[0x18],r9
800049aa:	76 59       	ld.w	r9,r11[0x14]
800049ac:	99 59       	st.w	r12[0x14],r9
800049ae:	76 49       	ld.w	r9,r11[0x10]
800049b0:	99 49       	st.w	r12[0x10],r9
800049b2:	76 39       	ld.w	r9,r11[0xc]
800049b4:	99 39       	st.w	r12[0xc],r9
800049b6:	76 29       	ld.w	r9,r11[0x8]
800049b8:	99 29       	st.w	r12[0x8],r9
800049ba:	76 19       	ld.w	r9,r11[0x4]
800049bc:	99 19       	st.w	r12[0x4],r9
800049be:	76 09       	ld.w	r9,r11[0x0]
800049c0:	99 09       	st.w	r12[0x0],r9
800049c2:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800049c6:	f8 08 00 28 	add	r8,r12,r8<<0x2
800049ca:	e0 1a 00 03 	andl	r10,0x3
800049ce:	f4 0a 11 04 	rsub	r10,r10,4
800049d2:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800049d6:	17 a9       	ld.ub	r9,r11[0x2]
800049d8:	b0 a9       	st.b	r8[0x2],r9
800049da:	17 99       	ld.ub	r9,r11[0x1]
800049dc:	b0 99       	st.b	r8[0x1],r9
800049de:	17 89       	ld.ub	r9,r11[0x0]
800049e0:	b0 89       	st.b	r8[0x0],r9
800049e2:	5e fc       	retal	r12
800049e4:	f4 0a 11 09 	rsub	r10,r10,9
800049e8:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800049ec:	17 f9       	ld.ub	r9,r11[0x7]
800049ee:	b8 f9       	st.b	r12[0x7],r9
800049f0:	17 e9       	ld.ub	r9,r11[0x6]
800049f2:	b8 e9       	st.b	r12[0x6],r9
800049f4:	17 d9       	ld.ub	r9,r11[0x5]
800049f6:	b8 d9       	st.b	r12[0x5],r9
800049f8:	17 c9       	ld.ub	r9,r11[0x4]
800049fa:	b8 c9       	st.b	r12[0x4],r9
800049fc:	17 b9       	ld.ub	r9,r11[0x3]
800049fe:	b8 b9       	st.b	r12[0x3],r9
80004a00:	17 a9       	ld.ub	r9,r11[0x2]
80004a02:	b8 a9       	st.b	r12[0x2],r9
80004a04:	17 99       	ld.ub	r9,r11[0x1]
80004a06:	b8 99       	st.b	r12[0x1],r9
80004a08:	17 89       	ld.ub	r9,r11[0x0]
80004a0a:	b8 89       	st.b	r12[0x0],r9
80004a0c:	5e fc       	retal	r12
80004a0e:	eb cd 40 c0 	pushm	r6-r7,lr
80004a12:	18 99       	mov	r9,r12
80004a14:	22 0a       	sub	r10,32
80004a16:	b7 07       	ld.d	r6,r11++
80004a18:	b3 26       	st.d	r9++,r6
80004a1a:	b7 07       	ld.d	r6,r11++
80004a1c:	b3 26       	st.d	r9++,r6
80004a1e:	b7 07       	ld.d	r6,r11++
80004a20:	b3 26       	st.d	r9++,r6
80004a22:	b7 07       	ld.d	r6,r11++
80004a24:	b3 26       	st.d	r9++,r6
80004a26:	22 0a       	sub	r10,32
80004a28:	cf 74       	brge	80004a16 <memcpy+0x92>
80004a2a:	2f 0a       	sub	r10,-16
80004a2c:	c0 65       	brlt	80004a38 <memcpy+0xb4>
80004a2e:	b7 07       	ld.d	r6,r11++
80004a30:	b3 26       	st.d	r9++,r6
80004a32:	b7 07       	ld.d	r6,r11++
80004a34:	b3 26       	st.d	r9++,r6
80004a36:	21 0a       	sub	r10,16
80004a38:	5c 3a       	neg	r10
80004a3a:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004a3e:	d7 03       	nop
80004a40:	d7 03       	nop
80004a42:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004a46:	f3 66 00 0e 	st.b	r9[14],r6
80004a4a:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004a4e:	f3 66 00 0d 	st.b	r9[13],r6
80004a52:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004a56:	f3 66 00 0c 	st.b	r9[12],r6
80004a5a:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004a5e:	f3 66 00 0b 	st.b	r9[11],r6
80004a62:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004a66:	f3 66 00 0a 	st.b	r9[10],r6
80004a6a:	f7 36 00 09 	ld.ub	r6,r11[9]
80004a6e:	f3 66 00 09 	st.b	r9[9],r6
80004a72:	f7 36 00 08 	ld.ub	r6,r11[8]
80004a76:	f3 66 00 08 	st.b	r9[8],r6
80004a7a:	f7 36 00 07 	ld.ub	r6,r11[7]
80004a7e:	f3 66 00 07 	st.b	r9[7],r6
80004a82:	f7 36 00 06 	ld.ub	r6,r11[6]
80004a86:	f3 66 00 06 	st.b	r9[6],r6
80004a8a:	f7 36 00 05 	ld.ub	r6,r11[5]
80004a8e:	f3 66 00 05 	st.b	r9[5],r6
80004a92:	f7 36 00 04 	ld.ub	r6,r11[4]
80004a96:	f3 66 00 04 	st.b	r9[4],r6
80004a9a:	f7 36 00 03 	ld.ub	r6,r11[3]
80004a9e:	f3 66 00 03 	st.b	r9[3],r6
80004aa2:	f7 36 00 02 	ld.ub	r6,r11[2]
80004aa6:	f3 66 00 02 	st.b	r9[2],r6
80004aaa:	f7 36 00 01 	ld.ub	r6,r11[1]
80004aae:	f3 66 00 01 	st.b	r9[1],r6
80004ab2:	f7 36 00 00 	ld.ub	r6,r11[0]
80004ab6:	f3 66 00 00 	st.b	r9[0],r6
80004aba:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004abe:	20 1a       	sub	r10,1
80004ac0:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004ac4:	f8 0a 0b 09 	st.b	r12[r10],r9
80004ac8:	cf b1       	brne	80004abe <memcpy+0x13a>
80004aca:	5e fc       	retal	r12

80004acc <sprintf>:
80004acc:	d4 01       	pushm	lr
80004ace:	21 7d       	sub	sp,92
80004ad0:	e0 68 ff ff 	mov	r8,65535
80004ad4:	ea 18 7f ff 	orh	r8,0x7fff
80004ad8:	50 58       	stdsp	sp[0x14],r8
80004ada:	50 28       	stdsp	sp[0x8],r8
80004adc:	e0 68 02 08 	mov	r8,520
80004ae0:	ba 68       	st.h	sp[0xc],r8
80004ae2:	3f f8       	mov	r8,-1
80004ae4:	ba 78       	st.h	sp[0xe],r8
80004ae6:	e0 68 01 18 	mov	r8,280
80004aea:	50 4c       	stdsp	sp[0x10],r12
80004aec:	16 9a       	mov	r10,r11
80004aee:	50 0c       	stdsp	sp[0x0],r12
80004af0:	fa c9 ff a0 	sub	r9,sp,-96
80004af4:	70 0c       	ld.w	r12,r8[0x0]
80004af6:	1a 9b       	mov	r11,sp
80004af8:	c9 ed       	rcall	80004e34 <_vfprintf_r>
80004afa:	30 09       	mov	r9,0
80004afc:	40 08       	lddsp	r8,sp[0x0]
80004afe:	b0 89       	st.b	r8[0x0],r9
80004b00:	2e 9d       	sub	sp,-92
80004b02:	d8 02       	popm	pc

80004b04 <get_arg>:
80004b04:	d4 31       	pushm	r0-r7,lr
80004b06:	20 8d       	sub	sp,32
80004b08:	fa c4 ff bc 	sub	r4,sp,-68
80004b0c:	50 4b       	stdsp	sp[0x10],r11
80004b0e:	68 2e       	ld.w	lr,r4[0x8]
80004b10:	50 58       	stdsp	sp[0x14],r8
80004b12:	12 96       	mov	r6,r9
80004b14:	7c 0b       	ld.w	r11,lr[0x0]
80004b16:	70 05       	ld.w	r5,r8[0x0]
80004b18:	50 6e       	stdsp	sp[0x18],lr
80004b1a:	58 0b       	cp.w	r11,0
80004b1c:	f4 0b 17 00 	moveq	r11,r10
80004b20:	68 03       	ld.w	r3,r4[0x0]
80004b22:	68 11       	ld.w	r1,r4[0x4]
80004b24:	40 49       	lddsp	r9,sp[0x10]
80004b26:	30 08       	mov	r8,0
80004b28:	c2 89       	rjmp	80004d78 <get_arg+0x274>
80004b2a:	2f fb       	sub	r11,-1
80004b2c:	32 5c       	mov	r12,37
80004b2e:	17 8a       	ld.ub	r10,r11[0x0]
80004b30:	f8 0a 18 00 	cp.b	r10,r12
80004b34:	5f 1e       	srne	lr
80004b36:	f0 0a 18 00 	cp.b	r10,r8
80004b3a:	5f 1c       	srne	r12
80004b3c:	fd ec 00 0c 	and	r12,lr,r12
80004b40:	f0 0c 18 00 	cp.b	r12,r8
80004b44:	cf 31       	brne	80004b2a <get_arg+0x26>
80004b46:	58 0a       	cp.w	r10,0
80004b48:	e0 80 01 25 	breq	80004d92 <get_arg+0x28e>
80004b4c:	30 0c       	mov	r12,0
80004b4e:	3f fa       	mov	r10,-1
80004b50:	18 90       	mov	r0,r12
80004b52:	50 3a       	stdsp	sp[0xc],r10
80004b54:	18 94       	mov	r4,r12
80004b56:	18 92       	mov	r2,r12
80004b58:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80004b5c:	16 97       	mov	r7,r11
80004b5e:	50 7c       	stdsp	sp[0x1c],r12
80004b60:	fe cc 96 dc 	sub	r12,pc,-26916
80004b64:	0f 3a       	ld.ub	r10,r7++
80004b66:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80004b6a:	40 7c       	lddsp	r12,sp[0x1c]
80004b6c:	1c 0c       	add	r12,lr
80004b6e:	fe ce 97 b2 	sub	lr,pc,-26702
80004b72:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80004b76:	20 1e       	sub	lr,1
80004b78:	50 0e       	stdsp	sp[0x0],lr
80004b7a:	fe ce 98 2a 	sub	lr,pc,-26582
80004b7e:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80004b82:	50 7c       	stdsp	sp[0x1c],r12
80004b84:	40 0c       	lddsp	r12,sp[0x0]
80004b86:	58 7c       	cp.w	r12,7
80004b88:	e0 8b 00 f1 	brhi	80004d6a <get_arg+0x266>
80004b8c:	fe ce 99 dc 	sub	lr,pc,-26148
80004b90:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80004b94:	36 8b       	mov	r11,104
80004b96:	f6 0a 18 00 	cp.b	r10,r11
80004b9a:	e0 80 00 e8 	breq	80004d6a <get_arg+0x266>
80004b9e:	37 1b       	mov	r11,113
80004ba0:	f6 0a 18 00 	cp.b	r10,r11
80004ba4:	c0 70       	breq	80004bb2 <get_arg+0xae>
80004ba6:	34 cb       	mov	r11,76
80004ba8:	f6 0a 18 00 	cp.b	r10,r11
80004bac:	c0 51       	brne	80004bb6 <get_arg+0xb2>
80004bae:	a3 b4       	sbr	r4,0x3
80004bb0:	cd d8       	rjmp	80004d6a <get_arg+0x266>
80004bb2:	a5 b4       	sbr	r4,0x5
80004bb4:	cd b8       	rjmp	80004d6a <get_arg+0x266>
80004bb6:	08 9a       	mov	r10,r4
80004bb8:	0e 9b       	mov	r11,r7
80004bba:	a5 aa       	sbr	r10,0x4
80004bbc:	17 3c       	ld.ub	r12,r11++
80004bbe:	a5 b4       	sbr	r4,0x5
80004bc0:	36 ce       	mov	lr,108
80004bc2:	fc 0c 18 00 	cp.b	r12,lr
80004bc6:	e0 80 00 d3 	breq	80004d6c <get_arg+0x268>
80004bca:	14 94       	mov	r4,r10
80004bcc:	cc f8       	rjmp	80004d6a <get_arg+0x266>
80004bce:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80004bd2:	36 7c       	mov	r12,103
80004bd4:	f8 0a 18 00 	cp.b	r10,r12
80004bd8:	e0 8b 00 27 	brhi	80004c26 <get_arg+0x122>
80004bdc:	36 5b       	mov	r11,101
80004bde:	f6 0a 18 00 	cp.b	r10,r11
80004be2:	c4 82       	brcc	80004c72 <get_arg+0x16e>
80004be4:	34 fb       	mov	r11,79
80004be6:	f6 0a 18 00 	cp.b	r10,r11
80004bea:	c4 80       	breq	80004c7a <get_arg+0x176>
80004bec:	e0 8b 00 0c 	brhi	80004c04 <get_arg+0x100>
80004bf0:	34 5b       	mov	r11,69
80004bf2:	f6 0a 18 00 	cp.b	r10,r11
80004bf6:	c3 e0       	breq	80004c72 <get_arg+0x16e>
80004bf8:	34 7b       	mov	r11,71
80004bfa:	f6 0a 18 00 	cp.b	r10,r11
80004bfe:	c3 a0       	breq	80004c72 <get_arg+0x16e>
80004c00:	34 4b       	mov	r11,68
80004c02:	c0 88       	rjmp	80004c12 <get_arg+0x10e>
80004c04:	35 8b       	mov	r11,88
80004c06:	f6 0a 18 00 	cp.b	r10,r11
80004c0a:	c2 c0       	breq	80004c62 <get_arg+0x15e>
80004c0c:	e0 8b 00 07 	brhi	80004c1a <get_arg+0x116>
80004c10:	35 5b       	mov	r11,85
80004c12:	f6 0a 18 00 	cp.b	r10,r11
80004c16:	c3 51       	brne	80004c80 <get_arg+0x17c>
80004c18:	c3 18       	rjmp	80004c7a <get_arg+0x176>
80004c1a:	36 3b       	mov	r11,99
80004c1c:	f6 0a 18 00 	cp.b	r10,r11
80004c20:	c2 f0       	breq	80004c7e <get_arg+0x17a>
80004c22:	36 4b       	mov	r11,100
80004c24:	c0 e8       	rjmp	80004c40 <get_arg+0x13c>
80004c26:	37 0b       	mov	r11,112
80004c28:	f6 0a 18 00 	cp.b	r10,r11
80004c2c:	c2 50       	breq	80004c76 <get_arg+0x172>
80004c2e:	e0 8b 00 0d 	brhi	80004c48 <get_arg+0x144>
80004c32:	36 eb       	mov	r11,110
80004c34:	f6 0a 18 00 	cp.b	r10,r11
80004c38:	c1 f0       	breq	80004c76 <get_arg+0x172>
80004c3a:	e0 8b 00 14 	brhi	80004c62 <get_arg+0x15e>
80004c3e:	36 9b       	mov	r11,105
80004c40:	f6 0a 18 00 	cp.b	r10,r11
80004c44:	c1 e1       	brne	80004c80 <get_arg+0x17c>
80004c46:	c0 e8       	rjmp	80004c62 <get_arg+0x15e>
80004c48:	37 5b       	mov	r11,117
80004c4a:	f6 0a 18 00 	cp.b	r10,r11
80004c4e:	c0 a0       	breq	80004c62 <get_arg+0x15e>
80004c50:	37 8b       	mov	r11,120
80004c52:	f6 0a 18 00 	cp.b	r10,r11
80004c56:	c0 60       	breq	80004c62 <get_arg+0x15e>
80004c58:	37 3b       	mov	r11,115
80004c5a:	f6 0a 18 00 	cp.b	r10,r11
80004c5e:	c1 11       	brne	80004c80 <get_arg+0x17c>
80004c60:	c0 b8       	rjmp	80004c76 <get_arg+0x172>
80004c62:	ed b4 00 04 	bld	r4,0x4
80004c66:	c0 a0       	breq	80004c7a <get_arg+0x176>
80004c68:	ed b4 00 05 	bld	r4,0x5
80004c6c:	c0 91       	brne	80004c7e <get_arg+0x17a>
80004c6e:	30 20       	mov	r0,2
80004c70:	c0 88       	rjmp	80004c80 <get_arg+0x17c>
80004c72:	30 40       	mov	r0,4
80004c74:	c0 68       	rjmp	80004c80 <get_arg+0x17c>
80004c76:	30 30       	mov	r0,3
80004c78:	c0 48       	rjmp	80004c80 <get_arg+0x17c>
80004c7a:	30 10       	mov	r0,1
80004c7c:	c0 28       	rjmp	80004c80 <get_arg+0x17c>
80004c7e:	30 00       	mov	r0,0
80004c80:	40 3b       	lddsp	r11,sp[0xc]
80004c82:	5b fb       	cp.w	r11,-1
80004c84:	c0 40       	breq	80004c8c <get_arg+0x188>
80004c86:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80004c8a:	c7 08       	rjmp	80004d6a <get_arg+0x266>
80004c8c:	58 60       	cp.w	r0,6
80004c8e:	e0 8b 00 6e 	brhi	80004d6a <get_arg+0x266>
80004c92:	6c 0a       	ld.w	r10,r6[0x0]
80004c94:	ea cc ff ff 	sub	r12,r5,-1
80004c98:	fe ce 9a c8 	sub	lr,pc,-25912
80004c9c:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80004ca0:	f4 cb ff f8 	sub	r11,r10,-8
80004ca4:	8d 0b       	st.w	r6[0x0],r11
80004ca6:	f4 ea 00 00 	ld.d	r10,r10[0]
80004caa:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004cae:	c0 f8       	rjmp	80004ccc <get_arg+0x1c8>
80004cb0:	f4 cb ff fc 	sub	r11,r10,-4
80004cb4:	8d 0b       	st.w	r6[0x0],r11
80004cb6:	74 0a       	ld.w	r10,r10[0x0]
80004cb8:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004cbc:	c0 88       	rjmp	80004ccc <get_arg+0x1c8>
80004cbe:	f4 cb ff f8 	sub	r11,r10,-8
80004cc2:	8d 0b       	st.w	r6[0x0],r11
80004cc4:	f4 ea 00 00 	ld.d	r10,r10[0]
80004cc8:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004ccc:	0e 9b       	mov	r11,r7
80004cce:	18 95       	mov	r5,r12
80004cd0:	c4 e8       	rjmp	80004d6c <get_arg+0x268>
80004cd2:	62 0a       	ld.w	r10,r1[0x0]
80004cd4:	5b fa       	cp.w	r10,-1
80004cd6:	c0 b1       	brne	80004cec <get_arg+0x1e8>
80004cd8:	50 19       	stdsp	sp[0x4],r9
80004cda:	50 28       	stdsp	sp[0x8],r8
80004cdc:	e0 6a 00 80 	mov	r10,128
80004ce0:	30 0b       	mov	r11,0
80004ce2:	02 9c       	mov	r12,r1
80004ce4:	e0 a0 1d 78 	rcall	800087d4 <memset>
80004ce8:	40 28       	lddsp	r8,sp[0x8]
80004cea:	40 19       	lddsp	r9,sp[0x4]
80004cec:	e4 cc 00 01 	sub	r12,r2,1
80004cf0:	0e 9b       	mov	r11,r7
80004cf2:	50 3c       	stdsp	sp[0xc],r12
80004cf4:	f2 0c 0c 49 	max	r9,r9,r12
80004cf8:	c3 a8       	rjmp	80004d6c <get_arg+0x268>
80004cfa:	62 0a       	ld.w	r10,r1[0x0]
80004cfc:	5b fa       	cp.w	r10,-1
80004cfe:	c0 b1       	brne	80004d14 <get_arg+0x210>
80004d00:	50 19       	stdsp	sp[0x4],r9
80004d02:	50 28       	stdsp	sp[0x8],r8
80004d04:	e0 6a 00 80 	mov	r10,128
80004d08:	30 0b       	mov	r11,0
80004d0a:	02 9c       	mov	r12,r1
80004d0c:	e0 a0 1d 64 	rcall	800087d4 <memset>
80004d10:	40 28       	lddsp	r8,sp[0x8]
80004d12:	40 19       	lddsp	r9,sp[0x4]
80004d14:	20 12       	sub	r2,1
80004d16:	30 0a       	mov	r10,0
80004d18:	0e 9b       	mov	r11,r7
80004d1a:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80004d1e:	f2 02 0c 49 	max	r9,r9,r2
80004d22:	c2 58       	rjmp	80004d6c <get_arg+0x268>
80004d24:	16 97       	mov	r7,r11
80004d26:	6c 0a       	ld.w	r10,r6[0x0]
80004d28:	f4 cb ff fc 	sub	r11,r10,-4
80004d2c:	8d 0b       	st.w	r6[0x0],r11
80004d2e:	74 0a       	ld.w	r10,r10[0x0]
80004d30:	0e 9b       	mov	r11,r7
80004d32:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004d36:	2f f5       	sub	r5,-1
80004d38:	c1 a8       	rjmp	80004d6c <get_arg+0x268>
80004d3a:	f4 c2 00 30 	sub	r2,r10,48
80004d3e:	c0 68       	rjmp	80004d4a <get_arg+0x246>
80004d40:	e4 02 00 22 	add	r2,r2,r2<<0x2
80004d44:	2f f7       	sub	r7,-1
80004d46:	f4 02 00 12 	add	r2,r10,r2<<0x1
80004d4a:	0f 8a       	ld.ub	r10,r7[0x0]
80004d4c:	58 0a       	cp.w	r10,0
80004d4e:	c0 e0       	breq	80004d6a <get_arg+0x266>
80004d50:	23 0a       	sub	r10,48
80004d52:	58 9a       	cp.w	r10,9
80004d54:	fe 98 ff f6 	brls	80004d40 <get_arg+0x23c>
80004d58:	c0 98       	rjmp	80004d6a <get_arg+0x266>
80004d5a:	2f f7       	sub	r7,-1
80004d5c:	0f 8a       	ld.ub	r10,r7[0x0]
80004d5e:	58 0a       	cp.w	r10,0
80004d60:	c0 50       	breq	80004d6a <get_arg+0x266>
80004d62:	23 0a       	sub	r10,48
80004d64:	58 9a       	cp.w	r10,9
80004d66:	fe 98 ff fa 	brls	80004d5a <get_arg+0x256>
80004d6a:	0e 9b       	mov	r11,r7
80004d6c:	40 7c       	lddsp	r12,sp[0x1c]
80004d6e:	30 ba       	mov	r10,11
80004d70:	f4 0c 18 00 	cp.b	r12,r10
80004d74:	fe 91 fe f2 	brne	80004b58 <get_arg+0x54>
80004d78:	40 42       	lddsp	r2,sp[0x10]
80004d7a:	17 8c       	ld.ub	r12,r11[0x0]
80004d7c:	0a 32       	cp.w	r2,r5
80004d7e:	5f 4a       	srge	r10
80004d80:	f0 0c 18 00 	cp.b	r12,r8
80004d84:	5f 1c       	srne	r12
80004d86:	f9 ea 00 0a 	and	r10,r12,r10
80004d8a:	f0 0a 18 00 	cp.b	r10,r8
80004d8e:	fe 91 fe cf 	brne	80004b2c <get_arg+0x28>
80004d92:	30 08       	mov	r8,0
80004d94:	40 4e       	lddsp	lr,sp[0x10]
80004d96:	17 8a       	ld.ub	r10,r11[0x0]
80004d98:	e2 05 00 21 	add	r1,r1,r5<<0x2
80004d9c:	f0 0a 18 00 	cp.b	r10,r8
80004da0:	fc 09 17 10 	movne	r9,lr
80004da4:	e6 05 00 38 	add	r8,r3,r5<<0x3
80004da8:	06 9e       	mov	lr,r3
80004daa:	c2 a8       	rjmp	80004dfe <get_arg+0x2fa>
80004dac:	62 0a       	ld.w	r10,r1[0x0]
80004dae:	58 3a       	cp.w	r10,3
80004db0:	c1 e0       	breq	80004dec <get_arg+0x2e8>
80004db2:	e0 89 00 07 	brgt	80004dc0 <get_arg+0x2bc>
80004db6:	58 1a       	cp.w	r10,1
80004db8:	c1 a0       	breq	80004dec <get_arg+0x2e8>
80004dba:	58 2a       	cp.w	r10,2
80004dbc:	c1 81       	brne	80004dec <get_arg+0x2e8>
80004dbe:	c0 58       	rjmp	80004dc8 <get_arg+0x2c4>
80004dc0:	58 5a       	cp.w	r10,5
80004dc2:	c0 c0       	breq	80004dda <get_arg+0x2d6>
80004dc4:	c0 b5       	brlt	80004dda <get_arg+0x2d6>
80004dc6:	c1 38       	rjmp	80004dec <get_arg+0x2e8>
80004dc8:	6c 0a       	ld.w	r10,r6[0x0]
80004dca:	f4 cc ff f8 	sub	r12,r10,-8
80004dce:	8d 0c       	st.w	r6[0x0],r12
80004dd0:	f4 e2 00 00 	ld.d	r2,r10[0]
80004dd4:	f0 e3 00 00 	st.d	r8[0],r2
80004dd8:	c1 08       	rjmp	80004df8 <get_arg+0x2f4>
80004dda:	6c 0a       	ld.w	r10,r6[0x0]
80004ddc:	f4 cc ff f8 	sub	r12,r10,-8
80004de0:	8d 0c       	st.w	r6[0x0],r12
80004de2:	f4 e2 00 00 	ld.d	r2,r10[0]
80004de6:	f0 e3 00 00 	st.d	r8[0],r2
80004dea:	c0 78       	rjmp	80004df8 <get_arg+0x2f4>
80004dec:	6c 0a       	ld.w	r10,r6[0x0]
80004dee:	f4 cc ff fc 	sub	r12,r10,-4
80004df2:	8d 0c       	st.w	r6[0x0],r12
80004df4:	74 0a       	ld.w	r10,r10[0x0]
80004df6:	91 0a       	st.w	r8[0x0],r10
80004df8:	2f f5       	sub	r5,-1
80004dfa:	2f 88       	sub	r8,-8
80004dfc:	2f c1       	sub	r1,-4
80004dfe:	12 35       	cp.w	r5,r9
80004e00:	fe 9a ff d6 	brle	80004dac <get_arg+0x2a8>
80004e04:	1c 93       	mov	r3,lr
80004e06:	40 52       	lddsp	r2,sp[0x14]
80004e08:	40 6e       	lddsp	lr,sp[0x18]
80004e0a:	85 05       	st.w	r2[0x0],r5
80004e0c:	9d 0b       	st.w	lr[0x0],r11
80004e0e:	40 4b       	lddsp	r11,sp[0x10]
80004e10:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80004e14:	2f 8d       	sub	sp,-32
80004e16:	d8 32       	popm	r0-r7,pc

80004e18 <__sprint_r>:
80004e18:	d4 21       	pushm	r4-r7,lr
80004e1a:	14 97       	mov	r7,r10
80004e1c:	74 28       	ld.w	r8,r10[0x8]
80004e1e:	58 08       	cp.w	r8,0
80004e20:	c0 41       	brne	80004e28 <__sprint_r+0x10>
80004e22:	95 18       	st.w	r10[0x4],r8
80004e24:	10 9c       	mov	r12,r8
80004e26:	d8 22       	popm	r4-r7,pc
80004e28:	e0 a0 18 b4 	rcall	80007f90 <__sfvwrite_r>
80004e2c:	30 08       	mov	r8,0
80004e2e:	8f 18       	st.w	r7[0x4],r8
80004e30:	8f 28       	st.w	r7[0x8],r8
80004e32:	d8 22       	popm	r4-r7,pc

80004e34 <_vfprintf_r>:
80004e34:	d4 31       	pushm	r0-r7,lr
80004e36:	fa cd 06 bc 	sub	sp,sp,1724
80004e3a:	51 09       	stdsp	sp[0x40],r9
80004e3c:	16 91       	mov	r1,r11
80004e3e:	14 97       	mov	r7,r10
80004e40:	18 95       	mov	r5,r12
80004e42:	e0 a0 1a 1d 	rcall	8000827c <_localeconv_r>
80004e46:	78 0c       	ld.w	r12,r12[0x0]
80004e48:	50 cc       	stdsp	sp[0x30],r12
80004e4a:	58 05       	cp.w	r5,0
80004e4c:	c0 70       	breq	80004e5a <_vfprintf_r+0x26>
80004e4e:	6a 68       	ld.w	r8,r5[0x18]
80004e50:	58 08       	cp.w	r8,0
80004e52:	c0 41       	brne	80004e5a <_vfprintf_r+0x26>
80004e54:	0a 9c       	mov	r12,r5
80004e56:	e0 a0 17 3d 	rcall	80007cd0 <__sinit>
80004e5a:	fe c8 98 c6 	sub	r8,pc,-26426
80004e5e:	10 31       	cp.w	r1,r8
80004e60:	c0 31       	brne	80004e66 <_vfprintf_r+0x32>
80004e62:	6a 01       	ld.w	r1,r5[0x0]
80004e64:	c0 c8       	rjmp	80004e7c <_vfprintf_r+0x48>
80004e66:	fe c8 98 b2 	sub	r8,pc,-26446
80004e6a:	10 31       	cp.w	r1,r8
80004e6c:	c0 31       	brne	80004e72 <_vfprintf_r+0x3e>
80004e6e:	6a 11       	ld.w	r1,r5[0x4]
80004e70:	c0 68       	rjmp	80004e7c <_vfprintf_r+0x48>
80004e72:	fe c8 98 9e 	sub	r8,pc,-26466
80004e76:	10 31       	cp.w	r1,r8
80004e78:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80004e7c:	82 68       	ld.sh	r8,r1[0xc]
80004e7e:	ed b8 00 03 	bld	r8,0x3
80004e82:	c0 41       	brne	80004e8a <_vfprintf_r+0x56>
80004e84:	62 48       	ld.w	r8,r1[0x10]
80004e86:	58 08       	cp.w	r8,0
80004e88:	c0 71       	brne	80004e96 <_vfprintf_r+0x62>
80004e8a:	02 9b       	mov	r11,r1
80004e8c:	0a 9c       	mov	r12,r5
80004e8e:	e0 a0 0f 5d 	rcall	80006d48 <__swsetup_r>
80004e92:	e0 81 0f 54 	brne	80006d3a <_vfprintf_r+0x1f06>
80004e96:	82 68       	ld.sh	r8,r1[0xc]
80004e98:	10 99       	mov	r9,r8
80004e9a:	e2 19 00 1a 	andl	r9,0x1a,COH
80004e9e:	58 a9       	cp.w	r9,10
80004ea0:	c3 c1       	brne	80004f18 <_vfprintf_r+0xe4>
80004ea2:	82 79       	ld.sh	r9,r1[0xe]
80004ea4:	30 0a       	mov	r10,0
80004ea6:	f4 09 19 00 	cp.h	r9,r10
80004eaa:	c3 75       	brlt	80004f18 <_vfprintf_r+0xe4>
80004eac:	a1 d8       	cbr	r8,0x1
80004eae:	fb 58 05 d0 	st.h	sp[1488],r8
80004eb2:	62 88       	ld.w	r8,r1[0x20]
80004eb4:	fb 48 05 e4 	st.w	sp[1508],r8
80004eb8:	62 a8       	ld.w	r8,r1[0x28]
80004eba:	fb 48 05 ec 	st.w	sp[1516],r8
80004ebe:	fa c8 ff bc 	sub	r8,sp,-68
80004ec2:	fb 48 05 d4 	st.w	sp[1492],r8
80004ec6:	fb 48 05 c4 	st.w	sp[1476],r8
80004eca:	e0 68 04 00 	mov	r8,1024
80004ece:	fb 48 05 d8 	st.w	sp[1496],r8
80004ed2:	fb 48 05 cc 	st.w	sp[1484],r8
80004ed6:	30 08       	mov	r8,0
80004ed8:	fb 59 05 d2 	st.h	sp[1490],r9
80004edc:	0e 9a       	mov	r10,r7
80004ede:	41 09       	lddsp	r9,sp[0x40]
80004ee0:	fa c7 fa 3c 	sub	r7,sp,-1476
80004ee4:	fb 48 05 dc 	st.w	sp[1500],r8
80004ee8:	0a 9c       	mov	r12,r5
80004eea:	0e 9b       	mov	r11,r7
80004eec:	ca 4f       	rcall	80004e34 <_vfprintf_r>
80004eee:	50 bc       	stdsp	sp[0x2c],r12
80004ef0:	c0 95       	brlt	80004f02 <_vfprintf_r+0xce>
80004ef2:	0e 9b       	mov	r11,r7
80004ef4:	0a 9c       	mov	r12,r5
80004ef6:	e0 a0 16 15 	rcall	80007b20 <_fflush_r>
80004efa:	40 be       	lddsp	lr,sp[0x2c]
80004efc:	f9 be 01 ff 	movne	lr,-1
80004f00:	50 be       	stdsp	sp[0x2c],lr
80004f02:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80004f06:	ed b8 00 06 	bld	r8,0x6
80004f0a:	e0 81 0f 1a 	brne	80006d3e <_vfprintf_r+0x1f0a>
80004f0e:	82 68       	ld.sh	r8,r1[0xc]
80004f10:	a7 a8       	sbr	r8,0x6
80004f12:	a2 68       	st.h	r1[0xc],r8
80004f14:	e0 8f 0f 15 	bral	80006d3e <_vfprintf_r+0x1f0a>
80004f18:	30 08       	mov	r8,0
80004f1a:	fb 48 06 b4 	st.w	sp[1716],r8
80004f1e:	fb 48 06 90 	st.w	sp[1680],r8
80004f22:	fb 48 06 8c 	st.w	sp[1676],r8
80004f26:	fb 48 06 b0 	st.w	sp[1712],r8
80004f2a:	30 08       	mov	r8,0
80004f2c:	30 09       	mov	r9,0
80004f2e:	50 a7       	stdsp	sp[0x28],r7
80004f30:	50 78       	stdsp	sp[0x1c],r8
80004f32:	fa c3 f9 e0 	sub	r3,sp,-1568
80004f36:	3f f8       	mov	r8,-1
80004f38:	50 59       	stdsp	sp[0x14],r9
80004f3a:	fb 43 06 88 	st.w	sp[1672],r3
80004f3e:	fb 48 05 44 	st.w	sp[1348],r8
80004f42:	12 9c       	mov	r12,r9
80004f44:	50 69       	stdsp	sp[0x18],r9
80004f46:	50 d9       	stdsp	sp[0x34],r9
80004f48:	50 e9       	stdsp	sp[0x38],r9
80004f4a:	50 b9       	stdsp	sp[0x2c],r9
80004f4c:	12 97       	mov	r7,r9
80004f4e:	0a 94       	mov	r4,r5
80004f50:	40 a2       	lddsp	r2,sp[0x28]
80004f52:	32 5a       	mov	r10,37
80004f54:	30 08       	mov	r8,0
80004f56:	c0 28       	rjmp	80004f5a <_vfprintf_r+0x126>
80004f58:	2f f2       	sub	r2,-1
80004f5a:	05 89       	ld.ub	r9,r2[0x0]
80004f5c:	f0 09 18 00 	cp.b	r9,r8
80004f60:	5f 1b       	srne	r11
80004f62:	f4 09 18 00 	cp.b	r9,r10
80004f66:	5f 19       	srne	r9
80004f68:	f3 eb 00 0b 	and	r11,r9,r11
80004f6c:	f0 0b 18 00 	cp.b	r11,r8
80004f70:	cf 41       	brne	80004f58 <_vfprintf_r+0x124>
80004f72:	40 ab       	lddsp	r11,sp[0x28]
80004f74:	e4 0b 01 06 	sub	r6,r2,r11
80004f78:	c1 e0       	breq	80004fb4 <_vfprintf_r+0x180>
80004f7a:	fa f8 06 90 	ld.w	r8,sp[1680]
80004f7e:	0c 08       	add	r8,r6
80004f80:	87 0b       	st.w	r3[0x0],r11
80004f82:	fb 48 06 90 	st.w	sp[1680],r8
80004f86:	87 16       	st.w	r3[0x4],r6
80004f88:	fa f8 06 8c 	ld.w	r8,sp[1676]
80004f8c:	2f f8       	sub	r8,-1
80004f8e:	fb 48 06 8c 	st.w	sp[1676],r8
80004f92:	58 78       	cp.w	r8,7
80004f94:	e0 89 00 04 	brgt	80004f9c <_vfprintf_r+0x168>
80004f98:	2f 83       	sub	r3,-8
80004f9a:	c0 a8       	rjmp	80004fae <_vfprintf_r+0x17a>
80004f9c:	fa ca f9 78 	sub	r10,sp,-1672
80004fa0:	02 9b       	mov	r11,r1
80004fa2:	08 9c       	mov	r12,r4
80004fa4:	c3 af       	rcall	80004e18 <__sprint_r>
80004fa6:	e0 81 0e c6 	brne	80006d32 <_vfprintf_r+0x1efe>
80004faa:	fa c3 f9 e0 	sub	r3,sp,-1568
80004fae:	40 ba       	lddsp	r10,sp[0x2c]
80004fb0:	0c 0a       	add	r10,r6
80004fb2:	50 ba       	stdsp	sp[0x2c],r10
80004fb4:	05 89       	ld.ub	r9,r2[0x0]
80004fb6:	30 08       	mov	r8,0
80004fb8:	f0 09 18 00 	cp.b	r9,r8
80004fbc:	e0 80 0e aa 	breq	80006d10 <_vfprintf_r+0x1edc>
80004fc0:	30 09       	mov	r9,0
80004fc2:	fb 68 06 bb 	st.b	sp[1723],r8
80004fc6:	0e 96       	mov	r6,r7
80004fc8:	e4 c8 ff ff 	sub	r8,r2,-1
80004fcc:	3f fe       	mov	lr,-1
80004fce:	50 93       	stdsp	sp[0x24],r3
80004fd0:	50 41       	stdsp	sp[0x10],r1
80004fd2:	0e 93       	mov	r3,r7
80004fd4:	04 91       	mov	r1,r2
80004fd6:	50 89       	stdsp	sp[0x20],r9
80004fd8:	50 a8       	stdsp	sp[0x28],r8
80004fda:	50 2e       	stdsp	sp[0x8],lr
80004fdc:	50 39       	stdsp	sp[0xc],r9
80004fde:	12 95       	mov	r5,r9
80004fe0:	12 90       	mov	r0,r9
80004fe2:	10 97       	mov	r7,r8
80004fe4:	08 92       	mov	r2,r4
80004fe6:	c0 78       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80004fe8:	3f fc       	mov	r12,-1
80004fea:	08 97       	mov	r7,r4
80004fec:	50 2c       	stdsp	sp[0x8],r12
80004fee:	c0 38       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80004ff0:	30 0b       	mov	r11,0
80004ff2:	50 3b       	stdsp	sp[0xc],r11
80004ff4:	0f 38       	ld.ub	r8,r7++
80004ff6:	c0 28       	rjmp	80004ffa <_vfprintf_r+0x1c6>
80004ff8:	12 90       	mov	r0,r9
80004ffa:	f0 c9 00 20 	sub	r9,r8,32
80004ffe:	e0 49 00 58 	cp.w	r9,88
80005002:	e0 8b 0a 30 	brhi	80006462 <_vfprintf_r+0x162e>
80005006:	fe ca 9e 1a 	sub	r10,pc,-25062
8000500a:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000500e:	50 a7       	stdsp	sp[0x28],r7
80005010:	50 80       	stdsp	sp[0x20],r0
80005012:	0c 97       	mov	r7,r6
80005014:	04 94       	mov	r4,r2
80005016:	06 96       	mov	r6,r3
80005018:	02 92       	mov	r2,r1
8000501a:	fe c9 9b f2 	sub	r9,pc,-25614
8000501e:	40 93       	lddsp	r3,sp[0x24]
80005020:	10 90       	mov	r0,r8
80005022:	40 41       	lddsp	r1,sp[0x10]
80005024:	50 d9       	stdsp	sp[0x34],r9
80005026:	e0 8f 08 8e 	bral	80006142 <_vfprintf_r+0x130e>
8000502a:	30 08       	mov	r8,0
8000502c:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80005030:	f0 09 18 00 	cp.b	r9,r8
80005034:	ce 01       	brne	80004ff4 <_vfprintf_r+0x1c0>
80005036:	32 08       	mov	r8,32
80005038:	c6 e8       	rjmp	80005114 <_vfprintf_r+0x2e0>
8000503a:	a1 a5       	sbr	r5,0x0
8000503c:	cd cb       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
8000503e:	0f 89       	ld.ub	r9,r7[0x0]
80005040:	f2 c8 00 30 	sub	r8,r9,48
80005044:	58 98       	cp.w	r8,9
80005046:	e0 8b 00 1d 	brhi	80005080 <_vfprintf_r+0x24c>
8000504a:	ee c8 ff ff 	sub	r8,r7,-1
8000504e:	30 0b       	mov	r11,0
80005050:	23 09       	sub	r9,48
80005052:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005056:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000505a:	11 39       	ld.ub	r9,r8++
8000505c:	f2 ca 00 30 	sub	r10,r9,48
80005060:	58 9a       	cp.w	r10,9
80005062:	fe 98 ff f7 	brls	80005050 <_vfprintf_r+0x21c>
80005066:	e0 49 00 24 	cp.w	r9,36
8000506a:	cc 31       	brne	80004ff0 <_vfprintf_r+0x1bc>
8000506c:	e0 4b 00 20 	cp.w	r11,32
80005070:	e0 89 0e 60 	brgt	80006d30 <_vfprintf_r+0x1efc>
80005074:	20 1b       	sub	r11,1
80005076:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000507a:	12 3b       	cp.w	r11,r9
8000507c:	c0 95       	brlt	8000508e <_vfprintf_r+0x25a>
8000507e:	c1 08       	rjmp	8000509e <_vfprintf_r+0x26a>
80005080:	fa f9 06 b4 	ld.w	r9,sp[1716]
80005084:	ec ca ff ff 	sub	r10,r6,-1
80005088:	12 36       	cp.w	r6,r9
8000508a:	c1 f5       	brlt	800050c8 <_vfprintf_r+0x294>
8000508c:	c2 68       	rjmp	800050d8 <_vfprintf_r+0x2a4>
8000508e:	fa ce f9 44 	sub	lr,sp,-1724
80005092:	10 97       	mov	r7,r8
80005094:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80005098:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000509c:	c3 58       	rjmp	80005106 <_vfprintf_r+0x2d2>
8000509e:	10 97       	mov	r7,r8
800050a0:	fa c8 f9 50 	sub	r8,sp,-1712
800050a4:	1a d8       	st.w	--sp,r8
800050a6:	fa c8 fa b8 	sub	r8,sp,-1352
800050aa:	1a d8       	st.w	--sp,r8
800050ac:	fa c8 fb b4 	sub	r8,sp,-1100
800050b0:	02 9a       	mov	r10,r1
800050b2:	1a d8       	st.w	--sp,r8
800050b4:	04 9c       	mov	r12,r2
800050b6:	fa c8 f9 40 	sub	r8,sp,-1728
800050ba:	fa c9 ff b4 	sub	r9,sp,-76
800050be:	fe b0 fd 23 	rcall	80004b04 <get_arg>
800050c2:	2f dd       	sub	sp,-12
800050c4:	78 00       	ld.w	r0,r12[0x0]
800050c6:	c2 08       	rjmp	80005106 <_vfprintf_r+0x2d2>
800050c8:	fa cc f9 44 	sub	r12,sp,-1724
800050cc:	14 96       	mov	r6,r10
800050ce:	f8 03 00 38 	add	r8,r12,r3<<0x3
800050d2:	f0 f0 fd 88 	ld.w	r0,r8[-632]
800050d6:	c1 88       	rjmp	80005106 <_vfprintf_r+0x2d2>
800050d8:	41 08       	lddsp	r8,sp[0x40]
800050da:	59 f9       	cp.w	r9,31
800050dc:	e0 89 00 11 	brgt	800050fe <_vfprintf_r+0x2ca>
800050e0:	f0 cb ff fc 	sub	r11,r8,-4
800050e4:	51 0b       	stdsp	sp[0x40],r11
800050e6:	70 00       	ld.w	r0,r8[0x0]
800050e8:	fa cb f9 44 	sub	r11,sp,-1724
800050ec:	f6 09 00 38 	add	r8,r11,r9<<0x3
800050f0:	f1 40 fd 88 	st.w	r8[-632],r0
800050f4:	2f f9       	sub	r9,-1
800050f6:	14 96       	mov	r6,r10
800050f8:	fb 49 06 b4 	st.w	sp[1716],r9
800050fc:	c0 58       	rjmp	80005106 <_vfprintf_r+0x2d2>
800050fe:	70 00       	ld.w	r0,r8[0x0]
80005100:	14 96       	mov	r6,r10
80005102:	2f c8       	sub	r8,-4
80005104:	51 08       	stdsp	sp[0x40],r8
80005106:	58 00       	cp.w	r0,0
80005108:	fe 94 ff 76 	brge	80004ff4 <_vfprintf_r+0x1c0>
8000510c:	5c 30       	neg	r0
8000510e:	a3 a5       	sbr	r5,0x2
80005110:	c7 2b       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80005112:	32 b8       	mov	r8,43
80005114:	fb 68 06 bb 	st.b	sp[1723],r8
80005118:	c6 eb       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
8000511a:	0f 38       	ld.ub	r8,r7++
8000511c:	e0 48 00 2a 	cp.w	r8,42
80005120:	c0 30       	breq	80005126 <_vfprintf_r+0x2f2>
80005122:	30 09       	mov	r9,0
80005124:	c7 98       	rjmp	80005216 <_vfprintf_r+0x3e2>
80005126:	0f 88       	ld.ub	r8,r7[0x0]
80005128:	f0 c9 00 30 	sub	r9,r8,48
8000512c:	58 99       	cp.w	r9,9
8000512e:	e0 8b 00 1f 	brhi	8000516c <_vfprintf_r+0x338>
80005132:	ee c4 ff ff 	sub	r4,r7,-1
80005136:	30 0b       	mov	r11,0
80005138:	23 08       	sub	r8,48
8000513a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000513e:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80005142:	09 38       	ld.ub	r8,r4++
80005144:	f0 c9 00 30 	sub	r9,r8,48
80005148:	58 99       	cp.w	r9,9
8000514a:	fe 98 ff f7 	brls	80005138 <_vfprintf_r+0x304>
8000514e:	e0 48 00 24 	cp.w	r8,36
80005152:	fe 91 ff 4f 	brne	80004ff0 <_vfprintf_r+0x1bc>
80005156:	e0 4b 00 20 	cp.w	r11,32
8000515a:	e0 89 0d eb 	brgt	80006d30 <_vfprintf_r+0x1efc>
8000515e:	20 1b       	sub	r11,1
80005160:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005164:	10 3b       	cp.w	r11,r8
80005166:	c0 a5       	brlt	8000517a <_vfprintf_r+0x346>
80005168:	c1 18       	rjmp	8000518a <_vfprintf_r+0x356>
8000516a:	d7 03       	nop
8000516c:	fa fa 06 b4 	ld.w	r10,sp[1716]
80005170:	ec c9 ff ff 	sub	r9,r6,-1
80005174:	14 36       	cp.w	r6,r10
80005176:	c1 f5       	brlt	800051b4 <_vfprintf_r+0x380>
80005178:	c2 88       	rjmp	800051c8 <_vfprintf_r+0x394>
8000517a:	fa ca f9 44 	sub	r10,sp,-1724
8000517e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80005182:	f6 fb fd 88 	ld.w	r11,r11[-632]
80005186:	50 2b       	stdsp	sp[0x8],r11
80005188:	c3 c8       	rjmp	80005200 <_vfprintf_r+0x3cc>
8000518a:	fa c8 f9 50 	sub	r8,sp,-1712
8000518e:	1a d8       	st.w	--sp,r8
80005190:	fa c8 fa b8 	sub	r8,sp,-1352
80005194:	1a d8       	st.w	--sp,r8
80005196:	fa c8 fb b4 	sub	r8,sp,-1100
8000519a:	02 9a       	mov	r10,r1
8000519c:	1a d8       	st.w	--sp,r8
8000519e:	04 9c       	mov	r12,r2
800051a0:	fa c8 f9 40 	sub	r8,sp,-1728
800051a4:	fa c9 ff b4 	sub	r9,sp,-76
800051a8:	fe b0 fc ae 	rcall	80004b04 <get_arg>
800051ac:	2f dd       	sub	sp,-12
800051ae:	78 0c       	ld.w	r12,r12[0x0]
800051b0:	50 2c       	stdsp	sp[0x8],r12
800051b2:	c2 78       	rjmp	80005200 <_vfprintf_r+0x3cc>
800051b4:	12 96       	mov	r6,r9
800051b6:	0e 94       	mov	r4,r7
800051b8:	fa c9 f9 44 	sub	r9,sp,-1724
800051bc:	f2 03 00 38 	add	r8,r9,r3<<0x3
800051c0:	f0 f8 fd 88 	ld.w	r8,r8[-632]
800051c4:	50 28       	stdsp	sp[0x8],r8
800051c6:	c1 d8       	rjmp	80005200 <_vfprintf_r+0x3cc>
800051c8:	41 08       	lddsp	r8,sp[0x40]
800051ca:	59 fa       	cp.w	r10,31
800051cc:	e0 89 00 14 	brgt	800051f4 <_vfprintf_r+0x3c0>
800051d0:	f0 cb ff fc 	sub	r11,r8,-4
800051d4:	70 08       	ld.w	r8,r8[0x0]
800051d6:	51 0b       	stdsp	sp[0x40],r11
800051d8:	50 28       	stdsp	sp[0x8],r8
800051da:	fa c6 f9 44 	sub	r6,sp,-1724
800051de:	40 2e       	lddsp	lr,sp[0x8]
800051e0:	ec 0a 00 38 	add	r8,r6,r10<<0x3
800051e4:	f1 4e fd 88 	st.w	r8[-632],lr
800051e8:	2f fa       	sub	r10,-1
800051ea:	0e 94       	mov	r4,r7
800051ec:	fb 4a 06 b4 	st.w	sp[1716],r10
800051f0:	12 96       	mov	r6,r9
800051f2:	c0 78       	rjmp	80005200 <_vfprintf_r+0x3cc>
800051f4:	70 0c       	ld.w	r12,r8[0x0]
800051f6:	0e 94       	mov	r4,r7
800051f8:	2f c8       	sub	r8,-4
800051fa:	50 2c       	stdsp	sp[0x8],r12
800051fc:	12 96       	mov	r6,r9
800051fe:	51 08       	stdsp	sp[0x40],r8
80005200:	40 2b       	lddsp	r11,sp[0x8]
80005202:	58 0b       	cp.w	r11,0
80005204:	fe 95 fe f2 	brlt	80004fe8 <_vfprintf_r+0x1b4>
80005208:	08 97       	mov	r7,r4
8000520a:	cf 5a       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
8000520c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005210:	0f 38       	ld.ub	r8,r7++
80005212:	f4 09 00 19 	add	r9,r10,r9<<0x1
80005216:	f0 ca 00 30 	sub	r10,r8,48
8000521a:	58 9a       	cp.w	r10,9
8000521c:	fe 98 ff f8 	brls	8000520c <_vfprintf_r+0x3d8>
80005220:	3f fa       	mov	r10,-1
80005222:	f2 0a 0c 49 	max	r9,r9,r10
80005226:	50 29       	stdsp	sp[0x8],r9
80005228:	ce 9a       	rjmp	80004ffa <_vfprintf_r+0x1c6>
8000522a:	a7 b5       	sbr	r5,0x7
8000522c:	ce 4a       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
8000522e:	30 09       	mov	r9,0
80005230:	23 08       	sub	r8,48
80005232:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005236:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000523a:	0f 38       	ld.ub	r8,r7++
8000523c:	f0 ca 00 30 	sub	r10,r8,48
80005240:	58 9a       	cp.w	r10,9
80005242:	fe 98 ff f7 	brls	80005230 <_vfprintf_r+0x3fc>
80005246:	e0 48 00 24 	cp.w	r8,36
8000524a:	fe 91 fe d7 	brne	80004ff8 <_vfprintf_r+0x1c4>
8000524e:	e0 49 00 20 	cp.w	r9,32
80005252:	e0 89 0d 6f 	brgt	80006d30 <_vfprintf_r+0x1efc>
80005256:	f2 c3 00 01 	sub	r3,r9,1
8000525a:	30 19       	mov	r9,1
8000525c:	50 39       	stdsp	sp[0xc],r9
8000525e:	cc ba       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80005260:	a3 b5       	sbr	r5,0x3
80005262:	cc 9a       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80005264:	a7 a5       	sbr	r5,0x6
80005266:	cc 7a       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80005268:	0a 98       	mov	r8,r5
8000526a:	a5 b5       	sbr	r5,0x5
8000526c:	a5 a8       	sbr	r8,0x4
8000526e:	0f 89       	ld.ub	r9,r7[0x0]
80005270:	36 ce       	mov	lr,108
80005272:	fc 09 18 00 	cp.b	r9,lr
80005276:	f7 b7 00 ff 	subeq	r7,-1
8000527a:	f0 05 17 10 	movne	r5,r8
8000527e:	cb ba       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80005280:	a5 b5       	sbr	r5,0x5
80005282:	cb 9a       	rjmp	80004ff4 <_vfprintf_r+0x1c0>
80005284:	50 a7       	stdsp	sp[0x28],r7
80005286:	50 80       	stdsp	sp[0x20],r0
80005288:	0c 97       	mov	r7,r6
8000528a:	10 90       	mov	r0,r8
8000528c:	06 96       	mov	r6,r3
8000528e:	04 94       	mov	r4,r2
80005290:	40 93       	lddsp	r3,sp[0x24]
80005292:	02 92       	mov	r2,r1
80005294:	0e 99       	mov	r9,r7
80005296:	40 41       	lddsp	r1,sp[0x10]
80005298:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000529c:	40 3c       	lddsp	r12,sp[0xc]
8000529e:	58 0c       	cp.w	r12,0
800052a0:	c1 d0       	breq	800052da <_vfprintf_r+0x4a6>
800052a2:	10 36       	cp.w	r6,r8
800052a4:	c0 64       	brge	800052b0 <_vfprintf_r+0x47c>
800052a6:	fa cb f9 44 	sub	r11,sp,-1724
800052aa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800052ae:	c1 d8       	rjmp	800052e8 <_vfprintf_r+0x4b4>
800052b0:	fa c8 f9 50 	sub	r8,sp,-1712
800052b4:	1a d8       	st.w	--sp,r8
800052b6:	fa c8 fa b8 	sub	r8,sp,-1352
800052ba:	1a d8       	st.w	--sp,r8
800052bc:	fa c8 fb b4 	sub	r8,sp,-1100
800052c0:	1a d8       	st.w	--sp,r8
800052c2:	fa c8 f9 40 	sub	r8,sp,-1728
800052c6:	fa c9 ff b4 	sub	r9,sp,-76
800052ca:	04 9a       	mov	r10,r2
800052cc:	0c 9b       	mov	r11,r6
800052ce:	08 9c       	mov	r12,r4
800052d0:	fe b0 fc 1a 	rcall	80004b04 <get_arg>
800052d4:	2f dd       	sub	sp,-12
800052d6:	19 b8       	ld.ub	r8,r12[0x3]
800052d8:	c2 28       	rjmp	8000531c <_vfprintf_r+0x4e8>
800052da:	2f f7       	sub	r7,-1
800052dc:	10 39       	cp.w	r9,r8
800052de:	c0 84       	brge	800052ee <_vfprintf_r+0x4ba>
800052e0:	fa ca f9 44 	sub	r10,sp,-1724
800052e4:	f4 06 00 36 	add	r6,r10,r6<<0x3
800052e8:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
800052ec:	c1 88       	rjmp	8000531c <_vfprintf_r+0x4e8>
800052ee:	41 09       	lddsp	r9,sp[0x40]
800052f0:	59 f8       	cp.w	r8,31
800052f2:	e0 89 00 12 	brgt	80005316 <_vfprintf_r+0x4e2>
800052f6:	f2 ca ff fc 	sub	r10,r9,-4
800052fa:	51 0a       	stdsp	sp[0x40],r10
800052fc:	72 09       	ld.w	r9,r9[0x0]
800052fe:	fa c6 f9 44 	sub	r6,sp,-1724
80005302:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005306:	2f f8       	sub	r8,-1
80005308:	f5 49 fd 88 	st.w	r10[-632],r9
8000530c:	fb 48 06 b4 	st.w	sp[1716],r8
80005310:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80005314:	c0 48       	rjmp	8000531c <_vfprintf_r+0x4e8>
80005316:	13 b8       	ld.ub	r8,r9[0x3]
80005318:	2f c9       	sub	r9,-4
8000531a:	51 09       	stdsp	sp[0x40],r9
8000531c:	fb 68 06 60 	st.b	sp[1632],r8
80005320:	30 0e       	mov	lr,0
80005322:	30 08       	mov	r8,0
80005324:	30 12       	mov	r2,1
80005326:	fb 68 06 bb 	st.b	sp[1723],r8
8000532a:	50 2e       	stdsp	sp[0x8],lr
8000532c:	e0 8f 08 ad 	bral	80006486 <_vfprintf_r+0x1652>
80005330:	50 a7       	stdsp	sp[0x28],r7
80005332:	50 80       	stdsp	sp[0x20],r0
80005334:	0c 97       	mov	r7,r6
80005336:	04 94       	mov	r4,r2
80005338:	06 96       	mov	r6,r3
8000533a:	02 92       	mov	r2,r1
8000533c:	40 93       	lddsp	r3,sp[0x24]
8000533e:	10 90       	mov	r0,r8
80005340:	40 41       	lddsp	r1,sp[0x10]
80005342:	a5 a5       	sbr	r5,0x4
80005344:	c0 a8       	rjmp	80005358 <_vfprintf_r+0x524>
80005346:	50 a7       	stdsp	sp[0x28],r7
80005348:	50 80       	stdsp	sp[0x20],r0
8000534a:	0c 97       	mov	r7,r6
8000534c:	04 94       	mov	r4,r2
8000534e:	06 96       	mov	r6,r3
80005350:	02 92       	mov	r2,r1
80005352:	40 93       	lddsp	r3,sp[0x24]
80005354:	10 90       	mov	r0,r8
80005356:	40 41       	lddsp	r1,sp[0x10]
80005358:	ed b5 00 05 	bld	r5,0x5
8000535c:	c5 11       	brne	800053fe <_vfprintf_r+0x5ca>
8000535e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005362:	40 3c       	lddsp	r12,sp[0xc]
80005364:	58 0c       	cp.w	r12,0
80005366:	c1 e0       	breq	800053a2 <_vfprintf_r+0x56e>
80005368:	10 36       	cp.w	r6,r8
8000536a:	c0 64       	brge	80005376 <_vfprintf_r+0x542>
8000536c:	fa cb f9 44 	sub	r11,sp,-1724
80005370:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005374:	c2 08       	rjmp	800053b4 <_vfprintf_r+0x580>
80005376:	fa c8 f9 50 	sub	r8,sp,-1712
8000537a:	1a d8       	st.w	--sp,r8
8000537c:	fa c8 fa b8 	sub	r8,sp,-1352
80005380:	0c 9b       	mov	r11,r6
80005382:	1a d8       	st.w	--sp,r8
80005384:	fa c8 fb b4 	sub	r8,sp,-1100
80005388:	1a d8       	st.w	--sp,r8
8000538a:	fa c9 ff b4 	sub	r9,sp,-76
8000538e:	fa c8 f9 40 	sub	r8,sp,-1728
80005392:	04 9a       	mov	r10,r2
80005394:	08 9c       	mov	r12,r4
80005396:	fe b0 fb b7 	rcall	80004b04 <get_arg>
8000539a:	2f dd       	sub	sp,-12
8000539c:	78 1b       	ld.w	r11,r12[0x4]
8000539e:	78 09       	ld.w	r9,r12[0x0]
800053a0:	c2 b8       	rjmp	800053f6 <_vfprintf_r+0x5c2>
800053a2:	ee ca ff ff 	sub	r10,r7,-1
800053a6:	10 37       	cp.w	r7,r8
800053a8:	c0 b4       	brge	800053be <_vfprintf_r+0x58a>
800053aa:	fa c9 f9 44 	sub	r9,sp,-1724
800053ae:	14 97       	mov	r7,r10
800053b0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800053b4:	ec fb fd 8c 	ld.w	r11,r6[-628]
800053b8:	ec f9 fd 88 	ld.w	r9,r6[-632]
800053bc:	c1 d8       	rjmp	800053f6 <_vfprintf_r+0x5c2>
800053be:	41 09       	lddsp	r9,sp[0x40]
800053c0:	59 f8       	cp.w	r8,31
800053c2:	e0 89 00 14 	brgt	800053ea <_vfprintf_r+0x5b6>
800053c6:	f2 cb ff f8 	sub	r11,r9,-8
800053ca:	51 0b       	stdsp	sp[0x40],r11
800053cc:	fa c6 f9 44 	sub	r6,sp,-1724
800053d0:	72 1b       	ld.w	r11,r9[0x4]
800053d2:	ec 08 00 3c 	add	r12,r6,r8<<0x3
800053d6:	72 09       	ld.w	r9,r9[0x0]
800053d8:	f9 4b fd 8c 	st.w	r12[-628],r11
800053dc:	f9 49 fd 88 	st.w	r12[-632],r9
800053e0:	2f f8       	sub	r8,-1
800053e2:	14 97       	mov	r7,r10
800053e4:	fb 48 06 b4 	st.w	sp[1716],r8
800053e8:	c0 78       	rjmp	800053f6 <_vfprintf_r+0x5c2>
800053ea:	f2 c8 ff f8 	sub	r8,r9,-8
800053ee:	72 1b       	ld.w	r11,r9[0x4]
800053f0:	14 97       	mov	r7,r10
800053f2:	51 08       	stdsp	sp[0x40],r8
800053f4:	72 09       	ld.w	r9,r9[0x0]
800053f6:	16 98       	mov	r8,r11
800053f8:	fa e9 00 00 	st.d	sp[0],r8
800053fc:	ca e8       	rjmp	80005558 <_vfprintf_r+0x724>
800053fe:	ed b5 00 04 	bld	r5,0x4
80005402:	c1 71       	brne	80005430 <_vfprintf_r+0x5fc>
80005404:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005408:	40 3e       	lddsp	lr,sp[0xc]
8000540a:	58 0e       	cp.w	lr,0
8000540c:	c0 80       	breq	8000541c <_vfprintf_r+0x5e8>
8000540e:	10 36       	cp.w	r6,r8
80005410:	c6 94       	brge	800054e2 <_vfprintf_r+0x6ae>
80005412:	fa cc f9 44 	sub	r12,sp,-1724
80005416:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000541a:	c8 28       	rjmp	8000551e <_vfprintf_r+0x6ea>
8000541c:	ee ca ff ff 	sub	r10,r7,-1
80005420:	10 37       	cp.w	r7,r8
80005422:	e0 84 00 81 	brge	80005524 <_vfprintf_r+0x6f0>
80005426:	fa cb f9 44 	sub	r11,sp,-1724
8000542a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000542e:	c7 78       	rjmp	8000551c <_vfprintf_r+0x6e8>
80005430:	ed b5 00 06 	bld	r5,0x6
80005434:	c4 b1       	brne	800054ca <_vfprintf_r+0x696>
80005436:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000543a:	40 3c       	lddsp	r12,sp[0xc]
8000543c:	58 0c       	cp.w	r12,0
8000543e:	c1 d0       	breq	80005478 <_vfprintf_r+0x644>
80005440:	10 36       	cp.w	r6,r8
80005442:	c0 64       	brge	8000544e <_vfprintf_r+0x61a>
80005444:	fa cb f9 44 	sub	r11,sp,-1724
80005448:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000544c:	c1 f8       	rjmp	8000548a <_vfprintf_r+0x656>
8000544e:	fa c8 f9 50 	sub	r8,sp,-1712
80005452:	1a d8       	st.w	--sp,r8
80005454:	fa c8 fa b8 	sub	r8,sp,-1352
80005458:	1a d8       	st.w	--sp,r8
8000545a:	fa c8 fb b4 	sub	r8,sp,-1100
8000545e:	1a d8       	st.w	--sp,r8
80005460:	fa c8 f9 40 	sub	r8,sp,-1728
80005464:	fa c9 ff b4 	sub	r9,sp,-76
80005468:	04 9a       	mov	r10,r2
8000546a:	0c 9b       	mov	r11,r6
8000546c:	08 9c       	mov	r12,r4
8000546e:	fe b0 fb 4b 	rcall	80004b04 <get_arg>
80005472:	2f dd       	sub	sp,-12
80005474:	98 18       	ld.sh	r8,r12[0x2]
80005476:	c2 68       	rjmp	800054c2 <_vfprintf_r+0x68e>
80005478:	ee ca ff ff 	sub	r10,r7,-1
8000547c:	10 37       	cp.w	r7,r8
8000547e:	c0 94       	brge	80005490 <_vfprintf_r+0x65c>
80005480:	fa c9 f9 44 	sub	r9,sp,-1724
80005484:	14 97       	mov	r7,r10
80005486:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000548a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000548e:	c1 a8       	rjmp	800054c2 <_vfprintf_r+0x68e>
80005490:	41 09       	lddsp	r9,sp[0x40]
80005492:	59 f8       	cp.w	r8,31
80005494:	e0 89 00 13 	brgt	800054ba <_vfprintf_r+0x686>
80005498:	f2 cb ff fc 	sub	r11,r9,-4
8000549c:	51 0b       	stdsp	sp[0x40],r11
8000549e:	72 09       	ld.w	r9,r9[0x0]
800054a0:	fa c6 f9 44 	sub	r6,sp,-1724
800054a4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800054a8:	2f f8       	sub	r8,-1
800054aa:	f7 49 fd 88 	st.w	r11[-632],r9
800054ae:	fb 48 06 b4 	st.w	sp[1716],r8
800054b2:	14 97       	mov	r7,r10
800054b4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800054b8:	c0 58       	rjmp	800054c2 <_vfprintf_r+0x68e>
800054ba:	92 18       	ld.sh	r8,r9[0x2]
800054bc:	14 97       	mov	r7,r10
800054be:	2f c9       	sub	r9,-4
800054c0:	51 09       	stdsp	sp[0x40],r9
800054c2:	50 18       	stdsp	sp[0x4],r8
800054c4:	bf 58       	asr	r8,0x1f
800054c6:	50 08       	stdsp	sp[0x0],r8
800054c8:	c4 88       	rjmp	80005558 <_vfprintf_r+0x724>
800054ca:	fa f8 06 b4 	ld.w	r8,sp[1716]
800054ce:	40 3c       	lddsp	r12,sp[0xc]
800054d0:	58 0c       	cp.w	r12,0
800054d2:	c1 d0       	breq	8000550c <_vfprintf_r+0x6d8>
800054d4:	10 36       	cp.w	r6,r8
800054d6:	c0 64       	brge	800054e2 <_vfprintf_r+0x6ae>
800054d8:	fa cb f9 44 	sub	r11,sp,-1724
800054dc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800054e0:	c1 f8       	rjmp	8000551e <_vfprintf_r+0x6ea>
800054e2:	fa c8 f9 50 	sub	r8,sp,-1712
800054e6:	1a d8       	st.w	--sp,r8
800054e8:	fa c8 fa b8 	sub	r8,sp,-1352
800054ec:	0c 9b       	mov	r11,r6
800054ee:	1a d8       	st.w	--sp,r8
800054f0:	fa c8 fb b4 	sub	r8,sp,-1100
800054f4:	04 9a       	mov	r10,r2
800054f6:	1a d8       	st.w	--sp,r8
800054f8:	08 9c       	mov	r12,r4
800054fa:	fa c8 f9 40 	sub	r8,sp,-1728
800054fe:	fa c9 ff b4 	sub	r9,sp,-76
80005502:	fe b0 fb 01 	rcall	80004b04 <get_arg>
80005506:	2f dd       	sub	sp,-12
80005508:	78 0b       	ld.w	r11,r12[0x0]
8000550a:	c2 48       	rjmp	80005552 <_vfprintf_r+0x71e>
8000550c:	ee ca ff ff 	sub	r10,r7,-1
80005510:	10 37       	cp.w	r7,r8
80005512:	c0 94       	brge	80005524 <_vfprintf_r+0x6f0>
80005514:	fa c9 f9 44 	sub	r9,sp,-1724
80005518:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000551c:	14 97       	mov	r7,r10
8000551e:	ec fb fd 88 	ld.w	r11,r6[-632]
80005522:	c1 88       	rjmp	80005552 <_vfprintf_r+0x71e>
80005524:	41 09       	lddsp	r9,sp[0x40]
80005526:	59 f8       	cp.w	r8,31
80005528:	e0 89 00 11 	brgt	8000554a <_vfprintf_r+0x716>
8000552c:	f2 cb ff fc 	sub	r11,r9,-4
80005530:	51 0b       	stdsp	sp[0x40],r11
80005532:	fa c6 f9 44 	sub	r6,sp,-1724
80005536:	72 0b       	ld.w	r11,r9[0x0]
80005538:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000553c:	f3 4b fd 88 	st.w	r9[-632],r11
80005540:	2f f8       	sub	r8,-1
80005542:	14 97       	mov	r7,r10
80005544:	fb 48 06 b4 	st.w	sp[1716],r8
80005548:	c0 58       	rjmp	80005552 <_vfprintf_r+0x71e>
8000554a:	72 0b       	ld.w	r11,r9[0x0]
8000554c:	14 97       	mov	r7,r10
8000554e:	2f c9       	sub	r9,-4
80005550:	51 09       	stdsp	sp[0x40],r9
80005552:	50 1b       	stdsp	sp[0x4],r11
80005554:	bf 5b       	asr	r11,0x1f
80005556:	50 0b       	stdsp	sp[0x0],r11
80005558:	fa ea 00 00 	ld.d	r10,sp[0]
8000555c:	58 0a       	cp.w	r10,0
8000555e:	5c 2b       	cpc	r11
80005560:	c0 e4       	brge	8000557c <_vfprintf_r+0x748>
80005562:	30 08       	mov	r8,0
80005564:	fa ea 00 00 	ld.d	r10,sp[0]
80005568:	30 09       	mov	r9,0
8000556a:	f0 0a 01 0a 	sub	r10,r8,r10
8000556e:	f2 0b 01 4b 	sbc	r11,r9,r11
80005572:	32 d8       	mov	r8,45
80005574:	fa eb 00 00 	st.d	sp[0],r10
80005578:	fb 68 06 bb 	st.b	sp[1723],r8
8000557c:	30 18       	mov	r8,1
8000557e:	e0 8f 06 fa 	bral	80006372 <_vfprintf_r+0x153e>
80005582:	50 a7       	stdsp	sp[0x28],r7
80005584:	50 80       	stdsp	sp[0x20],r0
80005586:	0c 97       	mov	r7,r6
80005588:	04 94       	mov	r4,r2
8000558a:	06 96       	mov	r6,r3
8000558c:	02 92       	mov	r2,r1
8000558e:	40 93       	lddsp	r3,sp[0x24]
80005590:	10 90       	mov	r0,r8
80005592:	40 41       	lddsp	r1,sp[0x10]
80005594:	0e 99       	mov	r9,r7
80005596:	ed b5 00 03 	bld	r5,0x3
8000559a:	c4 11       	brne	8000561c <_vfprintf_r+0x7e8>
8000559c:	fa f8 06 b4 	ld.w	r8,sp[1716]
800055a0:	40 3a       	lddsp	r10,sp[0xc]
800055a2:	58 0a       	cp.w	r10,0
800055a4:	c1 90       	breq	800055d6 <_vfprintf_r+0x7a2>
800055a6:	10 36       	cp.w	r6,r8
800055a8:	c6 45       	brlt	80005670 <_vfprintf_r+0x83c>
800055aa:	fa c8 f9 50 	sub	r8,sp,-1712
800055ae:	1a d8       	st.w	--sp,r8
800055b0:	fa c8 fa b8 	sub	r8,sp,-1352
800055b4:	1a d8       	st.w	--sp,r8
800055b6:	fa c8 fb b4 	sub	r8,sp,-1100
800055ba:	0c 9b       	mov	r11,r6
800055bc:	1a d8       	st.w	--sp,r8
800055be:	04 9a       	mov	r10,r2
800055c0:	fa c8 f9 40 	sub	r8,sp,-1728
800055c4:	fa c9 ff b4 	sub	r9,sp,-76
800055c8:	08 9c       	mov	r12,r4
800055ca:	fe b0 fa 9d 	rcall	80004b04 <get_arg>
800055ce:	2f dd       	sub	sp,-12
800055d0:	78 16       	ld.w	r6,r12[0x4]
800055d2:	50 76       	stdsp	sp[0x1c],r6
800055d4:	c4 88       	rjmp	80005664 <_vfprintf_r+0x830>
800055d6:	2f f7       	sub	r7,-1
800055d8:	10 39       	cp.w	r9,r8
800055da:	c0 c4       	brge	800055f2 <_vfprintf_r+0x7be>
800055dc:	fa ce f9 44 	sub	lr,sp,-1724
800055e0:	fc 06 00 36 	add	r6,lr,r6<<0x3
800055e4:	ec fc fd 8c 	ld.w	r12,r6[-628]
800055e8:	50 7c       	stdsp	sp[0x1c],r12
800055ea:	ec f6 fd 88 	ld.w	r6,r6[-632]
800055ee:	50 56       	stdsp	sp[0x14],r6
800055f0:	c6 68       	rjmp	800056bc <_vfprintf_r+0x888>
800055f2:	41 09       	lddsp	r9,sp[0x40]
800055f4:	59 f8       	cp.w	r8,31
800055f6:	e0 89 00 10 	brgt	80005616 <_vfprintf_r+0x7e2>
800055fa:	f2 ca ff f8 	sub	r10,r9,-8
800055fe:	72 1b       	ld.w	r11,r9[0x4]
80005600:	51 0a       	stdsp	sp[0x40],r10
80005602:	72 09       	ld.w	r9,r9[0x0]
80005604:	fa ca f9 44 	sub	r10,sp,-1724
80005608:	50 7b       	stdsp	sp[0x1c],r11
8000560a:	50 59       	stdsp	sp[0x14],r9
8000560c:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005610:	40 5b       	lddsp	r11,sp[0x14]
80005612:	40 7a       	lddsp	r10,sp[0x1c]
80005614:	c4 78       	rjmp	800056a2 <_vfprintf_r+0x86e>
80005616:	72 18       	ld.w	r8,r9[0x4]
80005618:	50 78       	stdsp	sp[0x1c],r8
8000561a:	c4 c8       	rjmp	800056b2 <_vfprintf_r+0x87e>
8000561c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005620:	40 3e       	lddsp	lr,sp[0xc]
80005622:	58 0e       	cp.w	lr,0
80005624:	c2 30       	breq	8000566a <_vfprintf_r+0x836>
80005626:	10 36       	cp.w	r6,r8
80005628:	c0 94       	brge	8000563a <_vfprintf_r+0x806>
8000562a:	fa cc f9 44 	sub	r12,sp,-1724
8000562e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005632:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005636:	50 7b       	stdsp	sp[0x1c],r11
80005638:	cd 9b       	rjmp	800055ea <_vfprintf_r+0x7b6>
8000563a:	fa c8 f9 50 	sub	r8,sp,-1712
8000563e:	1a d8       	st.w	--sp,r8
80005640:	fa c8 fa b8 	sub	r8,sp,-1352
80005644:	04 9a       	mov	r10,r2
80005646:	1a d8       	st.w	--sp,r8
80005648:	fa c8 fb b4 	sub	r8,sp,-1100
8000564c:	0c 9b       	mov	r11,r6
8000564e:	1a d8       	st.w	--sp,r8
80005650:	08 9c       	mov	r12,r4
80005652:	fa c8 f9 40 	sub	r8,sp,-1728
80005656:	fa c9 ff b4 	sub	r9,sp,-76
8000565a:	fe b0 fa 55 	rcall	80004b04 <get_arg>
8000565e:	2f dd       	sub	sp,-12
80005660:	78 1a       	ld.w	r10,r12[0x4]
80005662:	50 7a       	stdsp	sp[0x1c],r10
80005664:	78 0c       	ld.w	r12,r12[0x0]
80005666:	50 5c       	stdsp	sp[0x14],r12
80005668:	c2 a8       	rjmp	800056bc <_vfprintf_r+0x888>
8000566a:	2f f7       	sub	r7,-1
8000566c:	10 39       	cp.w	r9,r8
8000566e:	c0 94       	brge	80005680 <_vfprintf_r+0x84c>
80005670:	fa c9 f9 44 	sub	r9,sp,-1724
80005674:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005678:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000567c:	50 78       	stdsp	sp[0x1c],r8
8000567e:	cb 6b       	rjmp	800055ea <_vfprintf_r+0x7b6>
80005680:	41 09       	lddsp	r9,sp[0x40]
80005682:	59 f8       	cp.w	r8,31
80005684:	e0 89 00 15 	brgt	800056ae <_vfprintf_r+0x87a>
80005688:	f2 ca ff f8 	sub	r10,r9,-8
8000568c:	72 16       	ld.w	r6,r9[0x4]
8000568e:	72 09       	ld.w	r9,r9[0x0]
80005690:	51 0a       	stdsp	sp[0x40],r10
80005692:	50 59       	stdsp	sp[0x14],r9
80005694:	fa ce f9 44 	sub	lr,sp,-1724
80005698:	50 76       	stdsp	sp[0x1c],r6
8000569a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000569e:	40 5b       	lddsp	r11,sp[0x14]
800056a0:	0c 9a       	mov	r10,r6
800056a2:	f2 eb fd 88 	st.d	r9[-632],r10
800056a6:	2f f8       	sub	r8,-1
800056a8:	fb 48 06 b4 	st.w	sp[1716],r8
800056ac:	c0 88       	rjmp	800056bc <_vfprintf_r+0x888>
800056ae:	72 1c       	ld.w	r12,r9[0x4]
800056b0:	50 7c       	stdsp	sp[0x1c],r12
800056b2:	f2 c8 ff f8 	sub	r8,r9,-8
800056b6:	51 08       	stdsp	sp[0x40],r8
800056b8:	72 09       	ld.w	r9,r9[0x0]
800056ba:	50 59       	stdsp	sp[0x14],r9
800056bc:	40 5b       	lddsp	r11,sp[0x14]
800056be:	40 7a       	lddsp	r10,sp[0x1c]
800056c0:	e0 a0 1c de 	rcall	8000907c <__isinfd>
800056c4:	18 96       	mov	r6,r12
800056c6:	c1 70       	breq	800056f4 <_vfprintf_r+0x8c0>
800056c8:	30 08       	mov	r8,0
800056ca:	30 09       	mov	r9,0
800056cc:	40 5b       	lddsp	r11,sp[0x14]
800056ce:	40 7a       	lddsp	r10,sp[0x1c]
800056d0:	e0 a0 21 cc 	rcall	80009a68 <__avr32_f64_cmp_lt>
800056d4:	c0 40       	breq	800056dc <_vfprintf_r+0x8a8>
800056d6:	32 d8       	mov	r8,45
800056d8:	fb 68 06 bb 	st.b	sp[1723],r8
800056dc:	fe c8 a2 a0 	sub	r8,pc,-23904
800056e0:	fe c6 a2 a0 	sub	r6,pc,-23904
800056e4:	a7 d5       	cbr	r5,0x7
800056e6:	e0 40 00 47 	cp.w	r0,71
800056ea:	f0 06 17 a0 	movle	r6,r8
800056ee:	30 32       	mov	r2,3
800056f0:	e0 8f 06 ce 	bral	8000648c <_vfprintf_r+0x1658>
800056f4:	40 5b       	lddsp	r11,sp[0x14]
800056f6:	40 7a       	lddsp	r10,sp[0x1c]
800056f8:	e0 a0 1c d7 	rcall	800090a6 <__isnand>
800056fc:	c0 e0       	breq	80005718 <_vfprintf_r+0x8e4>
800056fe:	50 26       	stdsp	sp[0x8],r6
80005700:	fe c8 a2 bc 	sub	r8,pc,-23876
80005704:	fe c6 a2 bc 	sub	r6,pc,-23876
80005708:	a7 d5       	cbr	r5,0x7
8000570a:	e0 40 00 47 	cp.w	r0,71
8000570e:	f0 06 17 a0 	movle	r6,r8
80005712:	30 32       	mov	r2,3
80005714:	e0 8f 06 c2 	bral	80006498 <_vfprintf_r+0x1664>
80005718:	40 2a       	lddsp	r10,sp[0x8]
8000571a:	5b fa       	cp.w	r10,-1
8000571c:	c0 41       	brne	80005724 <_vfprintf_r+0x8f0>
8000571e:	30 69       	mov	r9,6
80005720:	50 29       	stdsp	sp[0x8],r9
80005722:	c1 18       	rjmp	80005744 <_vfprintf_r+0x910>
80005724:	e0 40 00 47 	cp.w	r0,71
80005728:	5f 09       	sreq	r9
8000572a:	e0 40 00 67 	cp.w	r0,103
8000572e:	5f 08       	sreq	r8
80005730:	f3 e8 10 08 	or	r8,r9,r8
80005734:	f8 08 18 00 	cp.b	r8,r12
80005738:	c0 60       	breq	80005744 <_vfprintf_r+0x910>
8000573a:	40 28       	lddsp	r8,sp[0x8]
8000573c:	58 08       	cp.w	r8,0
8000573e:	f9 b8 00 01 	moveq	r8,1
80005742:	50 28       	stdsp	sp[0x8],r8
80005744:	40 78       	lddsp	r8,sp[0x1c]
80005746:	40 59       	lddsp	r9,sp[0x14]
80005748:	fa e9 06 94 	st.d	sp[1684],r8
8000574c:	a9 a5       	sbr	r5,0x8
8000574e:	fa f8 06 94 	ld.w	r8,sp[1684]
80005752:	58 08       	cp.w	r8,0
80005754:	c0 65       	brlt	80005760 <_vfprintf_r+0x92c>
80005756:	40 5e       	lddsp	lr,sp[0x14]
80005758:	30 0c       	mov	r12,0
8000575a:	50 6e       	stdsp	sp[0x18],lr
8000575c:	50 9c       	stdsp	sp[0x24],r12
8000575e:	c0 78       	rjmp	8000576c <_vfprintf_r+0x938>
80005760:	40 5b       	lddsp	r11,sp[0x14]
80005762:	32 da       	mov	r10,45
80005764:	ee 1b 80 00 	eorh	r11,0x8000
80005768:	50 9a       	stdsp	sp[0x24],r10
8000576a:	50 6b       	stdsp	sp[0x18],r11
8000576c:	e0 40 00 46 	cp.w	r0,70
80005770:	5f 09       	sreq	r9
80005772:	e0 40 00 66 	cp.w	r0,102
80005776:	5f 08       	sreq	r8
80005778:	f3 e8 10 08 	or	r8,r9,r8
8000577c:	50 48       	stdsp	sp[0x10],r8
8000577e:	c0 40       	breq	80005786 <_vfprintf_r+0x952>
80005780:	40 22       	lddsp	r2,sp[0x8]
80005782:	30 39       	mov	r9,3
80005784:	c1 08       	rjmp	800057a4 <_vfprintf_r+0x970>
80005786:	e0 40 00 45 	cp.w	r0,69
8000578a:	5f 09       	sreq	r9
8000578c:	e0 40 00 65 	cp.w	r0,101
80005790:	5f 08       	sreq	r8
80005792:	40 22       	lddsp	r2,sp[0x8]
80005794:	10 49       	or	r9,r8
80005796:	2f f2       	sub	r2,-1
80005798:	40 46       	lddsp	r6,sp[0x10]
8000579a:	ec 09 18 00 	cp.b	r9,r6
8000579e:	fb f2 00 02 	ld.weq	r2,sp[0x8]
800057a2:	30 29       	mov	r9,2
800057a4:	fa c8 f9 5c 	sub	r8,sp,-1700
800057a8:	1a d8       	st.w	--sp,r8
800057aa:	fa c8 f9 54 	sub	r8,sp,-1708
800057ae:	1a d8       	st.w	--sp,r8
800057b0:	fa c8 f9 4c 	sub	r8,sp,-1716
800057b4:	08 9c       	mov	r12,r4
800057b6:	1a d8       	st.w	--sp,r8
800057b8:	04 98       	mov	r8,r2
800057ba:	40 9b       	lddsp	r11,sp[0x24]
800057bc:	40 aa       	lddsp	r10,sp[0x28]
800057be:	e0 a0 0b c3 	rcall	80006f44 <_dtoa_r>
800057c2:	e0 40 00 47 	cp.w	r0,71
800057c6:	5f 19       	srne	r9
800057c8:	e0 40 00 67 	cp.w	r0,103
800057cc:	5f 18       	srne	r8
800057ce:	18 96       	mov	r6,r12
800057d0:	2f dd       	sub	sp,-12
800057d2:	f3 e8 00 08 	and	r8,r9,r8
800057d6:	c0 41       	brne	800057de <_vfprintf_r+0x9aa>
800057d8:	ed b5 00 00 	bld	r5,0x0
800057dc:	c3 01       	brne	8000583c <_vfprintf_r+0xa08>
800057de:	ec 02 00 0e 	add	lr,r6,r2
800057e2:	50 3e       	stdsp	sp[0xc],lr
800057e4:	40 4c       	lddsp	r12,sp[0x10]
800057e6:	58 0c       	cp.w	r12,0
800057e8:	c1 50       	breq	80005812 <_vfprintf_r+0x9de>
800057ea:	0d 89       	ld.ub	r9,r6[0x0]
800057ec:	33 08       	mov	r8,48
800057ee:	f0 09 18 00 	cp.b	r9,r8
800057f2:	c0 b1       	brne	80005808 <_vfprintf_r+0x9d4>
800057f4:	30 08       	mov	r8,0
800057f6:	30 09       	mov	r9,0
800057f8:	40 6b       	lddsp	r11,sp[0x18]
800057fa:	40 7a       	lddsp	r10,sp[0x1c]
800057fc:	e0 a0 20 ef 	rcall	800099da <__avr32_f64_cmp_eq>
80005800:	fb b2 00 01 	rsubeq	r2,1
80005804:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005808:	40 3b       	lddsp	r11,sp[0xc]
8000580a:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000580e:	10 0b       	add	r11,r8
80005810:	50 3b       	stdsp	sp[0xc],r11
80005812:	40 6b       	lddsp	r11,sp[0x18]
80005814:	30 08       	mov	r8,0
80005816:	30 09       	mov	r9,0
80005818:	40 7a       	lddsp	r10,sp[0x1c]
8000581a:	e0 a0 20 e0 	rcall	800099da <__avr32_f64_cmp_eq>
8000581e:	c0 90       	breq	80005830 <_vfprintf_r+0x9fc>
80005820:	40 3a       	lddsp	r10,sp[0xc]
80005822:	fb 4a 06 a4 	st.w	sp[1700],r10
80005826:	c0 58       	rjmp	80005830 <_vfprintf_r+0x9fc>
80005828:	10 c9       	st.b	r8++,r9
8000582a:	fb 48 06 a4 	st.w	sp[1700],r8
8000582e:	c0 28       	rjmp	80005832 <_vfprintf_r+0x9fe>
80005830:	33 09       	mov	r9,48
80005832:	fa f8 06 a4 	ld.w	r8,sp[1700]
80005836:	40 3e       	lddsp	lr,sp[0xc]
80005838:	1c 38       	cp.w	r8,lr
8000583a:	cf 73       	brcs	80005828 <_vfprintf_r+0x9f4>
8000583c:	e0 40 00 47 	cp.w	r0,71
80005840:	5f 09       	sreq	r9
80005842:	e0 40 00 67 	cp.w	r0,103
80005846:	5f 08       	sreq	r8
80005848:	f3 e8 10 08 	or	r8,r9,r8
8000584c:	fa f9 06 a4 	ld.w	r9,sp[1700]
80005850:	0c 19       	sub	r9,r6
80005852:	50 69       	stdsp	sp[0x18],r9
80005854:	58 08       	cp.w	r8,0
80005856:	c0 b0       	breq	8000586c <_vfprintf_r+0xa38>
80005858:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000585c:	5b d8       	cp.w	r8,-3
8000585e:	c0 55       	brlt	80005868 <_vfprintf_r+0xa34>
80005860:	40 2c       	lddsp	r12,sp[0x8]
80005862:	18 38       	cp.w	r8,r12
80005864:	e0 8a 00 6a 	brle	80005938 <_vfprintf_r+0xb04>
80005868:	20 20       	sub	r0,2
8000586a:	c0 58       	rjmp	80005874 <_vfprintf_r+0xa40>
8000586c:	e0 40 00 65 	cp.w	r0,101
80005870:	e0 89 00 46 	brgt	800058fc <_vfprintf_r+0xac8>
80005874:	fa fb 06 ac 	ld.w	r11,sp[1708]
80005878:	fb 60 06 9c 	st.b	sp[1692],r0
8000587c:	20 1b       	sub	r11,1
8000587e:	fb 4b 06 ac 	st.w	sp[1708],r11
80005882:	c0 47       	brpl	8000588a <_vfprintf_r+0xa56>
80005884:	5c 3b       	neg	r11
80005886:	32 d8       	mov	r8,45
80005888:	c0 28       	rjmp	8000588c <_vfprintf_r+0xa58>
8000588a:	32 b8       	mov	r8,43
8000588c:	fb 68 06 9d 	st.b	sp[1693],r8
80005890:	58 9b       	cp.w	r11,9
80005892:	e0 8a 00 1d 	brle	800058cc <_vfprintf_r+0xa98>
80005896:	fa c9 fa 35 	sub	r9,sp,-1483
8000589a:	30 aa       	mov	r10,10
8000589c:	12 98       	mov	r8,r9
8000589e:	0e 9c       	mov	r12,r7
800058a0:	0c 92       	mov	r2,r6
800058a2:	f6 0a 0c 06 	divs	r6,r11,r10
800058a6:	0e 9b       	mov	r11,r7
800058a8:	2d 0b       	sub	r11,-48
800058aa:	10 fb       	st.b	--r8,r11
800058ac:	0c 9b       	mov	r11,r6
800058ae:	58 96       	cp.w	r6,9
800058b0:	fe 99 ff f9 	brgt	800058a2 <_vfprintf_r+0xa6e>
800058b4:	2d 0b       	sub	r11,-48
800058b6:	18 97       	mov	r7,r12
800058b8:	04 96       	mov	r6,r2
800058ba:	10 fb       	st.b	--r8,r11
800058bc:	fa ca f9 62 	sub	r10,sp,-1694
800058c0:	c0 38       	rjmp	800058c6 <_vfprintf_r+0xa92>
800058c2:	11 3b       	ld.ub	r11,r8++
800058c4:	14 cb       	st.b	r10++,r11
800058c6:	12 38       	cp.w	r8,r9
800058c8:	cf d3       	brcs	800058c2 <_vfprintf_r+0xa8e>
800058ca:	c0 98       	rjmp	800058dc <_vfprintf_r+0xaa8>
800058cc:	2d 0b       	sub	r11,-48
800058ce:	33 08       	mov	r8,48
800058d0:	fb 6b 06 9f 	st.b	sp[1695],r11
800058d4:	fb 68 06 9e 	st.b	sp[1694],r8
800058d8:	fa ca f9 60 	sub	r10,sp,-1696
800058dc:	fa c8 f9 64 	sub	r8,sp,-1692
800058e0:	f4 08 01 08 	sub	r8,r10,r8
800058e4:	50 e8       	stdsp	sp[0x38],r8
800058e6:	10 92       	mov	r2,r8
800058e8:	40 6b       	lddsp	r11,sp[0x18]
800058ea:	16 02       	add	r2,r11
800058ec:	58 1b       	cp.w	r11,1
800058ee:	e0 89 00 05 	brgt	800058f8 <_vfprintf_r+0xac4>
800058f2:	ed b5 00 00 	bld	r5,0x0
800058f6:	c3 51       	brne	80005960 <_vfprintf_r+0xb2c>
800058f8:	2f f2       	sub	r2,-1
800058fa:	c3 38       	rjmp	80005960 <_vfprintf_r+0xb2c>
800058fc:	e0 40 00 66 	cp.w	r0,102
80005900:	c1 c1       	brne	80005938 <_vfprintf_r+0xb04>
80005902:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005906:	58 02       	cp.w	r2,0
80005908:	e0 8a 00 0c 	brle	80005920 <_vfprintf_r+0xaec>
8000590c:	40 2a       	lddsp	r10,sp[0x8]
8000590e:	58 0a       	cp.w	r10,0
80005910:	c0 41       	brne	80005918 <_vfprintf_r+0xae4>
80005912:	ed b5 00 00 	bld	r5,0x0
80005916:	c2 51       	brne	80005960 <_vfprintf_r+0xb2c>
80005918:	2f f2       	sub	r2,-1
8000591a:	40 29       	lddsp	r9,sp[0x8]
8000591c:	12 02       	add	r2,r9
8000591e:	c0 b8       	rjmp	80005934 <_vfprintf_r+0xb00>
80005920:	40 28       	lddsp	r8,sp[0x8]
80005922:	58 08       	cp.w	r8,0
80005924:	c0 61       	brne	80005930 <_vfprintf_r+0xafc>
80005926:	ed b5 00 00 	bld	r5,0x0
8000592a:	c0 30       	breq	80005930 <_vfprintf_r+0xafc>
8000592c:	30 12       	mov	r2,1
8000592e:	c1 98       	rjmp	80005960 <_vfprintf_r+0xb2c>
80005930:	40 22       	lddsp	r2,sp[0x8]
80005932:	2f e2       	sub	r2,-2
80005934:	36 60       	mov	r0,102
80005936:	c1 58       	rjmp	80005960 <_vfprintf_r+0xb2c>
80005938:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000593c:	40 6e       	lddsp	lr,sp[0x18]
8000593e:	1c 32       	cp.w	r2,lr
80005940:	c0 65       	brlt	8000594c <_vfprintf_r+0xb18>
80005942:	ed b5 00 00 	bld	r5,0x0
80005946:	f7 b2 00 ff 	subeq	r2,-1
8000594a:	c0 a8       	rjmp	8000595e <_vfprintf_r+0xb2a>
8000594c:	e4 08 11 02 	rsub	r8,r2,2
80005950:	40 6c       	lddsp	r12,sp[0x18]
80005952:	58 02       	cp.w	r2,0
80005954:	f0 02 17 a0 	movle	r2,r8
80005958:	f9 b2 09 01 	movgt	r2,1
8000595c:	18 02       	add	r2,r12
8000595e:	36 70       	mov	r0,103
80005960:	40 9b       	lddsp	r11,sp[0x24]
80005962:	58 0b       	cp.w	r11,0
80005964:	e0 80 05 94 	breq	8000648c <_vfprintf_r+0x1658>
80005968:	32 d8       	mov	r8,45
8000596a:	fb 68 06 bb 	st.b	sp[1723],r8
8000596e:	e0 8f 05 93 	bral	80006494 <_vfprintf_r+0x1660>
80005972:	50 a7       	stdsp	sp[0x28],r7
80005974:	04 94       	mov	r4,r2
80005976:	0c 97       	mov	r7,r6
80005978:	02 92       	mov	r2,r1
8000597a:	06 96       	mov	r6,r3
8000597c:	40 41       	lddsp	r1,sp[0x10]
8000597e:	40 93       	lddsp	r3,sp[0x24]
80005980:	0e 99       	mov	r9,r7
80005982:	ed b5 00 05 	bld	r5,0x5
80005986:	c4 81       	brne	80005a16 <_vfprintf_r+0xbe2>
80005988:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000598c:	40 3e       	lddsp	lr,sp[0xc]
8000598e:	58 0e       	cp.w	lr,0
80005990:	c1 d0       	breq	800059ca <_vfprintf_r+0xb96>
80005992:	10 36       	cp.w	r6,r8
80005994:	c0 64       	brge	800059a0 <_vfprintf_r+0xb6c>
80005996:	fa cc f9 44 	sub	r12,sp,-1724
8000599a:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000599e:	c1 d8       	rjmp	800059d8 <_vfprintf_r+0xba4>
800059a0:	fa c8 f9 50 	sub	r8,sp,-1712
800059a4:	1a d8       	st.w	--sp,r8
800059a6:	fa c8 fa b8 	sub	r8,sp,-1352
800059aa:	04 9a       	mov	r10,r2
800059ac:	1a d8       	st.w	--sp,r8
800059ae:	fa c8 fb b4 	sub	r8,sp,-1100
800059b2:	0c 9b       	mov	r11,r6
800059b4:	1a d8       	st.w	--sp,r8
800059b6:	08 9c       	mov	r12,r4
800059b8:	fa c8 f9 40 	sub	r8,sp,-1728
800059bc:	fa c9 ff b4 	sub	r9,sp,-76
800059c0:	fe b0 f8 a2 	rcall	80004b04 <get_arg>
800059c4:	2f dd       	sub	sp,-12
800059c6:	78 0a       	ld.w	r10,r12[0x0]
800059c8:	c2 08       	rjmp	80005a08 <_vfprintf_r+0xbd4>
800059ca:	2f f7       	sub	r7,-1
800059cc:	10 39       	cp.w	r9,r8
800059ce:	c0 84       	brge	800059de <_vfprintf_r+0xbaa>
800059d0:	fa cb f9 44 	sub	r11,sp,-1724
800059d4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800059d8:	ec fa fd 88 	ld.w	r10,r6[-632]
800059dc:	c1 68       	rjmp	80005a08 <_vfprintf_r+0xbd4>
800059de:	41 09       	lddsp	r9,sp[0x40]
800059e0:	59 f8       	cp.w	r8,31
800059e2:	e0 89 00 10 	brgt	80005a02 <_vfprintf_r+0xbce>
800059e6:	f2 ca ff fc 	sub	r10,r9,-4
800059ea:	51 0a       	stdsp	sp[0x40],r10
800059ec:	fa c6 f9 44 	sub	r6,sp,-1724
800059f0:	72 0a       	ld.w	r10,r9[0x0]
800059f2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800059f6:	f3 4a fd 88 	st.w	r9[-632],r10
800059fa:	2f f8       	sub	r8,-1
800059fc:	fb 48 06 b4 	st.w	sp[1716],r8
80005a00:	c0 48       	rjmp	80005a08 <_vfprintf_r+0xbd4>
80005a02:	72 0a       	ld.w	r10,r9[0x0]
80005a04:	2f c9       	sub	r9,-4
80005a06:	51 09       	stdsp	sp[0x40],r9
80005a08:	40 be       	lddsp	lr,sp[0x2c]
80005a0a:	1c 98       	mov	r8,lr
80005a0c:	95 1e       	st.w	r10[0x4],lr
80005a0e:	bf 58       	asr	r8,0x1f
80005a10:	95 08       	st.w	r10[0x0],r8
80005a12:	fe 9f fa 9f 	bral	80004f50 <_vfprintf_r+0x11c>
80005a16:	ed b5 00 04 	bld	r5,0x4
80005a1a:	c4 80       	breq	80005aaa <_vfprintf_r+0xc76>
80005a1c:	e2 15 00 40 	andl	r5,0x40,COH
80005a20:	c4 50       	breq	80005aaa <_vfprintf_r+0xc76>
80005a22:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a26:	40 3c       	lddsp	r12,sp[0xc]
80005a28:	58 0c       	cp.w	r12,0
80005a2a:	c1 d0       	breq	80005a64 <_vfprintf_r+0xc30>
80005a2c:	10 36       	cp.w	r6,r8
80005a2e:	c0 64       	brge	80005a3a <_vfprintf_r+0xc06>
80005a30:	fa cb f9 44 	sub	r11,sp,-1724
80005a34:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a38:	c1 d8       	rjmp	80005a72 <_vfprintf_r+0xc3e>
80005a3a:	fa c8 f9 50 	sub	r8,sp,-1712
80005a3e:	1a d8       	st.w	--sp,r8
80005a40:	fa c8 fa b8 	sub	r8,sp,-1352
80005a44:	04 9a       	mov	r10,r2
80005a46:	1a d8       	st.w	--sp,r8
80005a48:	fa c8 fb b4 	sub	r8,sp,-1100
80005a4c:	0c 9b       	mov	r11,r6
80005a4e:	1a d8       	st.w	--sp,r8
80005a50:	08 9c       	mov	r12,r4
80005a52:	fa c8 f9 40 	sub	r8,sp,-1728
80005a56:	fa c9 ff b4 	sub	r9,sp,-76
80005a5a:	fe b0 f8 55 	rcall	80004b04 <get_arg>
80005a5e:	2f dd       	sub	sp,-12
80005a60:	78 0a       	ld.w	r10,r12[0x0]
80005a62:	c2 08       	rjmp	80005aa2 <_vfprintf_r+0xc6e>
80005a64:	2f f7       	sub	r7,-1
80005a66:	10 39       	cp.w	r9,r8
80005a68:	c0 84       	brge	80005a78 <_vfprintf_r+0xc44>
80005a6a:	fa ca f9 44 	sub	r10,sp,-1724
80005a6e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005a72:	ec fa fd 88 	ld.w	r10,r6[-632]
80005a76:	c1 68       	rjmp	80005aa2 <_vfprintf_r+0xc6e>
80005a78:	41 09       	lddsp	r9,sp[0x40]
80005a7a:	59 f8       	cp.w	r8,31
80005a7c:	e0 89 00 10 	brgt	80005a9c <_vfprintf_r+0xc68>
80005a80:	f2 ca ff fc 	sub	r10,r9,-4
80005a84:	51 0a       	stdsp	sp[0x40],r10
80005a86:	fa c6 f9 44 	sub	r6,sp,-1724
80005a8a:	72 0a       	ld.w	r10,r9[0x0]
80005a8c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005a90:	f3 4a fd 88 	st.w	r9[-632],r10
80005a94:	2f f8       	sub	r8,-1
80005a96:	fb 48 06 b4 	st.w	sp[1716],r8
80005a9a:	c0 48       	rjmp	80005aa2 <_vfprintf_r+0xc6e>
80005a9c:	72 0a       	ld.w	r10,r9[0x0]
80005a9e:	2f c9       	sub	r9,-4
80005aa0:	51 09       	stdsp	sp[0x40],r9
80005aa2:	40 be       	lddsp	lr,sp[0x2c]
80005aa4:	b4 0e       	st.h	r10[0x0],lr
80005aa6:	fe 9f fa 55 	bral	80004f50 <_vfprintf_r+0x11c>
80005aaa:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005aae:	40 3c       	lddsp	r12,sp[0xc]
80005ab0:	58 0c       	cp.w	r12,0
80005ab2:	c1 d0       	breq	80005aec <_vfprintf_r+0xcb8>
80005ab4:	10 36       	cp.w	r6,r8
80005ab6:	c0 64       	brge	80005ac2 <_vfprintf_r+0xc8e>
80005ab8:	fa cb f9 44 	sub	r11,sp,-1724
80005abc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ac0:	c1 d8       	rjmp	80005afa <_vfprintf_r+0xcc6>
80005ac2:	fa c8 f9 50 	sub	r8,sp,-1712
80005ac6:	1a d8       	st.w	--sp,r8
80005ac8:	fa c8 fa b8 	sub	r8,sp,-1352
80005acc:	04 9a       	mov	r10,r2
80005ace:	1a d8       	st.w	--sp,r8
80005ad0:	fa c8 fb b4 	sub	r8,sp,-1100
80005ad4:	0c 9b       	mov	r11,r6
80005ad6:	1a d8       	st.w	--sp,r8
80005ad8:	08 9c       	mov	r12,r4
80005ada:	fa c8 f9 40 	sub	r8,sp,-1728
80005ade:	fa c9 ff b4 	sub	r9,sp,-76
80005ae2:	fe b0 f8 11 	rcall	80004b04 <get_arg>
80005ae6:	2f dd       	sub	sp,-12
80005ae8:	78 0a       	ld.w	r10,r12[0x0]
80005aea:	c2 08       	rjmp	80005b2a <_vfprintf_r+0xcf6>
80005aec:	2f f7       	sub	r7,-1
80005aee:	10 39       	cp.w	r9,r8
80005af0:	c0 84       	brge	80005b00 <_vfprintf_r+0xccc>
80005af2:	fa ca f9 44 	sub	r10,sp,-1724
80005af6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005afa:	ec fa fd 88 	ld.w	r10,r6[-632]
80005afe:	c1 68       	rjmp	80005b2a <_vfprintf_r+0xcf6>
80005b00:	41 09       	lddsp	r9,sp[0x40]
80005b02:	59 f8       	cp.w	r8,31
80005b04:	e0 89 00 10 	brgt	80005b24 <_vfprintf_r+0xcf0>
80005b08:	f2 ca ff fc 	sub	r10,r9,-4
80005b0c:	51 0a       	stdsp	sp[0x40],r10
80005b0e:	fa c6 f9 44 	sub	r6,sp,-1724
80005b12:	72 0a       	ld.w	r10,r9[0x0]
80005b14:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005b18:	f3 4a fd 88 	st.w	r9[-632],r10
80005b1c:	2f f8       	sub	r8,-1
80005b1e:	fb 48 06 b4 	st.w	sp[1716],r8
80005b22:	c0 48       	rjmp	80005b2a <_vfprintf_r+0xcf6>
80005b24:	72 0a       	ld.w	r10,r9[0x0]
80005b26:	2f c9       	sub	r9,-4
80005b28:	51 09       	stdsp	sp[0x40],r9
80005b2a:	40 be       	lddsp	lr,sp[0x2c]
80005b2c:	95 0e       	st.w	r10[0x0],lr
80005b2e:	fe 9f fa 11 	bral	80004f50 <_vfprintf_r+0x11c>
80005b32:	50 a7       	stdsp	sp[0x28],r7
80005b34:	50 80       	stdsp	sp[0x20],r0
80005b36:	0c 97       	mov	r7,r6
80005b38:	04 94       	mov	r4,r2
80005b3a:	06 96       	mov	r6,r3
80005b3c:	02 92       	mov	r2,r1
80005b3e:	40 93       	lddsp	r3,sp[0x24]
80005b40:	10 90       	mov	r0,r8
80005b42:	40 41       	lddsp	r1,sp[0x10]
80005b44:	a5 a5       	sbr	r5,0x4
80005b46:	c0 a8       	rjmp	80005b5a <_vfprintf_r+0xd26>
80005b48:	50 a7       	stdsp	sp[0x28],r7
80005b4a:	50 80       	stdsp	sp[0x20],r0
80005b4c:	0c 97       	mov	r7,r6
80005b4e:	04 94       	mov	r4,r2
80005b50:	06 96       	mov	r6,r3
80005b52:	02 92       	mov	r2,r1
80005b54:	40 93       	lddsp	r3,sp[0x24]
80005b56:	10 90       	mov	r0,r8
80005b58:	40 41       	lddsp	r1,sp[0x10]
80005b5a:	ed b5 00 05 	bld	r5,0x5
80005b5e:	c5 d1       	brne	80005c18 <_vfprintf_r+0xde4>
80005b60:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b64:	40 3c       	lddsp	r12,sp[0xc]
80005b66:	58 0c       	cp.w	r12,0
80005b68:	c2 60       	breq	80005bb4 <_vfprintf_r+0xd80>
80005b6a:	10 36       	cp.w	r6,r8
80005b6c:	c0 a4       	brge	80005b80 <_vfprintf_r+0xd4c>
80005b6e:	fa cb f9 44 	sub	r11,sp,-1724
80005b72:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005b76:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005b7a:	fa e9 00 00 	st.d	sp[0],r8
80005b7e:	c1 88       	rjmp	80005bae <_vfprintf_r+0xd7a>
80005b80:	fa c8 f9 50 	sub	r8,sp,-1712
80005b84:	1a d8       	st.w	--sp,r8
80005b86:	fa c8 fa b8 	sub	r8,sp,-1352
80005b8a:	04 9a       	mov	r10,r2
80005b8c:	1a d8       	st.w	--sp,r8
80005b8e:	0c 9b       	mov	r11,r6
80005b90:	fa c8 fb b4 	sub	r8,sp,-1100
80005b94:	08 9c       	mov	r12,r4
80005b96:	1a d8       	st.w	--sp,r8
80005b98:	fa c8 f9 40 	sub	r8,sp,-1728
80005b9c:	fa c9 ff b4 	sub	r9,sp,-76
80005ba0:	fe b0 f7 b2 	rcall	80004b04 <get_arg>
80005ba4:	2f dd       	sub	sp,-12
80005ba6:	f8 ea 00 00 	ld.d	r10,r12[0]
80005baa:	fa eb 00 00 	st.d	sp[0],r10
80005bae:	30 08       	mov	r8,0
80005bb0:	e0 8f 03 de 	bral	8000636c <_vfprintf_r+0x1538>
80005bb4:	ee ca ff ff 	sub	r10,r7,-1
80005bb8:	10 37       	cp.w	r7,r8
80005bba:	c0 b4       	brge	80005bd0 <_vfprintf_r+0xd9c>
80005bbc:	fa c9 f9 44 	sub	r9,sp,-1724
80005bc0:	14 97       	mov	r7,r10
80005bc2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005bc6:	ec ea fd 88 	ld.d	r10,r6[-632]
80005bca:	fa eb 00 00 	st.d	sp[0],r10
80005bce:	c1 88       	rjmp	80005bfe <_vfprintf_r+0xdca>
80005bd0:	41 09       	lddsp	r9,sp[0x40]
80005bd2:	59 f8       	cp.w	r8,31
80005bd4:	e0 89 00 18 	brgt	80005c04 <_vfprintf_r+0xdd0>
80005bd8:	f2 e6 00 00 	ld.d	r6,r9[0]
80005bdc:	f2 cb ff f8 	sub	r11,r9,-8
80005be0:	fa e7 00 00 	st.d	sp[0],r6
80005be4:	51 0b       	stdsp	sp[0x40],r11
80005be6:	fa c6 f9 44 	sub	r6,sp,-1724
80005bea:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005bee:	fa e6 00 00 	ld.d	r6,sp[0]
80005bf2:	f2 e7 fd 88 	st.d	r9[-632],r6
80005bf6:	2f f8       	sub	r8,-1
80005bf8:	14 97       	mov	r7,r10
80005bfa:	fb 48 06 b4 	st.w	sp[1716],r8
80005bfe:	40 38       	lddsp	r8,sp[0xc]
80005c00:	e0 8f 03 b6 	bral	8000636c <_vfprintf_r+0x1538>
80005c04:	f2 e6 00 00 	ld.d	r6,r9[0]
80005c08:	40 38       	lddsp	r8,sp[0xc]
80005c0a:	fa e7 00 00 	st.d	sp[0],r6
80005c0e:	2f 89       	sub	r9,-8
80005c10:	14 97       	mov	r7,r10
80005c12:	51 09       	stdsp	sp[0x40],r9
80005c14:	e0 8f 03 ac 	bral	8000636c <_vfprintf_r+0x1538>
80005c18:	ed b5 00 04 	bld	r5,0x4
80005c1c:	c1 61       	brne	80005c48 <_vfprintf_r+0xe14>
80005c1e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c22:	40 3e       	lddsp	lr,sp[0xc]
80005c24:	58 0e       	cp.w	lr,0
80005c26:	c0 80       	breq	80005c36 <_vfprintf_r+0xe02>
80005c28:	10 36       	cp.w	r6,r8
80005c2a:	c6 74       	brge	80005cf8 <_vfprintf_r+0xec4>
80005c2c:	fa cc f9 44 	sub	r12,sp,-1724
80005c30:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005c34:	c8 08       	rjmp	80005d34 <_vfprintf_r+0xf00>
80005c36:	ee ca ff ff 	sub	r10,r7,-1
80005c3a:	10 37       	cp.w	r7,r8
80005c3c:	c7 f4       	brge	80005d3a <_vfprintf_r+0xf06>
80005c3e:	fa cb f9 44 	sub	r11,sp,-1724
80005c42:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c46:	c7 68       	rjmp	80005d32 <_vfprintf_r+0xefe>
80005c48:	ed b5 00 06 	bld	r5,0x6
80005c4c:	c4 a1       	brne	80005ce0 <_vfprintf_r+0xeac>
80005c4e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c52:	40 3c       	lddsp	r12,sp[0xc]
80005c54:	58 0c       	cp.w	r12,0
80005c56:	c1 d0       	breq	80005c90 <_vfprintf_r+0xe5c>
80005c58:	10 36       	cp.w	r6,r8
80005c5a:	c0 64       	brge	80005c66 <_vfprintf_r+0xe32>
80005c5c:	fa cb f9 44 	sub	r11,sp,-1724
80005c60:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c64:	c1 f8       	rjmp	80005ca2 <_vfprintf_r+0xe6e>
80005c66:	fa c8 f9 50 	sub	r8,sp,-1712
80005c6a:	1a d8       	st.w	--sp,r8
80005c6c:	fa c8 fa b8 	sub	r8,sp,-1352
80005c70:	1a d8       	st.w	--sp,r8
80005c72:	fa c8 fb b4 	sub	r8,sp,-1100
80005c76:	1a d8       	st.w	--sp,r8
80005c78:	fa c8 f9 40 	sub	r8,sp,-1728
80005c7c:	fa c9 ff b4 	sub	r9,sp,-76
80005c80:	04 9a       	mov	r10,r2
80005c82:	0c 9b       	mov	r11,r6
80005c84:	08 9c       	mov	r12,r4
80005c86:	fe b0 f7 3f 	rcall	80004b04 <get_arg>
80005c8a:	2f dd       	sub	sp,-12
80005c8c:	98 18       	ld.sh	r8,r12[0x2]
80005c8e:	c2 68       	rjmp	80005cda <_vfprintf_r+0xea6>
80005c90:	ee ca ff ff 	sub	r10,r7,-1
80005c94:	10 37       	cp.w	r7,r8
80005c96:	c0 94       	brge	80005ca8 <_vfprintf_r+0xe74>
80005c98:	fa c9 f9 44 	sub	r9,sp,-1724
80005c9c:	14 97       	mov	r7,r10
80005c9e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005ca2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005ca6:	c1 a8       	rjmp	80005cda <_vfprintf_r+0xea6>
80005ca8:	41 09       	lddsp	r9,sp[0x40]
80005caa:	59 f8       	cp.w	r8,31
80005cac:	e0 89 00 13 	brgt	80005cd2 <_vfprintf_r+0xe9e>
80005cb0:	f2 cb ff fc 	sub	r11,r9,-4
80005cb4:	51 0b       	stdsp	sp[0x40],r11
80005cb6:	72 09       	ld.w	r9,r9[0x0]
80005cb8:	fa c6 f9 44 	sub	r6,sp,-1724
80005cbc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005cc0:	2f f8       	sub	r8,-1
80005cc2:	f7 49 fd 88 	st.w	r11[-632],r9
80005cc6:	fb 48 06 b4 	st.w	sp[1716],r8
80005cca:	14 97       	mov	r7,r10
80005ccc:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005cd0:	c0 58       	rjmp	80005cda <_vfprintf_r+0xea6>
80005cd2:	92 18       	ld.sh	r8,r9[0x2]
80005cd4:	14 97       	mov	r7,r10
80005cd6:	2f c9       	sub	r9,-4
80005cd8:	51 09       	stdsp	sp[0x40],r9
80005cda:	5c 78       	castu.h	r8
80005cdc:	50 18       	stdsp	sp[0x4],r8
80005cde:	c4 68       	rjmp	80005d6a <_vfprintf_r+0xf36>
80005ce0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ce4:	40 3c       	lddsp	r12,sp[0xc]
80005ce6:	58 0c       	cp.w	r12,0
80005ce8:	c1 d0       	breq	80005d22 <_vfprintf_r+0xeee>
80005cea:	10 36       	cp.w	r6,r8
80005cec:	c0 64       	brge	80005cf8 <_vfprintf_r+0xec4>
80005cee:	fa cb f9 44 	sub	r11,sp,-1724
80005cf2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005cf6:	c1 f8       	rjmp	80005d34 <_vfprintf_r+0xf00>
80005cf8:	fa c8 f9 50 	sub	r8,sp,-1712
80005cfc:	1a d8       	st.w	--sp,r8
80005cfe:	fa c8 fa b8 	sub	r8,sp,-1352
80005d02:	0c 9b       	mov	r11,r6
80005d04:	1a d8       	st.w	--sp,r8
80005d06:	fa c8 fb b4 	sub	r8,sp,-1100
80005d0a:	04 9a       	mov	r10,r2
80005d0c:	1a d8       	st.w	--sp,r8
80005d0e:	08 9c       	mov	r12,r4
80005d10:	fa c8 f9 40 	sub	r8,sp,-1728
80005d14:	fa c9 ff b4 	sub	r9,sp,-76
80005d18:	fe b0 f6 f6 	rcall	80004b04 <get_arg>
80005d1c:	2f dd       	sub	sp,-12
80005d1e:	78 0b       	ld.w	r11,r12[0x0]
80005d20:	c2 48       	rjmp	80005d68 <_vfprintf_r+0xf34>
80005d22:	ee ca ff ff 	sub	r10,r7,-1
80005d26:	10 37       	cp.w	r7,r8
80005d28:	c0 94       	brge	80005d3a <_vfprintf_r+0xf06>
80005d2a:	fa c9 f9 44 	sub	r9,sp,-1724
80005d2e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005d32:	14 97       	mov	r7,r10
80005d34:	ec fb fd 88 	ld.w	r11,r6[-632]
80005d38:	c1 88       	rjmp	80005d68 <_vfprintf_r+0xf34>
80005d3a:	41 09       	lddsp	r9,sp[0x40]
80005d3c:	59 f8       	cp.w	r8,31
80005d3e:	e0 89 00 11 	brgt	80005d60 <_vfprintf_r+0xf2c>
80005d42:	f2 cb ff fc 	sub	r11,r9,-4
80005d46:	51 0b       	stdsp	sp[0x40],r11
80005d48:	fa c6 f9 44 	sub	r6,sp,-1724
80005d4c:	72 0b       	ld.w	r11,r9[0x0]
80005d4e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005d52:	f3 4b fd 88 	st.w	r9[-632],r11
80005d56:	2f f8       	sub	r8,-1
80005d58:	14 97       	mov	r7,r10
80005d5a:	fb 48 06 b4 	st.w	sp[1716],r8
80005d5e:	c0 58       	rjmp	80005d68 <_vfprintf_r+0xf34>
80005d60:	72 0b       	ld.w	r11,r9[0x0]
80005d62:	14 97       	mov	r7,r10
80005d64:	2f c9       	sub	r9,-4
80005d66:	51 09       	stdsp	sp[0x40],r9
80005d68:	50 1b       	stdsp	sp[0x4],r11
80005d6a:	30 0e       	mov	lr,0
80005d6c:	50 0e       	stdsp	sp[0x0],lr
80005d6e:	1c 98       	mov	r8,lr
80005d70:	e0 8f 02 fe 	bral	8000636c <_vfprintf_r+0x1538>
80005d74:	50 a7       	stdsp	sp[0x28],r7
80005d76:	50 80       	stdsp	sp[0x20],r0
80005d78:	0c 97       	mov	r7,r6
80005d7a:	04 94       	mov	r4,r2
80005d7c:	06 96       	mov	r6,r3
80005d7e:	02 92       	mov	r2,r1
80005d80:	40 93       	lddsp	r3,sp[0x24]
80005d82:	40 41       	lddsp	r1,sp[0x10]
80005d84:	0e 99       	mov	r9,r7
80005d86:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005d8a:	40 3c       	lddsp	r12,sp[0xc]
80005d8c:	58 0c       	cp.w	r12,0
80005d8e:	c1 d0       	breq	80005dc8 <_vfprintf_r+0xf94>
80005d90:	10 36       	cp.w	r6,r8
80005d92:	c0 64       	brge	80005d9e <_vfprintf_r+0xf6a>
80005d94:	fa cb f9 44 	sub	r11,sp,-1724
80005d98:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005d9c:	c1 d8       	rjmp	80005dd6 <_vfprintf_r+0xfa2>
80005d9e:	fa c8 f9 50 	sub	r8,sp,-1712
80005da2:	1a d8       	st.w	--sp,r8
80005da4:	fa c8 fa b8 	sub	r8,sp,-1352
80005da8:	1a d8       	st.w	--sp,r8
80005daa:	fa c8 fb b4 	sub	r8,sp,-1100
80005dae:	1a d8       	st.w	--sp,r8
80005db0:	fa c9 ff b4 	sub	r9,sp,-76
80005db4:	fa c8 f9 40 	sub	r8,sp,-1728
80005db8:	04 9a       	mov	r10,r2
80005dba:	0c 9b       	mov	r11,r6
80005dbc:	08 9c       	mov	r12,r4
80005dbe:	fe b0 f6 a3 	rcall	80004b04 <get_arg>
80005dc2:	2f dd       	sub	sp,-12
80005dc4:	78 09       	ld.w	r9,r12[0x0]
80005dc6:	c2 18       	rjmp	80005e08 <_vfprintf_r+0xfd4>
80005dc8:	2f f7       	sub	r7,-1
80005dca:	10 39       	cp.w	r9,r8
80005dcc:	c0 84       	brge	80005ddc <_vfprintf_r+0xfa8>
80005dce:	fa ca f9 44 	sub	r10,sp,-1724
80005dd2:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005dd6:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005dda:	c1 78       	rjmp	80005e08 <_vfprintf_r+0xfd4>
80005ddc:	41 09       	lddsp	r9,sp[0x40]
80005dde:	59 f8       	cp.w	r8,31
80005de0:	e0 89 00 10 	brgt	80005e00 <_vfprintf_r+0xfcc>
80005de4:	f2 ca ff fc 	sub	r10,r9,-4
80005de8:	51 0a       	stdsp	sp[0x40],r10
80005dea:	fa c6 f9 44 	sub	r6,sp,-1724
80005dee:	72 09       	ld.w	r9,r9[0x0]
80005df0:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005df4:	f5 49 fd 88 	st.w	r10[-632],r9
80005df8:	2f f8       	sub	r8,-1
80005dfa:	fb 48 06 b4 	st.w	sp[1716],r8
80005dfe:	c0 58       	rjmp	80005e08 <_vfprintf_r+0xfd4>
80005e00:	f2 c8 ff fc 	sub	r8,r9,-4
80005e04:	51 08       	stdsp	sp[0x40],r8
80005e06:	72 09       	ld.w	r9,r9[0x0]
80005e08:	33 08       	mov	r8,48
80005e0a:	fb 68 06 b8 	st.b	sp[1720],r8
80005e0e:	37 88       	mov	r8,120
80005e10:	30 0e       	mov	lr,0
80005e12:	fb 68 06 b9 	st.b	sp[1721],r8
80005e16:	fe cc a9 ca 	sub	r12,pc,-22070
80005e1a:	50 19       	stdsp	sp[0x4],r9
80005e1c:	a1 b5       	sbr	r5,0x1
80005e1e:	50 0e       	stdsp	sp[0x0],lr
80005e20:	50 dc       	stdsp	sp[0x34],r12
80005e22:	30 28       	mov	r8,2
80005e24:	37 80       	mov	r0,120
80005e26:	e0 8f 02 a3 	bral	8000636c <_vfprintf_r+0x1538>
80005e2a:	50 a7       	stdsp	sp[0x28],r7
80005e2c:	50 80       	stdsp	sp[0x20],r0
80005e2e:	10 90       	mov	r0,r8
80005e30:	30 08       	mov	r8,0
80005e32:	fb 68 06 bb 	st.b	sp[1723],r8
80005e36:	0c 97       	mov	r7,r6
80005e38:	04 94       	mov	r4,r2
80005e3a:	06 96       	mov	r6,r3
80005e3c:	02 92       	mov	r2,r1
80005e3e:	40 93       	lddsp	r3,sp[0x24]
80005e40:	40 41       	lddsp	r1,sp[0x10]
80005e42:	0e 99       	mov	r9,r7
80005e44:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005e48:	40 3b       	lddsp	r11,sp[0xc]
80005e4a:	58 0b       	cp.w	r11,0
80005e4c:	c1 d0       	breq	80005e86 <_vfprintf_r+0x1052>
80005e4e:	10 36       	cp.w	r6,r8
80005e50:	c0 64       	brge	80005e5c <_vfprintf_r+0x1028>
80005e52:	fa ca f9 44 	sub	r10,sp,-1724
80005e56:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005e5a:	c1 d8       	rjmp	80005e94 <_vfprintf_r+0x1060>
80005e5c:	fa c8 f9 50 	sub	r8,sp,-1712
80005e60:	1a d8       	st.w	--sp,r8
80005e62:	fa c8 fa b8 	sub	r8,sp,-1352
80005e66:	1a d8       	st.w	--sp,r8
80005e68:	fa c8 fb b4 	sub	r8,sp,-1100
80005e6c:	0c 9b       	mov	r11,r6
80005e6e:	1a d8       	st.w	--sp,r8
80005e70:	04 9a       	mov	r10,r2
80005e72:	fa c8 f9 40 	sub	r8,sp,-1728
80005e76:	fa c9 ff b4 	sub	r9,sp,-76
80005e7a:	08 9c       	mov	r12,r4
80005e7c:	fe b0 f6 44 	rcall	80004b04 <get_arg>
80005e80:	2f dd       	sub	sp,-12
80005e82:	78 06       	ld.w	r6,r12[0x0]
80005e84:	c2 08       	rjmp	80005ec4 <_vfprintf_r+0x1090>
80005e86:	2f f7       	sub	r7,-1
80005e88:	10 39       	cp.w	r9,r8
80005e8a:	c0 84       	brge	80005e9a <_vfprintf_r+0x1066>
80005e8c:	fa c9 f9 44 	sub	r9,sp,-1724
80005e90:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005e94:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005e98:	c1 68       	rjmp	80005ec4 <_vfprintf_r+0x1090>
80005e9a:	41 09       	lddsp	r9,sp[0x40]
80005e9c:	59 f8       	cp.w	r8,31
80005e9e:	e0 89 00 10 	brgt	80005ebe <_vfprintf_r+0x108a>
80005ea2:	f2 ca ff fc 	sub	r10,r9,-4
80005ea6:	51 0a       	stdsp	sp[0x40],r10
80005ea8:	72 06       	ld.w	r6,r9[0x0]
80005eaa:	fa ce f9 44 	sub	lr,sp,-1724
80005eae:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005eb2:	f3 46 fd 88 	st.w	r9[-632],r6
80005eb6:	2f f8       	sub	r8,-1
80005eb8:	fb 48 06 b4 	st.w	sp[1716],r8
80005ebc:	c0 48       	rjmp	80005ec4 <_vfprintf_r+0x1090>
80005ebe:	72 06       	ld.w	r6,r9[0x0]
80005ec0:	2f c9       	sub	r9,-4
80005ec2:	51 09       	stdsp	sp[0x40],r9
80005ec4:	40 2c       	lddsp	r12,sp[0x8]
80005ec6:	58 0c       	cp.w	r12,0
80005ec8:	c1 05       	brlt	80005ee8 <_vfprintf_r+0x10b4>
80005eca:	18 9a       	mov	r10,r12
80005ecc:	30 0b       	mov	r11,0
80005ece:	0c 9c       	mov	r12,r6
80005ed0:	e0 a0 14 58 	rcall	80008780 <memchr>
80005ed4:	e0 80 02 df 	breq	80006492 <_vfprintf_r+0x165e>
80005ed8:	f8 06 01 02 	sub	r2,r12,r6
80005edc:	40 2b       	lddsp	r11,sp[0x8]
80005ede:	16 32       	cp.w	r2,r11
80005ee0:	e0 89 02 d9 	brgt	80006492 <_vfprintf_r+0x165e>
80005ee4:	e0 8f 02 d4 	bral	8000648c <_vfprintf_r+0x1658>
80005ee8:	30 0a       	mov	r10,0
80005eea:	0c 9c       	mov	r12,r6
80005eec:	50 2a       	stdsp	sp[0x8],r10
80005eee:	e0 a0 19 33 	rcall	80009154 <strlen>
80005ef2:	18 92       	mov	r2,r12
80005ef4:	e0 8f 02 d2 	bral	80006498 <_vfprintf_r+0x1664>
80005ef8:	50 a7       	stdsp	sp[0x28],r7
80005efa:	50 80       	stdsp	sp[0x20],r0
80005efc:	0c 97       	mov	r7,r6
80005efe:	04 94       	mov	r4,r2
80005f00:	06 96       	mov	r6,r3
80005f02:	02 92       	mov	r2,r1
80005f04:	40 93       	lddsp	r3,sp[0x24]
80005f06:	10 90       	mov	r0,r8
80005f08:	40 41       	lddsp	r1,sp[0x10]
80005f0a:	a5 a5       	sbr	r5,0x4
80005f0c:	c0 a8       	rjmp	80005f20 <_vfprintf_r+0x10ec>
80005f0e:	50 a7       	stdsp	sp[0x28],r7
80005f10:	50 80       	stdsp	sp[0x20],r0
80005f12:	0c 97       	mov	r7,r6
80005f14:	04 94       	mov	r4,r2
80005f16:	06 96       	mov	r6,r3
80005f18:	02 92       	mov	r2,r1
80005f1a:	40 93       	lddsp	r3,sp[0x24]
80005f1c:	10 90       	mov	r0,r8
80005f1e:	40 41       	lddsp	r1,sp[0x10]
80005f20:	ed b5 00 05 	bld	r5,0x5
80005f24:	c5 61       	brne	80005fd0 <_vfprintf_r+0x119c>
80005f26:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f2a:	40 39       	lddsp	r9,sp[0xc]
80005f2c:	58 09       	cp.w	r9,0
80005f2e:	c2 10       	breq	80005f70 <_vfprintf_r+0x113c>
80005f30:	10 36       	cp.w	r6,r8
80005f32:	c0 74       	brge	80005f40 <_vfprintf_r+0x110c>
80005f34:	fa c8 f9 44 	sub	r8,sp,-1724
80005f38:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005f3c:	c2 38       	rjmp	80005f82 <_vfprintf_r+0x114e>
80005f3e:	d7 03       	nop
80005f40:	fa c8 f9 50 	sub	r8,sp,-1712
80005f44:	1a d8       	st.w	--sp,r8
80005f46:	fa c8 fa b8 	sub	r8,sp,-1352
80005f4a:	1a d8       	st.w	--sp,r8
80005f4c:	fa c8 fb b4 	sub	r8,sp,-1100
80005f50:	1a d8       	st.w	--sp,r8
80005f52:	fa c8 f9 40 	sub	r8,sp,-1728
80005f56:	fa c9 ff b4 	sub	r9,sp,-76
80005f5a:	04 9a       	mov	r10,r2
80005f5c:	0c 9b       	mov	r11,r6
80005f5e:	08 9c       	mov	r12,r4
80005f60:	fe b0 f5 d2 	rcall	80004b04 <get_arg>
80005f64:	2f dd       	sub	sp,-12
80005f66:	f8 e8 00 00 	ld.d	r8,r12[0]
80005f6a:	fa e9 00 00 	st.d	sp[0],r8
80005f6e:	c2 e8       	rjmp	80005fca <_vfprintf_r+0x1196>
80005f70:	ee ca ff ff 	sub	r10,r7,-1
80005f74:	10 37       	cp.w	r7,r8
80005f76:	c0 b4       	brge	80005f8c <_vfprintf_r+0x1158>
80005f78:	fa c8 f9 44 	sub	r8,sp,-1724
80005f7c:	14 97       	mov	r7,r10
80005f7e:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005f82:	ec ea fd 88 	ld.d	r10,r6[-632]
80005f86:	fa eb 00 00 	st.d	sp[0],r10
80005f8a:	c2 08       	rjmp	80005fca <_vfprintf_r+0x1196>
80005f8c:	41 09       	lddsp	r9,sp[0x40]
80005f8e:	59 f8       	cp.w	r8,31
80005f90:	e0 89 00 16 	brgt	80005fbc <_vfprintf_r+0x1188>
80005f94:	f2 e6 00 00 	ld.d	r6,r9[0]
80005f98:	f2 cb ff f8 	sub	r11,r9,-8
80005f9c:	fa e7 00 00 	st.d	sp[0],r6
80005fa0:	51 0b       	stdsp	sp[0x40],r11
80005fa2:	fa c6 f9 44 	sub	r6,sp,-1724
80005fa6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005faa:	fa e6 00 00 	ld.d	r6,sp[0]
80005fae:	f2 e7 fd 88 	st.d	r9[-632],r6
80005fb2:	2f f8       	sub	r8,-1
80005fb4:	14 97       	mov	r7,r10
80005fb6:	fb 48 06 b4 	st.w	sp[1716],r8
80005fba:	c0 88       	rjmp	80005fca <_vfprintf_r+0x1196>
80005fbc:	f2 e6 00 00 	ld.d	r6,r9[0]
80005fc0:	2f 89       	sub	r9,-8
80005fc2:	fa e7 00 00 	st.d	sp[0],r6
80005fc6:	51 09       	stdsp	sp[0x40],r9
80005fc8:	14 97       	mov	r7,r10
80005fca:	30 18       	mov	r8,1
80005fcc:	e0 8f 01 d0 	bral	8000636c <_vfprintf_r+0x1538>
80005fd0:	ed b5 00 04 	bld	r5,0x4
80005fd4:	c1 61       	brne	80006000 <_vfprintf_r+0x11cc>
80005fd6:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005fda:	40 3e       	lddsp	lr,sp[0xc]
80005fdc:	58 0e       	cp.w	lr,0
80005fde:	c0 80       	breq	80005fee <_vfprintf_r+0x11ba>
80005fe0:	10 36       	cp.w	r6,r8
80005fe2:	c6 74       	brge	800060b0 <_vfprintf_r+0x127c>
80005fe4:	fa cc f9 44 	sub	r12,sp,-1724
80005fe8:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005fec:	c8 08       	rjmp	800060ec <_vfprintf_r+0x12b8>
80005fee:	ee ca ff ff 	sub	r10,r7,-1
80005ff2:	10 37       	cp.w	r7,r8
80005ff4:	c7 f4       	brge	800060f2 <_vfprintf_r+0x12be>
80005ff6:	fa cb f9 44 	sub	r11,sp,-1724
80005ffa:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ffe:	c7 68       	rjmp	800060ea <_vfprintf_r+0x12b6>
80006000:	ed b5 00 06 	bld	r5,0x6
80006004:	c4 a1       	brne	80006098 <_vfprintf_r+0x1264>
80006006:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000600a:	40 3c       	lddsp	r12,sp[0xc]
8000600c:	58 0c       	cp.w	r12,0
8000600e:	c1 d0       	breq	80006048 <_vfprintf_r+0x1214>
80006010:	10 36       	cp.w	r6,r8
80006012:	c0 64       	brge	8000601e <_vfprintf_r+0x11ea>
80006014:	fa cb f9 44 	sub	r11,sp,-1724
80006018:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000601c:	c1 f8       	rjmp	8000605a <_vfprintf_r+0x1226>
8000601e:	fa c8 f9 50 	sub	r8,sp,-1712
80006022:	1a d8       	st.w	--sp,r8
80006024:	fa c8 fa b8 	sub	r8,sp,-1352
80006028:	1a d8       	st.w	--sp,r8
8000602a:	fa c8 fb b4 	sub	r8,sp,-1100
8000602e:	1a d8       	st.w	--sp,r8
80006030:	fa c8 f9 40 	sub	r8,sp,-1728
80006034:	fa c9 ff b4 	sub	r9,sp,-76
80006038:	04 9a       	mov	r10,r2
8000603a:	0c 9b       	mov	r11,r6
8000603c:	08 9c       	mov	r12,r4
8000603e:	fe b0 f5 63 	rcall	80004b04 <get_arg>
80006042:	2f dd       	sub	sp,-12
80006044:	98 18       	ld.sh	r8,r12[0x2]
80006046:	c2 68       	rjmp	80006092 <_vfprintf_r+0x125e>
80006048:	ee ca ff ff 	sub	r10,r7,-1
8000604c:	10 37       	cp.w	r7,r8
8000604e:	c0 94       	brge	80006060 <_vfprintf_r+0x122c>
80006050:	fa c9 f9 44 	sub	r9,sp,-1724
80006054:	14 97       	mov	r7,r10
80006056:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000605a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000605e:	c1 a8       	rjmp	80006092 <_vfprintf_r+0x125e>
80006060:	41 09       	lddsp	r9,sp[0x40]
80006062:	59 f8       	cp.w	r8,31
80006064:	e0 89 00 13 	brgt	8000608a <_vfprintf_r+0x1256>
80006068:	f2 cb ff fc 	sub	r11,r9,-4
8000606c:	51 0b       	stdsp	sp[0x40],r11
8000606e:	72 09       	ld.w	r9,r9[0x0]
80006070:	fa c6 f9 44 	sub	r6,sp,-1724
80006074:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006078:	2f f8       	sub	r8,-1
8000607a:	f7 49 fd 88 	st.w	r11[-632],r9
8000607e:	fb 48 06 b4 	st.w	sp[1716],r8
80006082:	14 97       	mov	r7,r10
80006084:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006088:	c0 58       	rjmp	80006092 <_vfprintf_r+0x125e>
8000608a:	92 18       	ld.sh	r8,r9[0x2]
8000608c:	14 97       	mov	r7,r10
8000608e:	2f c9       	sub	r9,-4
80006090:	51 09       	stdsp	sp[0x40],r9
80006092:	5c 78       	castu.h	r8
80006094:	50 18       	stdsp	sp[0x4],r8
80006096:	c4 68       	rjmp	80006122 <_vfprintf_r+0x12ee>
80006098:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000609c:	40 3c       	lddsp	r12,sp[0xc]
8000609e:	58 0c       	cp.w	r12,0
800060a0:	c1 d0       	breq	800060da <_vfprintf_r+0x12a6>
800060a2:	10 36       	cp.w	r6,r8
800060a4:	c0 64       	brge	800060b0 <_vfprintf_r+0x127c>
800060a6:	fa cb f9 44 	sub	r11,sp,-1724
800060aa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800060ae:	c1 f8       	rjmp	800060ec <_vfprintf_r+0x12b8>
800060b0:	fa c8 f9 50 	sub	r8,sp,-1712
800060b4:	1a d8       	st.w	--sp,r8
800060b6:	fa c8 fa b8 	sub	r8,sp,-1352
800060ba:	0c 9b       	mov	r11,r6
800060bc:	1a d8       	st.w	--sp,r8
800060be:	fa c8 fb b4 	sub	r8,sp,-1100
800060c2:	04 9a       	mov	r10,r2
800060c4:	1a d8       	st.w	--sp,r8
800060c6:	08 9c       	mov	r12,r4
800060c8:	fa c8 f9 40 	sub	r8,sp,-1728
800060cc:	fa c9 ff b4 	sub	r9,sp,-76
800060d0:	fe b0 f5 1a 	rcall	80004b04 <get_arg>
800060d4:	2f dd       	sub	sp,-12
800060d6:	78 0b       	ld.w	r11,r12[0x0]
800060d8:	c2 48       	rjmp	80006120 <_vfprintf_r+0x12ec>
800060da:	ee ca ff ff 	sub	r10,r7,-1
800060de:	10 37       	cp.w	r7,r8
800060e0:	c0 94       	brge	800060f2 <_vfprintf_r+0x12be>
800060e2:	fa c9 f9 44 	sub	r9,sp,-1724
800060e6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800060ea:	14 97       	mov	r7,r10
800060ec:	ec fb fd 88 	ld.w	r11,r6[-632]
800060f0:	c1 88       	rjmp	80006120 <_vfprintf_r+0x12ec>
800060f2:	41 09       	lddsp	r9,sp[0x40]
800060f4:	59 f8       	cp.w	r8,31
800060f6:	e0 89 00 11 	brgt	80006118 <_vfprintf_r+0x12e4>
800060fa:	f2 cb ff fc 	sub	r11,r9,-4
800060fe:	51 0b       	stdsp	sp[0x40],r11
80006100:	fa c6 f9 44 	sub	r6,sp,-1724
80006104:	72 0b       	ld.w	r11,r9[0x0]
80006106:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000610a:	f3 4b fd 88 	st.w	r9[-632],r11
8000610e:	2f f8       	sub	r8,-1
80006110:	14 97       	mov	r7,r10
80006112:	fb 48 06 b4 	st.w	sp[1716],r8
80006116:	c0 58       	rjmp	80006120 <_vfprintf_r+0x12ec>
80006118:	72 0b       	ld.w	r11,r9[0x0]
8000611a:	14 97       	mov	r7,r10
8000611c:	2f c9       	sub	r9,-4
8000611e:	51 09       	stdsp	sp[0x40],r9
80006120:	50 1b       	stdsp	sp[0x4],r11
80006122:	30 0e       	mov	lr,0
80006124:	30 18       	mov	r8,1
80006126:	50 0e       	stdsp	sp[0x0],lr
80006128:	c2 29       	rjmp	8000636c <_vfprintf_r+0x1538>
8000612a:	50 a7       	stdsp	sp[0x28],r7
8000612c:	50 80       	stdsp	sp[0x20],r0
8000612e:	0c 97       	mov	r7,r6
80006130:	04 94       	mov	r4,r2
80006132:	06 96       	mov	r6,r3
80006134:	02 92       	mov	r2,r1
80006136:	fe cc ac ea 	sub	r12,pc,-21270
8000613a:	40 93       	lddsp	r3,sp[0x24]
8000613c:	10 90       	mov	r0,r8
8000613e:	40 41       	lddsp	r1,sp[0x10]
80006140:	50 dc       	stdsp	sp[0x34],r12
80006142:	ed b5 00 05 	bld	r5,0x5
80006146:	c5 51       	brne	800061f0 <_vfprintf_r+0x13bc>
80006148:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000614c:	40 3b       	lddsp	r11,sp[0xc]
8000614e:	58 0b       	cp.w	r11,0
80006150:	c2 20       	breq	80006194 <_vfprintf_r+0x1360>
80006152:	10 36       	cp.w	r6,r8
80006154:	c0 a4       	brge	80006168 <_vfprintf_r+0x1334>
80006156:	fa ca f9 44 	sub	r10,sp,-1724
8000615a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000615e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006162:	fa e9 00 00 	st.d	sp[0],r8
80006166:	cf 28       	rjmp	8000634a <_vfprintf_r+0x1516>
80006168:	fa c8 f9 50 	sub	r8,sp,-1712
8000616c:	1a d8       	st.w	--sp,r8
8000616e:	fa c8 fa b8 	sub	r8,sp,-1352
80006172:	04 9a       	mov	r10,r2
80006174:	1a d8       	st.w	--sp,r8
80006176:	0c 9b       	mov	r11,r6
80006178:	fa c8 fb b4 	sub	r8,sp,-1100
8000617c:	08 9c       	mov	r12,r4
8000617e:	1a d8       	st.w	--sp,r8
80006180:	fa c8 f9 40 	sub	r8,sp,-1728
80006184:	fa c9 ff b4 	sub	r9,sp,-76
80006188:	fe b0 f4 be 	rcall	80004b04 <get_arg>
8000618c:	2f dd       	sub	sp,-12
8000618e:	f8 ea 00 00 	ld.d	r10,r12[0]
80006192:	c0 c8       	rjmp	800061aa <_vfprintf_r+0x1376>
80006194:	ee ca ff ff 	sub	r10,r7,-1
80006198:	10 37       	cp.w	r7,r8
8000619a:	c0 b4       	brge	800061b0 <_vfprintf_r+0x137c>
8000619c:	fa c9 f9 44 	sub	r9,sp,-1724
800061a0:	14 97       	mov	r7,r10
800061a2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800061a6:	ec ea fd 88 	ld.d	r10,r6[-632]
800061aa:	fa eb 00 00 	st.d	sp[0],r10
800061ae:	cc e8       	rjmp	8000634a <_vfprintf_r+0x1516>
800061b0:	41 09       	lddsp	r9,sp[0x40]
800061b2:	59 f8       	cp.w	r8,31
800061b4:	e0 89 00 16 	brgt	800061e0 <_vfprintf_r+0x13ac>
800061b8:	f2 e6 00 00 	ld.d	r6,r9[0]
800061bc:	f2 cb ff f8 	sub	r11,r9,-8
800061c0:	fa e7 00 00 	st.d	sp[0],r6
800061c4:	51 0b       	stdsp	sp[0x40],r11
800061c6:	fa c6 f9 44 	sub	r6,sp,-1724
800061ca:	ec 08 00 39 	add	r9,r6,r8<<0x3
800061ce:	fa e6 00 00 	ld.d	r6,sp[0]
800061d2:	f2 e7 fd 88 	st.d	r9[-632],r6
800061d6:	2f f8       	sub	r8,-1
800061d8:	14 97       	mov	r7,r10
800061da:	fb 48 06 b4 	st.w	sp[1716],r8
800061de:	cb 68       	rjmp	8000634a <_vfprintf_r+0x1516>
800061e0:	f2 e6 00 00 	ld.d	r6,r9[0]
800061e4:	2f 89       	sub	r9,-8
800061e6:	fa e7 00 00 	st.d	sp[0],r6
800061ea:	51 09       	stdsp	sp[0x40],r9
800061ec:	14 97       	mov	r7,r10
800061ee:	ca e8       	rjmp	8000634a <_vfprintf_r+0x1516>
800061f0:	ed b5 00 04 	bld	r5,0x4
800061f4:	c1 71       	brne	80006222 <_vfprintf_r+0x13ee>
800061f6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800061fa:	40 3e       	lddsp	lr,sp[0xc]
800061fc:	58 0e       	cp.w	lr,0
800061fe:	c0 80       	breq	8000620e <_vfprintf_r+0x13da>
80006200:	10 36       	cp.w	r6,r8
80006202:	c6 94       	brge	800062d4 <_vfprintf_r+0x14a0>
80006204:	fa cc f9 44 	sub	r12,sp,-1724
80006208:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000620c:	c8 28       	rjmp	80006310 <_vfprintf_r+0x14dc>
8000620e:	ee ca ff ff 	sub	r10,r7,-1
80006212:	10 37       	cp.w	r7,r8
80006214:	e0 84 00 81 	brge	80006316 <_vfprintf_r+0x14e2>
80006218:	fa cb f9 44 	sub	r11,sp,-1724
8000621c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006220:	c7 78       	rjmp	8000630e <_vfprintf_r+0x14da>
80006222:	ed b5 00 06 	bld	r5,0x6
80006226:	c4 b1       	brne	800062bc <_vfprintf_r+0x1488>
80006228:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000622c:	40 3c       	lddsp	r12,sp[0xc]
8000622e:	58 0c       	cp.w	r12,0
80006230:	c1 d0       	breq	8000626a <_vfprintf_r+0x1436>
80006232:	10 36       	cp.w	r6,r8
80006234:	c0 64       	brge	80006240 <_vfprintf_r+0x140c>
80006236:	fa cb f9 44 	sub	r11,sp,-1724
8000623a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000623e:	c1 f8       	rjmp	8000627c <_vfprintf_r+0x1448>
80006240:	fa c8 f9 50 	sub	r8,sp,-1712
80006244:	1a d8       	st.w	--sp,r8
80006246:	fa c8 fa b8 	sub	r8,sp,-1352
8000624a:	1a d8       	st.w	--sp,r8
8000624c:	fa c8 fb b4 	sub	r8,sp,-1100
80006250:	1a d8       	st.w	--sp,r8
80006252:	fa c8 f9 40 	sub	r8,sp,-1728
80006256:	fa c9 ff b4 	sub	r9,sp,-76
8000625a:	04 9a       	mov	r10,r2
8000625c:	0c 9b       	mov	r11,r6
8000625e:	08 9c       	mov	r12,r4
80006260:	fe b0 f4 52 	rcall	80004b04 <get_arg>
80006264:	2f dd       	sub	sp,-12
80006266:	98 18       	ld.sh	r8,r12[0x2]
80006268:	c2 78       	rjmp	800062b6 <_vfprintf_r+0x1482>
8000626a:	ee ca ff ff 	sub	r10,r7,-1
8000626e:	10 37       	cp.w	r7,r8
80006270:	c0 a4       	brge	80006284 <_vfprintf_r+0x1450>
80006272:	fa c9 f9 44 	sub	r9,sp,-1724
80006276:	14 97       	mov	r7,r10
80006278:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000627c:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006280:	c1 b8       	rjmp	800062b6 <_vfprintf_r+0x1482>
80006282:	d7 03       	nop
80006284:	41 09       	lddsp	r9,sp[0x40]
80006286:	59 f8       	cp.w	r8,31
80006288:	e0 89 00 13 	brgt	800062ae <_vfprintf_r+0x147a>
8000628c:	f2 cb ff fc 	sub	r11,r9,-4
80006290:	51 0b       	stdsp	sp[0x40],r11
80006292:	72 09       	ld.w	r9,r9[0x0]
80006294:	fa c6 f9 44 	sub	r6,sp,-1724
80006298:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000629c:	2f f8       	sub	r8,-1
8000629e:	f7 49 fd 88 	st.w	r11[-632],r9
800062a2:	fb 48 06 b4 	st.w	sp[1716],r8
800062a6:	14 97       	mov	r7,r10
800062a8:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800062ac:	c0 58       	rjmp	800062b6 <_vfprintf_r+0x1482>
800062ae:	92 18       	ld.sh	r8,r9[0x2]
800062b0:	14 97       	mov	r7,r10
800062b2:	2f c9       	sub	r9,-4
800062b4:	51 09       	stdsp	sp[0x40],r9
800062b6:	5c 78       	castu.h	r8
800062b8:	50 18       	stdsp	sp[0x4],r8
800062ba:	c4 68       	rjmp	80006346 <_vfprintf_r+0x1512>
800062bc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062c0:	40 3c       	lddsp	r12,sp[0xc]
800062c2:	58 0c       	cp.w	r12,0
800062c4:	c1 d0       	breq	800062fe <_vfprintf_r+0x14ca>
800062c6:	10 36       	cp.w	r6,r8
800062c8:	c0 64       	brge	800062d4 <_vfprintf_r+0x14a0>
800062ca:	fa cb f9 44 	sub	r11,sp,-1724
800062ce:	f6 06 00 36 	add	r6,r11,r6<<0x3
800062d2:	c1 f8       	rjmp	80006310 <_vfprintf_r+0x14dc>
800062d4:	fa c8 f9 50 	sub	r8,sp,-1712
800062d8:	1a d8       	st.w	--sp,r8
800062da:	fa c8 fa b8 	sub	r8,sp,-1352
800062de:	0c 9b       	mov	r11,r6
800062e0:	1a d8       	st.w	--sp,r8
800062e2:	fa c8 fb b4 	sub	r8,sp,-1100
800062e6:	04 9a       	mov	r10,r2
800062e8:	1a d8       	st.w	--sp,r8
800062ea:	08 9c       	mov	r12,r4
800062ec:	fa c8 f9 40 	sub	r8,sp,-1728
800062f0:	fa c9 ff b4 	sub	r9,sp,-76
800062f4:	fe b0 f4 08 	rcall	80004b04 <get_arg>
800062f8:	2f dd       	sub	sp,-12
800062fa:	78 0b       	ld.w	r11,r12[0x0]
800062fc:	c2 48       	rjmp	80006344 <_vfprintf_r+0x1510>
800062fe:	ee ca ff ff 	sub	r10,r7,-1
80006302:	10 37       	cp.w	r7,r8
80006304:	c0 94       	brge	80006316 <_vfprintf_r+0x14e2>
80006306:	fa c9 f9 44 	sub	r9,sp,-1724
8000630a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000630e:	14 97       	mov	r7,r10
80006310:	ec fb fd 88 	ld.w	r11,r6[-632]
80006314:	c1 88       	rjmp	80006344 <_vfprintf_r+0x1510>
80006316:	41 09       	lddsp	r9,sp[0x40]
80006318:	59 f8       	cp.w	r8,31
8000631a:	e0 89 00 11 	brgt	8000633c <_vfprintf_r+0x1508>
8000631e:	f2 cb ff fc 	sub	r11,r9,-4
80006322:	51 0b       	stdsp	sp[0x40],r11
80006324:	fa c6 f9 44 	sub	r6,sp,-1724
80006328:	72 0b       	ld.w	r11,r9[0x0]
8000632a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000632e:	f3 4b fd 88 	st.w	r9[-632],r11
80006332:	2f f8       	sub	r8,-1
80006334:	14 97       	mov	r7,r10
80006336:	fb 48 06 b4 	st.w	sp[1716],r8
8000633a:	c0 58       	rjmp	80006344 <_vfprintf_r+0x1510>
8000633c:	72 0b       	ld.w	r11,r9[0x0]
8000633e:	14 97       	mov	r7,r10
80006340:	2f c9       	sub	r9,-4
80006342:	51 09       	stdsp	sp[0x40],r9
80006344:	50 1b       	stdsp	sp[0x4],r11
80006346:	30 0e       	mov	lr,0
80006348:	50 0e       	stdsp	sp[0x0],lr
8000634a:	40 08       	lddsp	r8,sp[0x0]
8000634c:	40 1c       	lddsp	r12,sp[0x4]
8000634e:	18 48       	or	r8,r12
80006350:	5f 19       	srne	r9
80006352:	0a 98       	mov	r8,r5
80006354:	eb e9 00 09 	and	r9,r5,r9
80006358:	a1 b8       	sbr	r8,0x1
8000635a:	58 09       	cp.w	r9,0
8000635c:	c0 70       	breq	8000636a <_vfprintf_r+0x1536>
8000635e:	10 95       	mov	r5,r8
80006360:	fb 60 06 b9 	st.b	sp[1721],r0
80006364:	33 08       	mov	r8,48
80006366:	fb 68 06 b8 	st.b	sp[1720],r8
8000636a:	30 28       	mov	r8,2
8000636c:	30 09       	mov	r9,0
8000636e:	fb 69 06 bb 	st.b	sp[1723],r9
80006372:	0a 99       	mov	r9,r5
80006374:	a7 d9       	cbr	r9,0x7
80006376:	40 2b       	lddsp	r11,sp[0x8]
80006378:	40 16       	lddsp	r6,sp[0x4]
8000637a:	58 0b       	cp.w	r11,0
8000637c:	5f 1a       	srne	r10
8000637e:	f2 05 17 40 	movge	r5,r9
80006382:	fa c2 f9 78 	sub	r2,sp,-1672
80006386:	40 09       	lddsp	r9,sp[0x0]
80006388:	0c 49       	or	r9,r6
8000638a:	5f 19       	srne	r9
8000638c:	f5 e9 10 09 	or	r9,r10,r9
80006390:	c5 c0       	breq	80006448 <_vfprintf_r+0x1614>
80006392:	30 19       	mov	r9,1
80006394:	f2 08 18 00 	cp.b	r8,r9
80006398:	c0 60       	breq	800063a4 <_vfprintf_r+0x1570>
8000639a:	30 29       	mov	r9,2
8000639c:	f2 08 18 00 	cp.b	r8,r9
800063a0:	c0 41       	brne	800063a8 <_vfprintf_r+0x1574>
800063a2:	c3 c8       	rjmp	8000641a <_vfprintf_r+0x15e6>
800063a4:	04 96       	mov	r6,r2
800063a6:	c3 08       	rjmp	80006406 <_vfprintf_r+0x15d2>
800063a8:	04 96       	mov	r6,r2
800063aa:	fa e8 00 00 	ld.d	r8,sp[0]
800063ae:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800063b2:	2d 0a       	sub	r10,-48
800063b4:	0c fa       	st.b	--r6,r10
800063b6:	f0 0b 16 03 	lsr	r11,r8,0x3
800063ba:	f2 0c 16 03 	lsr	r12,r9,0x3
800063be:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
800063c2:	18 99       	mov	r9,r12
800063c4:	16 98       	mov	r8,r11
800063c6:	58 08       	cp.w	r8,0
800063c8:	5c 29       	cpc	r9
800063ca:	cf 21       	brne	800063ae <_vfprintf_r+0x157a>
800063cc:	fa e9 00 00 	st.d	sp[0],r8
800063d0:	ed b5 00 00 	bld	r5,0x0
800063d4:	c4 51       	brne	8000645e <_vfprintf_r+0x162a>
800063d6:	33 09       	mov	r9,48
800063d8:	f2 0a 18 00 	cp.b	r10,r9
800063dc:	c4 10       	breq	8000645e <_vfprintf_r+0x162a>
800063de:	0c f9       	st.b	--r6,r9
800063e0:	c3 f8       	rjmp	8000645e <_vfprintf_r+0x162a>
800063e2:	fa ea 00 00 	ld.d	r10,sp[0]
800063e6:	30 a8       	mov	r8,10
800063e8:	30 09       	mov	r9,0
800063ea:	e0 a0 1c ff 	rcall	80009de8 <__avr32_umod64>
800063ee:	30 a8       	mov	r8,10
800063f0:	2d 0a       	sub	r10,-48
800063f2:	30 09       	mov	r9,0
800063f4:	ac 8a       	st.b	r6[0x0],r10
800063f6:	fa ea 00 00 	ld.d	r10,sp[0]
800063fa:	fe b0 f1 93 	rcall	80004720 <__avr32_udiv64>
800063fe:	16 99       	mov	r9,r11
80006400:	14 98       	mov	r8,r10
80006402:	fa e9 00 00 	st.d	sp[0],r8
80006406:	20 16       	sub	r6,1
80006408:	fa ea 00 00 	ld.d	r10,sp[0]
8000640c:	58 9a       	cp.w	r10,9
8000640e:	5c 2b       	cpc	r11
80006410:	fe 9b ff e9 	brhi	800063e2 <_vfprintf_r+0x15ae>
80006414:	1b f8       	ld.ub	r8,sp[0x7]
80006416:	2d 08       	sub	r8,-48
80006418:	c2 08       	rjmp	80006458 <_vfprintf_r+0x1624>
8000641a:	04 96       	mov	r6,r2
8000641c:	fa e8 00 00 	ld.d	r8,sp[0]
80006420:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80006424:	40 de       	lddsp	lr,sp[0x34]
80006426:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000642a:	0c fa       	st.b	--r6,r10
8000642c:	f2 0b 16 04 	lsr	r11,r9,0x4
80006430:	f0 0a 16 04 	lsr	r10,r8,0x4
80006434:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80006438:	16 99       	mov	r9,r11
8000643a:	14 98       	mov	r8,r10
8000643c:	58 08       	cp.w	r8,0
8000643e:	5c 29       	cpc	r9
80006440:	cf 01       	brne	80006420 <_vfprintf_r+0x15ec>
80006442:	fa e9 00 00 	st.d	sp[0],r8
80006446:	c0 c8       	rjmp	8000645e <_vfprintf_r+0x162a>
80006448:	58 08       	cp.w	r8,0
8000644a:	c0 91       	brne	8000645c <_vfprintf_r+0x1628>
8000644c:	ed b5 00 00 	bld	r5,0x0
80006450:	c0 61       	brne	8000645c <_vfprintf_r+0x1628>
80006452:	fa c6 f9 79 	sub	r6,sp,-1671
80006456:	33 08       	mov	r8,48
80006458:	ac 88       	st.b	r6[0x0],r8
8000645a:	c0 28       	rjmp	8000645e <_vfprintf_r+0x162a>
8000645c:	04 96       	mov	r6,r2
8000645e:	0c 12       	sub	r2,r6
80006460:	c1 c8       	rjmp	80006498 <_vfprintf_r+0x1664>
80006462:	50 a7       	stdsp	sp[0x28],r7
80006464:	50 80       	stdsp	sp[0x20],r0
80006466:	40 93       	lddsp	r3,sp[0x24]
80006468:	0c 97       	mov	r7,r6
8000646a:	10 90       	mov	r0,r8
8000646c:	04 94       	mov	r4,r2
8000646e:	40 41       	lddsp	r1,sp[0x10]
80006470:	58 08       	cp.w	r8,0
80006472:	e0 80 04 4f 	breq	80006d10 <_vfprintf_r+0x1edc>
80006476:	fb 68 06 60 	st.b	sp[1632],r8
8000647a:	30 0c       	mov	r12,0
8000647c:	30 08       	mov	r8,0
8000647e:	30 12       	mov	r2,1
80006480:	fb 68 06 bb 	st.b	sp[1723],r8
80006484:	50 2c       	stdsp	sp[0x8],r12
80006486:	fa c6 f9 a0 	sub	r6,sp,-1632
8000648a:	c0 78       	rjmp	80006498 <_vfprintf_r+0x1664>
8000648c:	30 0b       	mov	r11,0
8000648e:	50 2b       	stdsp	sp[0x8],r11
80006490:	c0 48       	rjmp	80006498 <_vfprintf_r+0x1664>
80006492:	40 22       	lddsp	r2,sp[0x8]
80006494:	30 0a       	mov	r10,0
80006496:	50 2a       	stdsp	sp[0x8],r10
80006498:	40 29       	lddsp	r9,sp[0x8]
8000649a:	e4 09 0c 49 	max	r9,r2,r9
8000649e:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800064a2:	50 39       	stdsp	sp[0xc],r9
800064a4:	0a 9e       	mov	lr,r5
800064a6:	30 09       	mov	r9,0
800064a8:	e2 1e 00 02 	andl	lr,0x2,COH
800064ac:	f2 08 18 00 	cp.b	r8,r9
800064b0:	fb f8 10 03 	ld.wne	r8,sp[0xc]
800064b4:	f7 b8 01 ff 	subne	r8,-1
800064b8:	fb f8 1a 03 	st.wne	sp[0xc],r8
800064bc:	0a 9b       	mov	r11,r5
800064be:	58 0e       	cp.w	lr,0
800064c0:	fb fc 10 03 	ld.wne	r12,sp[0xc]
800064c4:	f7 bc 01 fe 	subne	r12,-2
800064c8:	fb fc 1a 03 	st.wne	sp[0xc],r12
800064cc:	e2 1b 00 84 	andl	r11,0x84,COH
800064d0:	50 fe       	stdsp	sp[0x3c],lr
800064d2:	50 9b       	stdsp	sp[0x24],r11
800064d4:	c4 71       	brne	80006562 <_vfprintf_r+0x172e>
800064d6:	40 8a       	lddsp	r10,sp[0x20]
800064d8:	40 39       	lddsp	r9,sp[0xc]
800064da:	12 1a       	sub	r10,r9
800064dc:	50 4a       	stdsp	sp[0x10],r10
800064de:	58 0a       	cp.w	r10,0
800064e0:	e0 89 00 20 	brgt	80006520 <_vfprintf_r+0x16ec>
800064e4:	c3 f8       	rjmp	80006562 <_vfprintf_r+0x172e>
800064e6:	2f 09       	sub	r9,-16
800064e8:	2f f8       	sub	r8,-1
800064ea:	fe ce b0 86 	sub	lr,pc,-20346
800064ee:	31 0c       	mov	r12,16
800064f0:	fb 49 06 90 	st.w	sp[1680],r9
800064f4:	87 0e       	st.w	r3[0x0],lr
800064f6:	87 1c       	st.w	r3[0x4],r12
800064f8:	fb 48 06 8c 	st.w	sp[1676],r8
800064fc:	58 78       	cp.w	r8,7
800064fe:	e0 89 00 04 	brgt	80006506 <_vfprintf_r+0x16d2>
80006502:	2f 83       	sub	r3,-8
80006504:	c0 b8       	rjmp	8000651a <_vfprintf_r+0x16e6>
80006506:	fa ca f9 78 	sub	r10,sp,-1672
8000650a:	02 9b       	mov	r11,r1
8000650c:	08 9c       	mov	r12,r4
8000650e:	fe b0 f4 85 	rcall	80004e18 <__sprint_r>
80006512:	e0 81 04 10 	brne	80006d32 <_vfprintf_r+0x1efe>
80006516:	fa c3 f9 e0 	sub	r3,sp,-1568
8000651a:	40 4b       	lddsp	r11,sp[0x10]
8000651c:	21 0b       	sub	r11,16
8000651e:	50 4b       	stdsp	sp[0x10],r11
80006520:	fa f9 06 90 	ld.w	r9,sp[1680]
80006524:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006528:	fe ca b0 c4 	sub	r10,pc,-20284
8000652c:	40 4e       	lddsp	lr,sp[0x10]
8000652e:	59 0e       	cp.w	lr,16
80006530:	fe 99 ff db 	brgt	800064e6 <_vfprintf_r+0x16b2>
80006534:	1c 09       	add	r9,lr
80006536:	2f f8       	sub	r8,-1
80006538:	87 0a       	st.w	r3[0x0],r10
8000653a:	fb 49 06 90 	st.w	sp[1680],r9
8000653e:	87 1e       	st.w	r3[0x4],lr
80006540:	fb 48 06 8c 	st.w	sp[1676],r8
80006544:	58 78       	cp.w	r8,7
80006546:	e0 89 00 04 	brgt	8000654e <_vfprintf_r+0x171a>
8000654a:	2f 83       	sub	r3,-8
8000654c:	c0 b8       	rjmp	80006562 <_vfprintf_r+0x172e>
8000654e:	fa ca f9 78 	sub	r10,sp,-1672
80006552:	02 9b       	mov	r11,r1
80006554:	08 9c       	mov	r12,r4
80006556:	fe b0 f4 61 	rcall	80004e18 <__sprint_r>
8000655a:	e0 81 03 ec 	brne	80006d32 <_vfprintf_r+0x1efe>
8000655e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006562:	30 09       	mov	r9,0
80006564:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006568:	f2 08 18 00 	cp.b	r8,r9
8000656c:	c1 f0       	breq	800065aa <_vfprintf_r+0x1776>
8000656e:	fa f8 06 90 	ld.w	r8,sp[1680]
80006572:	fa c9 f9 45 	sub	r9,sp,-1723
80006576:	2f f8       	sub	r8,-1
80006578:	87 09       	st.w	r3[0x0],r9
8000657a:	fb 48 06 90 	st.w	sp[1680],r8
8000657e:	30 19       	mov	r9,1
80006580:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006584:	87 19       	st.w	r3[0x4],r9
80006586:	2f f8       	sub	r8,-1
80006588:	fb 48 06 8c 	st.w	sp[1676],r8
8000658c:	58 78       	cp.w	r8,7
8000658e:	e0 89 00 04 	brgt	80006596 <_vfprintf_r+0x1762>
80006592:	2f 83       	sub	r3,-8
80006594:	c0 b8       	rjmp	800065aa <_vfprintf_r+0x1776>
80006596:	fa ca f9 78 	sub	r10,sp,-1672
8000659a:	02 9b       	mov	r11,r1
8000659c:	08 9c       	mov	r12,r4
8000659e:	fe b0 f4 3d 	rcall	80004e18 <__sprint_r>
800065a2:	e0 81 03 c8 	brne	80006d32 <_vfprintf_r+0x1efe>
800065a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800065aa:	40 fc       	lddsp	r12,sp[0x3c]
800065ac:	58 0c       	cp.w	r12,0
800065ae:	c1 f0       	breq	800065ec <_vfprintf_r+0x17b8>
800065b0:	fa f8 06 90 	ld.w	r8,sp[1680]
800065b4:	fa c9 f9 48 	sub	r9,sp,-1720
800065b8:	2f e8       	sub	r8,-2
800065ba:	87 09       	st.w	r3[0x0],r9
800065bc:	fb 48 06 90 	st.w	sp[1680],r8
800065c0:	30 29       	mov	r9,2
800065c2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800065c6:	87 19       	st.w	r3[0x4],r9
800065c8:	2f f8       	sub	r8,-1
800065ca:	fb 48 06 8c 	st.w	sp[1676],r8
800065ce:	58 78       	cp.w	r8,7
800065d0:	e0 89 00 04 	brgt	800065d8 <_vfprintf_r+0x17a4>
800065d4:	2f 83       	sub	r3,-8
800065d6:	c0 b8       	rjmp	800065ec <_vfprintf_r+0x17b8>
800065d8:	fa ca f9 78 	sub	r10,sp,-1672
800065dc:	02 9b       	mov	r11,r1
800065de:	08 9c       	mov	r12,r4
800065e0:	fe b0 f4 1c 	rcall	80004e18 <__sprint_r>
800065e4:	e0 81 03 a7 	brne	80006d32 <_vfprintf_r+0x1efe>
800065e8:	fa c3 f9 e0 	sub	r3,sp,-1568
800065ec:	40 9b       	lddsp	r11,sp[0x24]
800065ee:	e0 4b 00 80 	cp.w	r11,128
800065f2:	c4 71       	brne	80006680 <_vfprintf_r+0x184c>
800065f4:	40 8a       	lddsp	r10,sp[0x20]
800065f6:	40 39       	lddsp	r9,sp[0xc]
800065f8:	12 1a       	sub	r10,r9
800065fa:	50 4a       	stdsp	sp[0x10],r10
800065fc:	58 0a       	cp.w	r10,0
800065fe:	e0 89 00 20 	brgt	8000663e <_vfprintf_r+0x180a>
80006602:	c3 f8       	rjmp	80006680 <_vfprintf_r+0x184c>
80006604:	2f 09       	sub	r9,-16
80006606:	2f f8       	sub	r8,-1
80006608:	fe ce b1 94 	sub	lr,pc,-20076
8000660c:	31 0c       	mov	r12,16
8000660e:	fb 49 06 90 	st.w	sp[1680],r9
80006612:	87 0e       	st.w	r3[0x0],lr
80006614:	87 1c       	st.w	r3[0x4],r12
80006616:	fb 48 06 8c 	st.w	sp[1676],r8
8000661a:	58 78       	cp.w	r8,7
8000661c:	e0 89 00 04 	brgt	80006624 <_vfprintf_r+0x17f0>
80006620:	2f 83       	sub	r3,-8
80006622:	c0 b8       	rjmp	80006638 <_vfprintf_r+0x1804>
80006624:	fa ca f9 78 	sub	r10,sp,-1672
80006628:	02 9b       	mov	r11,r1
8000662a:	08 9c       	mov	r12,r4
8000662c:	fe b0 f3 f6 	rcall	80004e18 <__sprint_r>
80006630:	e0 81 03 81 	brne	80006d32 <_vfprintf_r+0x1efe>
80006634:	fa c3 f9 e0 	sub	r3,sp,-1568
80006638:	40 4b       	lddsp	r11,sp[0x10]
8000663a:	21 0b       	sub	r11,16
8000663c:	50 4b       	stdsp	sp[0x10],r11
8000663e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006642:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006646:	fe ca b1 d2 	sub	r10,pc,-20014
8000664a:	40 4e       	lddsp	lr,sp[0x10]
8000664c:	59 0e       	cp.w	lr,16
8000664e:	fe 99 ff db 	brgt	80006604 <_vfprintf_r+0x17d0>
80006652:	1c 09       	add	r9,lr
80006654:	2f f8       	sub	r8,-1
80006656:	87 0a       	st.w	r3[0x0],r10
80006658:	fb 49 06 90 	st.w	sp[1680],r9
8000665c:	87 1e       	st.w	r3[0x4],lr
8000665e:	fb 48 06 8c 	st.w	sp[1676],r8
80006662:	58 78       	cp.w	r8,7
80006664:	e0 89 00 04 	brgt	8000666c <_vfprintf_r+0x1838>
80006668:	2f 83       	sub	r3,-8
8000666a:	c0 b8       	rjmp	80006680 <_vfprintf_r+0x184c>
8000666c:	fa ca f9 78 	sub	r10,sp,-1672
80006670:	02 9b       	mov	r11,r1
80006672:	08 9c       	mov	r12,r4
80006674:	fe b0 f3 d2 	rcall	80004e18 <__sprint_r>
80006678:	e0 81 03 5d 	brne	80006d32 <_vfprintf_r+0x1efe>
8000667c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006680:	40 2c       	lddsp	r12,sp[0x8]
80006682:	04 1c       	sub	r12,r2
80006684:	50 2c       	stdsp	sp[0x8],r12
80006686:	58 0c       	cp.w	r12,0
80006688:	e0 89 00 20 	brgt	800066c8 <_vfprintf_r+0x1894>
8000668c:	c3 f8       	rjmp	8000670a <_vfprintf_r+0x18d6>
8000668e:	2f 09       	sub	r9,-16
80006690:	2f f8       	sub	r8,-1
80006692:	fe cb b2 1e 	sub	r11,pc,-19938
80006696:	31 0a       	mov	r10,16
80006698:	fb 49 06 90 	st.w	sp[1680],r9
8000669c:	87 0b       	st.w	r3[0x0],r11
8000669e:	87 1a       	st.w	r3[0x4],r10
800066a0:	fb 48 06 8c 	st.w	sp[1676],r8
800066a4:	58 78       	cp.w	r8,7
800066a6:	e0 89 00 04 	brgt	800066ae <_vfprintf_r+0x187a>
800066aa:	2f 83       	sub	r3,-8
800066ac:	c0 b8       	rjmp	800066c2 <_vfprintf_r+0x188e>
800066ae:	fa ca f9 78 	sub	r10,sp,-1672
800066b2:	02 9b       	mov	r11,r1
800066b4:	08 9c       	mov	r12,r4
800066b6:	fe b0 f3 b1 	rcall	80004e18 <__sprint_r>
800066ba:	e0 81 03 3c 	brne	80006d32 <_vfprintf_r+0x1efe>
800066be:	fa c3 f9 e0 	sub	r3,sp,-1568
800066c2:	40 29       	lddsp	r9,sp[0x8]
800066c4:	21 09       	sub	r9,16
800066c6:	50 29       	stdsp	sp[0x8],r9
800066c8:	fa f9 06 90 	ld.w	r9,sp[1680]
800066cc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800066d0:	fe ca b2 5c 	sub	r10,pc,-19876
800066d4:	40 2e       	lddsp	lr,sp[0x8]
800066d6:	59 0e       	cp.w	lr,16
800066d8:	fe 99 ff db 	brgt	8000668e <_vfprintf_r+0x185a>
800066dc:	1c 09       	add	r9,lr
800066de:	2f f8       	sub	r8,-1
800066e0:	87 0a       	st.w	r3[0x0],r10
800066e2:	fb 49 06 90 	st.w	sp[1680],r9
800066e6:	87 1e       	st.w	r3[0x4],lr
800066e8:	fb 48 06 8c 	st.w	sp[1676],r8
800066ec:	58 78       	cp.w	r8,7
800066ee:	e0 89 00 04 	brgt	800066f6 <_vfprintf_r+0x18c2>
800066f2:	2f 83       	sub	r3,-8
800066f4:	c0 b8       	rjmp	8000670a <_vfprintf_r+0x18d6>
800066f6:	fa ca f9 78 	sub	r10,sp,-1672
800066fa:	02 9b       	mov	r11,r1
800066fc:	08 9c       	mov	r12,r4
800066fe:	fe b0 f3 8d 	rcall	80004e18 <__sprint_r>
80006702:	e0 81 03 18 	brne	80006d32 <_vfprintf_r+0x1efe>
80006706:	fa c3 f9 e0 	sub	r3,sp,-1568
8000670a:	ed b5 00 08 	bld	r5,0x8
8000670e:	c0 b0       	breq	80006724 <_vfprintf_r+0x18f0>
80006710:	fa f8 06 90 	ld.w	r8,sp[1680]
80006714:	87 12       	st.w	r3[0x4],r2
80006716:	87 06       	st.w	r3[0x0],r6
80006718:	f0 02 00 02 	add	r2,r8,r2
8000671c:	fb 42 06 90 	st.w	sp[1680],r2
80006720:	e0 8f 01 d4 	bral	80006ac8 <_vfprintf_r+0x1c94>
80006724:	e0 40 00 65 	cp.w	r0,101
80006728:	e0 8a 01 d6 	brle	80006ad4 <_vfprintf_r+0x1ca0>
8000672c:	30 08       	mov	r8,0
8000672e:	30 09       	mov	r9,0
80006730:	40 5b       	lddsp	r11,sp[0x14]
80006732:	40 7a       	lddsp	r10,sp[0x1c]
80006734:	e0 a0 19 53 	rcall	800099da <__avr32_f64_cmp_eq>
80006738:	c7 90       	breq	8000682a <_vfprintf_r+0x19f6>
8000673a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000673e:	fe c9 b2 de 	sub	r9,pc,-19746
80006742:	2f f8       	sub	r8,-1
80006744:	87 09       	st.w	r3[0x0],r9
80006746:	fb 48 06 90 	st.w	sp[1680],r8
8000674a:	30 19       	mov	r9,1
8000674c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006750:	87 19       	st.w	r3[0x4],r9
80006752:	2f f8       	sub	r8,-1
80006754:	fb 48 06 8c 	st.w	sp[1676],r8
80006758:	58 78       	cp.w	r8,7
8000675a:	e0 89 00 05 	brgt	80006764 <_vfprintf_r+0x1930>
8000675e:	2f 83       	sub	r3,-8
80006760:	c0 c8       	rjmp	80006778 <_vfprintf_r+0x1944>
80006762:	d7 03       	nop
80006764:	fa ca f9 78 	sub	r10,sp,-1672
80006768:	02 9b       	mov	r11,r1
8000676a:	08 9c       	mov	r12,r4
8000676c:	fe b0 f3 56 	rcall	80004e18 <__sprint_r>
80006770:	e0 81 02 e1 	brne	80006d32 <_vfprintf_r+0x1efe>
80006774:	fa c3 f9 e0 	sub	r3,sp,-1568
80006778:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000677c:	40 6c       	lddsp	r12,sp[0x18]
8000677e:	18 38       	cp.w	r8,r12
80006780:	c0 55       	brlt	8000678a <_vfprintf_r+0x1956>
80006782:	ed b5 00 00 	bld	r5,0x0
80006786:	e0 81 02 6b 	brne	80006c5c <_vfprintf_r+0x1e28>
8000678a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000678e:	2f f8       	sub	r8,-1
80006790:	40 cb       	lddsp	r11,sp[0x30]
80006792:	fb 48 06 90 	st.w	sp[1680],r8
80006796:	30 19       	mov	r9,1
80006798:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000679c:	87 0b       	st.w	r3[0x0],r11
8000679e:	2f f8       	sub	r8,-1
800067a0:	87 19       	st.w	r3[0x4],r9
800067a2:	fb 48 06 8c 	st.w	sp[1676],r8
800067a6:	58 78       	cp.w	r8,7
800067a8:	e0 89 00 04 	brgt	800067b0 <_vfprintf_r+0x197c>
800067ac:	2f 83       	sub	r3,-8
800067ae:	c0 b8       	rjmp	800067c4 <_vfprintf_r+0x1990>
800067b0:	fa ca f9 78 	sub	r10,sp,-1672
800067b4:	02 9b       	mov	r11,r1
800067b6:	08 9c       	mov	r12,r4
800067b8:	fe b0 f3 30 	rcall	80004e18 <__sprint_r>
800067bc:	e0 81 02 bb 	brne	80006d32 <_vfprintf_r+0x1efe>
800067c0:	fa c3 f9 e0 	sub	r3,sp,-1568
800067c4:	40 66       	lddsp	r6,sp[0x18]
800067c6:	20 16       	sub	r6,1
800067c8:	58 06       	cp.w	r6,0
800067ca:	e0 89 00 1d 	brgt	80006804 <_vfprintf_r+0x19d0>
800067ce:	e0 8f 02 47 	bral	80006c5c <_vfprintf_r+0x1e28>
800067d2:	2f 09       	sub	r9,-16
800067d4:	2f f8       	sub	r8,-1
800067d6:	fb 49 06 90 	st.w	sp[1680],r9
800067da:	87 02       	st.w	r3[0x0],r2
800067dc:	87 10       	st.w	r3[0x4],r0
800067de:	fb 48 06 8c 	st.w	sp[1676],r8
800067e2:	58 78       	cp.w	r8,7
800067e4:	e0 89 00 04 	brgt	800067ec <_vfprintf_r+0x19b8>
800067e8:	2f 83       	sub	r3,-8
800067ea:	c0 b8       	rjmp	80006800 <_vfprintf_r+0x19cc>
800067ec:	fa ca f9 78 	sub	r10,sp,-1672
800067f0:	02 9b       	mov	r11,r1
800067f2:	08 9c       	mov	r12,r4
800067f4:	fe b0 f3 12 	rcall	80004e18 <__sprint_r>
800067f8:	e0 81 02 9d 	brne	80006d32 <_vfprintf_r+0x1efe>
800067fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80006800:	21 06       	sub	r6,16
80006802:	c0 48       	rjmp	8000680a <_vfprintf_r+0x19d6>
80006804:	fe c2 b3 90 	sub	r2,pc,-19568
80006808:	31 00       	mov	r0,16
8000680a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000680e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006812:	fe ca b3 9e 	sub	r10,pc,-19554
80006816:	59 06       	cp.w	r6,16
80006818:	fe 99 ff dd 	brgt	800067d2 <_vfprintf_r+0x199e>
8000681c:	0c 09       	add	r9,r6
8000681e:	87 0a       	st.w	r3[0x0],r10
80006820:	fb 49 06 90 	st.w	sp[1680],r9
80006824:	2f f8       	sub	r8,-1
80006826:	87 16       	st.w	r3[0x4],r6
80006828:	c5 39       	rjmp	80006ace <_vfprintf_r+0x1c9a>
8000682a:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000682e:	58 0a       	cp.w	r10,0
80006830:	e0 89 00 92 	brgt	80006954 <_vfprintf_r+0x1b20>
80006834:	fa f8 06 90 	ld.w	r8,sp[1680]
80006838:	fe c9 b3 d8 	sub	r9,pc,-19496
8000683c:	2f f8       	sub	r8,-1
8000683e:	87 09       	st.w	r3[0x0],r9
80006840:	fb 48 06 90 	st.w	sp[1680],r8
80006844:	30 19       	mov	r9,1
80006846:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000684a:	87 19       	st.w	r3[0x4],r9
8000684c:	2f f8       	sub	r8,-1
8000684e:	fb 48 06 8c 	st.w	sp[1676],r8
80006852:	58 78       	cp.w	r8,7
80006854:	e0 89 00 04 	brgt	8000685c <_vfprintf_r+0x1a28>
80006858:	2f 83       	sub	r3,-8
8000685a:	c0 b8       	rjmp	80006870 <_vfprintf_r+0x1a3c>
8000685c:	fa ca f9 78 	sub	r10,sp,-1672
80006860:	02 9b       	mov	r11,r1
80006862:	08 9c       	mov	r12,r4
80006864:	fe b0 f2 da 	rcall	80004e18 <__sprint_r>
80006868:	e0 81 02 65 	brne	80006d32 <_vfprintf_r+0x1efe>
8000686c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006870:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006874:	58 08       	cp.w	r8,0
80006876:	c0 81       	brne	80006886 <_vfprintf_r+0x1a52>
80006878:	40 6a       	lddsp	r10,sp[0x18]
8000687a:	58 0a       	cp.w	r10,0
8000687c:	c0 51       	brne	80006886 <_vfprintf_r+0x1a52>
8000687e:	ed b5 00 00 	bld	r5,0x0
80006882:	e0 81 01 ed 	brne	80006c5c <_vfprintf_r+0x1e28>
80006886:	40 c9       	lddsp	r9,sp[0x30]
80006888:	fa f8 06 90 	ld.w	r8,sp[1680]
8000688c:	2f f8       	sub	r8,-1
8000688e:	87 09       	st.w	r3[0x0],r9
80006890:	fb 48 06 90 	st.w	sp[1680],r8
80006894:	30 19       	mov	r9,1
80006896:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000689a:	87 19       	st.w	r3[0x4],r9
8000689c:	2f f8       	sub	r8,-1
8000689e:	fb 48 06 8c 	st.w	sp[1676],r8
800068a2:	58 78       	cp.w	r8,7
800068a4:	e0 89 00 04 	brgt	800068ac <_vfprintf_r+0x1a78>
800068a8:	2f 83       	sub	r3,-8
800068aa:	c0 b8       	rjmp	800068c0 <_vfprintf_r+0x1a8c>
800068ac:	fa ca f9 78 	sub	r10,sp,-1672
800068b0:	02 9b       	mov	r11,r1
800068b2:	08 9c       	mov	r12,r4
800068b4:	fe b0 f2 b2 	rcall	80004e18 <__sprint_r>
800068b8:	e0 81 02 3d 	brne	80006d32 <_vfprintf_r+0x1efe>
800068bc:	fa c3 f9 e0 	sub	r3,sp,-1568
800068c0:	fa f2 06 ac 	ld.w	r2,sp[1708]
800068c4:	5c 32       	neg	r2
800068c6:	58 02       	cp.w	r2,0
800068c8:	e0 89 00 1d 	brgt	80006902 <_vfprintf_r+0x1ace>
800068cc:	c3 d8       	rjmp	80006946 <_vfprintf_r+0x1b12>
800068ce:	2f 09       	sub	r9,-16
800068d0:	2f f8       	sub	r8,-1
800068d2:	31 0e       	mov	lr,16
800068d4:	fb 49 06 90 	st.w	sp[1680],r9
800068d8:	87 00       	st.w	r3[0x0],r0
800068da:	87 1e       	st.w	r3[0x4],lr
800068dc:	fb 48 06 8c 	st.w	sp[1676],r8
800068e0:	58 78       	cp.w	r8,7
800068e2:	e0 89 00 04 	brgt	800068ea <_vfprintf_r+0x1ab6>
800068e6:	2f 83       	sub	r3,-8
800068e8:	c0 b8       	rjmp	800068fe <_vfprintf_r+0x1aca>
800068ea:	fa ca f9 78 	sub	r10,sp,-1672
800068ee:	02 9b       	mov	r11,r1
800068f0:	08 9c       	mov	r12,r4
800068f2:	fe b0 f2 93 	rcall	80004e18 <__sprint_r>
800068f6:	e0 81 02 1e 	brne	80006d32 <_vfprintf_r+0x1efe>
800068fa:	fa c3 f9 e0 	sub	r3,sp,-1568
800068fe:	21 02       	sub	r2,16
80006900:	c0 38       	rjmp	80006906 <_vfprintf_r+0x1ad2>
80006902:	fe c0 b4 8e 	sub	r0,pc,-19314
80006906:	fa f9 06 90 	ld.w	r9,sp[1680]
8000690a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000690e:	fe ca b4 9a 	sub	r10,pc,-19302
80006912:	59 02       	cp.w	r2,16
80006914:	fe 99 ff dd 	brgt	800068ce <_vfprintf_r+0x1a9a>
80006918:	04 09       	add	r9,r2
8000691a:	2f f8       	sub	r8,-1
8000691c:	87 0a       	st.w	r3[0x0],r10
8000691e:	fb 49 06 90 	st.w	sp[1680],r9
80006922:	87 12       	st.w	r3[0x4],r2
80006924:	fb 48 06 8c 	st.w	sp[1676],r8
80006928:	58 78       	cp.w	r8,7
8000692a:	e0 89 00 04 	brgt	80006932 <_vfprintf_r+0x1afe>
8000692e:	2f 83       	sub	r3,-8
80006930:	c0 b8       	rjmp	80006946 <_vfprintf_r+0x1b12>
80006932:	fa ca f9 78 	sub	r10,sp,-1672
80006936:	02 9b       	mov	r11,r1
80006938:	08 9c       	mov	r12,r4
8000693a:	fe b0 f2 6f 	rcall	80004e18 <__sprint_r>
8000693e:	e0 81 01 fa 	brne	80006d32 <_vfprintf_r+0x1efe>
80006942:	fa c3 f9 e0 	sub	r3,sp,-1568
80006946:	40 6c       	lddsp	r12,sp[0x18]
80006948:	fa f8 06 90 	ld.w	r8,sp[1680]
8000694c:	87 06       	st.w	r3[0x0],r6
8000694e:	87 1c       	st.w	r3[0x4],r12
80006950:	18 08       	add	r8,r12
80006952:	cb 98       	rjmp	80006ac4 <_vfprintf_r+0x1c90>
80006954:	fa f9 06 90 	ld.w	r9,sp[1680]
80006958:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000695c:	40 6b       	lddsp	r11,sp[0x18]
8000695e:	16 3a       	cp.w	r10,r11
80006960:	c6 f5       	brlt	80006a3e <_vfprintf_r+0x1c0a>
80006962:	16 09       	add	r9,r11
80006964:	2f f8       	sub	r8,-1
80006966:	87 06       	st.w	r3[0x0],r6
80006968:	fb 49 06 90 	st.w	sp[1680],r9
8000696c:	87 1b       	st.w	r3[0x4],r11
8000696e:	fb 48 06 8c 	st.w	sp[1676],r8
80006972:	58 78       	cp.w	r8,7
80006974:	e0 89 00 04 	brgt	8000697c <_vfprintf_r+0x1b48>
80006978:	2f 83       	sub	r3,-8
8000697a:	c0 b8       	rjmp	80006990 <_vfprintf_r+0x1b5c>
8000697c:	fa ca f9 78 	sub	r10,sp,-1672
80006980:	02 9b       	mov	r11,r1
80006982:	08 9c       	mov	r12,r4
80006984:	fe b0 f2 4a 	rcall	80004e18 <__sprint_r>
80006988:	e0 81 01 d5 	brne	80006d32 <_vfprintf_r+0x1efe>
8000698c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006990:	fa f6 06 ac 	ld.w	r6,sp[1708]
80006994:	40 6a       	lddsp	r10,sp[0x18]
80006996:	14 16       	sub	r6,r10
80006998:	58 06       	cp.w	r6,0
8000699a:	e0 89 00 1c 	brgt	800069d2 <_vfprintf_r+0x1b9e>
8000699e:	c3 d8       	rjmp	80006a18 <_vfprintf_r+0x1be4>
800069a0:	2f 09       	sub	r9,-16
800069a2:	2f f8       	sub	r8,-1
800069a4:	fb 49 06 90 	st.w	sp[1680],r9
800069a8:	87 02       	st.w	r3[0x0],r2
800069aa:	87 10       	st.w	r3[0x4],r0
800069ac:	fb 48 06 8c 	st.w	sp[1676],r8
800069b0:	58 78       	cp.w	r8,7
800069b2:	e0 89 00 04 	brgt	800069ba <_vfprintf_r+0x1b86>
800069b6:	2f 83       	sub	r3,-8
800069b8:	c0 b8       	rjmp	800069ce <_vfprintf_r+0x1b9a>
800069ba:	fa ca f9 78 	sub	r10,sp,-1672
800069be:	02 9b       	mov	r11,r1
800069c0:	08 9c       	mov	r12,r4
800069c2:	fe b0 f2 2b 	rcall	80004e18 <__sprint_r>
800069c6:	e0 81 01 b6 	brne	80006d32 <_vfprintf_r+0x1efe>
800069ca:	fa c3 f9 e0 	sub	r3,sp,-1568
800069ce:	21 06       	sub	r6,16
800069d0:	c0 48       	rjmp	800069d8 <_vfprintf_r+0x1ba4>
800069d2:	fe c2 b5 5e 	sub	r2,pc,-19106
800069d6:	31 00       	mov	r0,16
800069d8:	fa f9 06 90 	ld.w	r9,sp[1680]
800069dc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800069e0:	fe ca b5 6c 	sub	r10,pc,-19092
800069e4:	59 06       	cp.w	r6,16
800069e6:	fe 99 ff dd 	brgt	800069a0 <_vfprintf_r+0x1b6c>
800069ea:	0c 09       	add	r9,r6
800069ec:	2f f8       	sub	r8,-1
800069ee:	87 0a       	st.w	r3[0x0],r10
800069f0:	fb 49 06 90 	st.w	sp[1680],r9
800069f4:	87 16       	st.w	r3[0x4],r6
800069f6:	fb 48 06 8c 	st.w	sp[1676],r8
800069fa:	58 78       	cp.w	r8,7
800069fc:	e0 89 00 04 	brgt	80006a04 <_vfprintf_r+0x1bd0>
80006a00:	2f 83       	sub	r3,-8
80006a02:	c0 b8       	rjmp	80006a18 <_vfprintf_r+0x1be4>
80006a04:	fa ca f9 78 	sub	r10,sp,-1672
80006a08:	02 9b       	mov	r11,r1
80006a0a:	08 9c       	mov	r12,r4
80006a0c:	fe b0 f2 06 	rcall	80004e18 <__sprint_r>
80006a10:	e0 81 01 91 	brne	80006d32 <_vfprintf_r+0x1efe>
80006a14:	fa c3 f9 e0 	sub	r3,sp,-1568
80006a18:	ed b5 00 00 	bld	r5,0x0
80006a1c:	e0 81 01 20 	brne	80006c5c <_vfprintf_r+0x1e28>
80006a20:	40 c9       	lddsp	r9,sp[0x30]
80006a22:	fa f8 06 90 	ld.w	r8,sp[1680]
80006a26:	2f f8       	sub	r8,-1
80006a28:	87 09       	st.w	r3[0x0],r9
80006a2a:	fb 48 06 90 	st.w	sp[1680],r8
80006a2e:	30 19       	mov	r9,1
80006a30:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006a34:	87 19       	st.w	r3[0x4],r9
80006a36:	2f f8       	sub	r8,-1
80006a38:	fb 48 06 8c 	st.w	sp[1676],r8
80006a3c:	c0 29       	rjmp	80006c40 <_vfprintf_r+0x1e0c>
80006a3e:	14 09       	add	r9,r10
80006a40:	2f f8       	sub	r8,-1
80006a42:	fb 49 06 90 	st.w	sp[1680],r9
80006a46:	87 06       	st.w	r3[0x0],r6
80006a48:	87 1a       	st.w	r3[0x4],r10
80006a4a:	fb 48 06 8c 	st.w	sp[1676],r8
80006a4e:	58 78       	cp.w	r8,7
80006a50:	e0 89 00 04 	brgt	80006a58 <_vfprintf_r+0x1c24>
80006a54:	2f 83       	sub	r3,-8
80006a56:	c0 b8       	rjmp	80006a6c <_vfprintf_r+0x1c38>
80006a58:	fa ca f9 78 	sub	r10,sp,-1672
80006a5c:	02 9b       	mov	r11,r1
80006a5e:	08 9c       	mov	r12,r4
80006a60:	fe b0 f1 dc 	rcall	80004e18 <__sprint_r>
80006a64:	e0 81 01 67 	brne	80006d32 <_vfprintf_r+0x1efe>
80006a68:	fa c3 f9 e0 	sub	r3,sp,-1568
80006a6c:	40 c8       	lddsp	r8,sp[0x30]
80006a6e:	87 08       	st.w	r3[0x0],r8
80006a70:	fa f8 06 90 	ld.w	r8,sp[1680]
80006a74:	2f f8       	sub	r8,-1
80006a76:	30 19       	mov	r9,1
80006a78:	fb 48 06 90 	st.w	sp[1680],r8
80006a7c:	87 19       	st.w	r3[0x4],r9
80006a7e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006a82:	2f f8       	sub	r8,-1
80006a84:	fb 48 06 8c 	st.w	sp[1676],r8
80006a88:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006a8c:	58 78       	cp.w	r8,7
80006a8e:	e0 89 00 04 	brgt	80006a96 <_vfprintf_r+0x1c62>
80006a92:	2f 83       	sub	r3,-8
80006a94:	c0 b8       	rjmp	80006aaa <_vfprintf_r+0x1c76>
80006a96:	fa ca f9 78 	sub	r10,sp,-1672
80006a9a:	02 9b       	mov	r11,r1
80006a9c:	08 9c       	mov	r12,r4
80006a9e:	fe b0 f1 bd 	rcall	80004e18 <__sprint_r>
80006aa2:	e0 81 01 48 	brne	80006d32 <_vfprintf_r+0x1efe>
80006aa6:	fa c3 f9 e0 	sub	r3,sp,-1568
80006aaa:	04 06       	add	r6,r2
80006aac:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006ab0:	87 06       	st.w	r3[0x0],r6
80006ab2:	fa f9 06 90 	ld.w	r9,sp[1680]
80006ab6:	40 66       	lddsp	r6,sp[0x18]
80006ab8:	40 6e       	lddsp	lr,sp[0x18]
80006aba:	10 16       	sub	r6,r8
80006abc:	f2 08 01 08 	sub	r8,r9,r8
80006ac0:	87 16       	st.w	r3[0x4],r6
80006ac2:	1c 08       	add	r8,lr
80006ac4:	fb 48 06 90 	st.w	sp[1680],r8
80006ac8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006acc:	2f f8       	sub	r8,-1
80006ace:	fb 48 06 8c 	st.w	sp[1676],r8
80006ad2:	cb 78       	rjmp	80006c40 <_vfprintf_r+0x1e0c>
80006ad4:	40 6c       	lddsp	r12,sp[0x18]
80006ad6:	58 1c       	cp.w	r12,1
80006ad8:	e0 89 00 06 	brgt	80006ae4 <_vfprintf_r+0x1cb0>
80006adc:	ed b5 00 00 	bld	r5,0x0
80006ae0:	e0 81 00 85 	brne	80006bea <_vfprintf_r+0x1db6>
80006ae4:	fa f8 06 90 	ld.w	r8,sp[1680]
80006ae8:	2f f8       	sub	r8,-1
80006aea:	30 19       	mov	r9,1
80006aec:	fb 48 06 90 	st.w	sp[1680],r8
80006af0:	87 06       	st.w	r3[0x0],r6
80006af2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006af6:	87 19       	st.w	r3[0x4],r9
80006af8:	2f f8       	sub	r8,-1
80006afa:	fb 48 06 8c 	st.w	sp[1676],r8
80006afe:	58 78       	cp.w	r8,7
80006b00:	e0 89 00 04 	brgt	80006b08 <_vfprintf_r+0x1cd4>
80006b04:	2f 83       	sub	r3,-8
80006b06:	c0 b8       	rjmp	80006b1c <_vfprintf_r+0x1ce8>
80006b08:	fa ca f9 78 	sub	r10,sp,-1672
80006b0c:	02 9b       	mov	r11,r1
80006b0e:	08 9c       	mov	r12,r4
80006b10:	fe b0 f1 84 	rcall	80004e18 <__sprint_r>
80006b14:	e0 81 01 0f 	brne	80006d32 <_vfprintf_r+0x1efe>
80006b18:	fa c3 f9 e0 	sub	r3,sp,-1568
80006b1c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006b20:	2f f8       	sub	r8,-1
80006b22:	40 cb       	lddsp	r11,sp[0x30]
80006b24:	fb 48 06 90 	st.w	sp[1680],r8
80006b28:	30 19       	mov	r9,1
80006b2a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006b2e:	87 0b       	st.w	r3[0x0],r11
80006b30:	2f f8       	sub	r8,-1
80006b32:	87 19       	st.w	r3[0x4],r9
80006b34:	fb 48 06 8c 	st.w	sp[1676],r8
80006b38:	58 78       	cp.w	r8,7
80006b3a:	e0 89 00 05 	brgt	80006b44 <_vfprintf_r+0x1d10>
80006b3e:	2f 83       	sub	r3,-8
80006b40:	c0 c8       	rjmp	80006b58 <_vfprintf_r+0x1d24>
80006b42:	d7 03       	nop
80006b44:	fa ca f9 78 	sub	r10,sp,-1672
80006b48:	02 9b       	mov	r11,r1
80006b4a:	08 9c       	mov	r12,r4
80006b4c:	fe b0 f1 66 	rcall	80004e18 <__sprint_r>
80006b50:	e0 81 00 f1 	brne	80006d32 <_vfprintf_r+0x1efe>
80006b54:	fa c3 f9 e0 	sub	r3,sp,-1568
80006b58:	30 08       	mov	r8,0
80006b5a:	30 09       	mov	r9,0
80006b5c:	40 5b       	lddsp	r11,sp[0x14]
80006b5e:	40 7a       	lddsp	r10,sp[0x1c]
80006b60:	e0 a0 17 3d 	rcall	800099da <__avr32_f64_cmp_eq>
80006b64:	40 68       	lddsp	r8,sp[0x18]
80006b66:	20 18       	sub	r8,1
80006b68:	58 0c       	cp.w	r12,0
80006b6a:	c0 d1       	brne	80006b84 <_vfprintf_r+0x1d50>
80006b6c:	2f f6       	sub	r6,-1
80006b6e:	87 18       	st.w	r3[0x4],r8
80006b70:	87 06       	st.w	r3[0x0],r6
80006b72:	fa f6 06 90 	ld.w	r6,sp[1680]
80006b76:	10 06       	add	r6,r8
80006b78:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006b7c:	fb 46 06 90 	st.w	sp[1680],r6
80006b80:	2f f8       	sub	r8,-1
80006b82:	c3 18       	rjmp	80006be4 <_vfprintf_r+0x1db0>
80006b84:	10 96       	mov	r6,r8
80006b86:	58 08       	cp.w	r8,0
80006b88:	e0 89 00 1c 	brgt	80006bc0 <_vfprintf_r+0x1d8c>
80006b8c:	c4 b8       	rjmp	80006c22 <_vfprintf_r+0x1dee>
80006b8e:	2f 09       	sub	r9,-16
80006b90:	2f f8       	sub	r8,-1
80006b92:	fb 49 06 90 	st.w	sp[1680],r9
80006b96:	87 02       	st.w	r3[0x0],r2
80006b98:	87 10       	st.w	r3[0x4],r0
80006b9a:	fb 48 06 8c 	st.w	sp[1676],r8
80006b9e:	58 78       	cp.w	r8,7
80006ba0:	e0 89 00 04 	brgt	80006ba8 <_vfprintf_r+0x1d74>
80006ba4:	2f 83       	sub	r3,-8
80006ba6:	c0 b8       	rjmp	80006bbc <_vfprintf_r+0x1d88>
80006ba8:	fa ca f9 78 	sub	r10,sp,-1672
80006bac:	02 9b       	mov	r11,r1
80006bae:	08 9c       	mov	r12,r4
80006bb0:	fe b0 f1 34 	rcall	80004e18 <__sprint_r>
80006bb4:	e0 81 00 bf 	brne	80006d32 <_vfprintf_r+0x1efe>
80006bb8:	fa c3 f9 e0 	sub	r3,sp,-1568
80006bbc:	21 06       	sub	r6,16
80006bbe:	c0 48       	rjmp	80006bc6 <_vfprintf_r+0x1d92>
80006bc0:	fe c2 b7 4c 	sub	r2,pc,-18612
80006bc4:	31 00       	mov	r0,16
80006bc6:	fa f9 06 90 	ld.w	r9,sp[1680]
80006bca:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006bce:	fe ca b7 5a 	sub	r10,pc,-18598
80006bd2:	59 06       	cp.w	r6,16
80006bd4:	fe 99 ff dd 	brgt	80006b8e <_vfprintf_r+0x1d5a>
80006bd8:	0c 09       	add	r9,r6
80006bda:	87 0a       	st.w	r3[0x0],r10
80006bdc:	fb 49 06 90 	st.w	sp[1680],r9
80006be0:	2f f8       	sub	r8,-1
80006be2:	87 16       	st.w	r3[0x4],r6
80006be4:	fb 48 06 8c 	st.w	sp[1676],r8
80006be8:	c0 e8       	rjmp	80006c04 <_vfprintf_r+0x1dd0>
80006bea:	fa f8 06 90 	ld.w	r8,sp[1680]
80006bee:	2f f8       	sub	r8,-1
80006bf0:	30 19       	mov	r9,1
80006bf2:	fb 48 06 90 	st.w	sp[1680],r8
80006bf6:	87 06       	st.w	r3[0x0],r6
80006bf8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006bfc:	87 19       	st.w	r3[0x4],r9
80006bfe:	2f f8       	sub	r8,-1
80006c00:	fb 48 06 8c 	st.w	sp[1676],r8
80006c04:	58 78       	cp.w	r8,7
80006c06:	e0 89 00 04 	brgt	80006c0e <_vfprintf_r+0x1dda>
80006c0a:	2f 83       	sub	r3,-8
80006c0c:	c0 b8       	rjmp	80006c22 <_vfprintf_r+0x1dee>
80006c0e:	fa ca f9 78 	sub	r10,sp,-1672
80006c12:	02 9b       	mov	r11,r1
80006c14:	08 9c       	mov	r12,r4
80006c16:	fe b0 f1 01 	rcall	80004e18 <__sprint_r>
80006c1a:	e0 81 00 8c 	brne	80006d32 <_vfprintf_r+0x1efe>
80006c1e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c22:	40 ea       	lddsp	r10,sp[0x38]
80006c24:	fa f8 06 90 	ld.w	r8,sp[1680]
80006c28:	14 08       	add	r8,r10
80006c2a:	fa c9 f9 64 	sub	r9,sp,-1692
80006c2e:	fb 48 06 90 	st.w	sp[1680],r8
80006c32:	87 1a       	st.w	r3[0x4],r10
80006c34:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006c38:	87 09       	st.w	r3[0x0],r9
80006c3a:	2f f8       	sub	r8,-1
80006c3c:	fb 48 06 8c 	st.w	sp[1676],r8
80006c40:	58 78       	cp.w	r8,7
80006c42:	e0 89 00 04 	brgt	80006c4a <_vfprintf_r+0x1e16>
80006c46:	2f 83       	sub	r3,-8
80006c48:	c0 a8       	rjmp	80006c5c <_vfprintf_r+0x1e28>
80006c4a:	fa ca f9 78 	sub	r10,sp,-1672
80006c4e:	02 9b       	mov	r11,r1
80006c50:	08 9c       	mov	r12,r4
80006c52:	fe b0 f0 e3 	rcall	80004e18 <__sprint_r>
80006c56:	c6 e1       	brne	80006d32 <_vfprintf_r+0x1efe>
80006c58:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c5c:	e2 15 00 04 	andl	r5,0x4,COH
80006c60:	c3 f0       	breq	80006cde <_vfprintf_r+0x1eaa>
80006c62:	40 86       	lddsp	r6,sp[0x20]
80006c64:	40 39       	lddsp	r9,sp[0xc]
80006c66:	12 16       	sub	r6,r9
80006c68:	58 06       	cp.w	r6,0
80006c6a:	e0 89 00 1a 	brgt	80006c9e <_vfprintf_r+0x1e6a>
80006c6e:	c3 88       	rjmp	80006cde <_vfprintf_r+0x1eaa>
80006c70:	2f 09       	sub	r9,-16
80006c72:	2f f8       	sub	r8,-1
80006c74:	fb 49 06 90 	st.w	sp[1680],r9
80006c78:	87 05       	st.w	r3[0x0],r5
80006c7a:	87 12       	st.w	r3[0x4],r2
80006c7c:	fb 48 06 8c 	st.w	sp[1676],r8
80006c80:	58 78       	cp.w	r8,7
80006c82:	e0 89 00 04 	brgt	80006c8a <_vfprintf_r+0x1e56>
80006c86:	2f 83       	sub	r3,-8
80006c88:	c0 98       	rjmp	80006c9a <_vfprintf_r+0x1e66>
80006c8a:	00 9a       	mov	r10,r0
80006c8c:	02 9b       	mov	r11,r1
80006c8e:	08 9c       	mov	r12,r4
80006c90:	fe b0 f0 c4 	rcall	80004e18 <__sprint_r>
80006c94:	c4 f1       	brne	80006d32 <_vfprintf_r+0x1efe>
80006c96:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c9a:	21 06       	sub	r6,16
80006c9c:	c0 68       	rjmp	80006ca8 <_vfprintf_r+0x1e74>
80006c9e:	fe c5 b8 3a 	sub	r5,pc,-18374
80006ca2:	31 02       	mov	r2,16
80006ca4:	fa c0 f9 78 	sub	r0,sp,-1672
80006ca8:	fa f9 06 90 	ld.w	r9,sp[1680]
80006cac:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006cb0:	fe ca b8 4c 	sub	r10,pc,-18356
80006cb4:	59 06       	cp.w	r6,16
80006cb6:	fe 99 ff dd 	brgt	80006c70 <_vfprintf_r+0x1e3c>
80006cba:	0c 09       	add	r9,r6
80006cbc:	2f f8       	sub	r8,-1
80006cbe:	87 0a       	st.w	r3[0x0],r10
80006cc0:	87 16       	st.w	r3[0x4],r6
80006cc2:	fb 49 06 90 	st.w	sp[1680],r9
80006cc6:	fb 48 06 8c 	st.w	sp[1676],r8
80006cca:	58 78       	cp.w	r8,7
80006ccc:	e0 8a 00 09 	brle	80006cde <_vfprintf_r+0x1eaa>
80006cd0:	fa ca f9 78 	sub	r10,sp,-1672
80006cd4:	02 9b       	mov	r11,r1
80006cd6:	08 9c       	mov	r12,r4
80006cd8:	fe b0 f0 a0 	rcall	80004e18 <__sprint_r>
80006cdc:	c2 b1       	brne	80006d32 <_vfprintf_r+0x1efe>
80006cde:	40 bc       	lddsp	r12,sp[0x2c]
80006ce0:	40 36       	lddsp	r6,sp[0xc]
80006ce2:	40 8e       	lddsp	lr,sp[0x20]
80006ce4:	ec 0e 0c 48 	max	r8,r6,lr
80006ce8:	10 0c       	add	r12,r8
80006cea:	50 bc       	stdsp	sp[0x2c],r12
80006cec:	fa f8 06 90 	ld.w	r8,sp[1680]
80006cf0:	58 08       	cp.w	r8,0
80006cf2:	c0 80       	breq	80006d02 <_vfprintf_r+0x1ece>
80006cf4:	fa ca f9 78 	sub	r10,sp,-1672
80006cf8:	02 9b       	mov	r11,r1
80006cfa:	08 9c       	mov	r12,r4
80006cfc:	fe b0 f0 8e 	rcall	80004e18 <__sprint_r>
80006d00:	c1 91       	brne	80006d32 <_vfprintf_r+0x1efe>
80006d02:	30 0b       	mov	r11,0
80006d04:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d08:	fb 4b 06 8c 	st.w	sp[1676],r11
80006d0c:	fe 9f f1 22 	bral	80004f50 <_vfprintf_r+0x11c>
80006d10:	08 95       	mov	r5,r4
80006d12:	fa f8 06 90 	ld.w	r8,sp[1680]
80006d16:	58 08       	cp.w	r8,0
80006d18:	c0 80       	breq	80006d28 <_vfprintf_r+0x1ef4>
80006d1a:	08 9c       	mov	r12,r4
80006d1c:	fa ca f9 78 	sub	r10,sp,-1672
80006d20:	02 9b       	mov	r11,r1
80006d22:	fe b0 f0 7b 	rcall	80004e18 <__sprint_r>
80006d26:	c0 61       	brne	80006d32 <_vfprintf_r+0x1efe>
80006d28:	30 08       	mov	r8,0
80006d2a:	fb 48 06 8c 	st.w	sp[1676],r8
80006d2e:	c0 28       	rjmp	80006d32 <_vfprintf_r+0x1efe>
80006d30:	40 41       	lddsp	r1,sp[0x10]
80006d32:	82 68       	ld.sh	r8,r1[0xc]
80006d34:	ed b8 00 06 	bld	r8,0x6
80006d38:	c0 31       	brne	80006d3e <_vfprintf_r+0x1f0a>
80006d3a:	3f fa       	mov	r10,-1
80006d3c:	50 ba       	stdsp	sp[0x2c],r10
80006d3e:	40 bc       	lddsp	r12,sp[0x2c]
80006d40:	fe 3d f9 44 	sub	sp,-1724
80006d44:	d8 32       	popm	r0-r7,pc
80006d46:	d7 03       	nop

80006d48 <__swsetup_r>:
80006d48:	d4 21       	pushm	r4-r7,lr
80006d4a:	e0 68 01 18 	mov	r8,280
80006d4e:	18 96       	mov	r6,r12
80006d50:	16 97       	mov	r7,r11
80006d52:	70 0c       	ld.w	r12,r8[0x0]
80006d54:	58 0c       	cp.w	r12,0
80006d56:	c0 60       	breq	80006d62 <__swsetup_r+0x1a>
80006d58:	78 68       	ld.w	r8,r12[0x18]
80006d5a:	58 08       	cp.w	r8,0
80006d5c:	c0 31       	brne	80006d62 <__swsetup_r+0x1a>
80006d5e:	e0 a0 07 b9 	rcall	80007cd0 <__sinit>
80006d62:	fe c8 b7 ce 	sub	r8,pc,-18482
80006d66:	10 37       	cp.w	r7,r8
80006d68:	c0 61       	brne	80006d74 <__swsetup_r+0x2c>
80006d6a:	e0 68 01 18 	mov	r8,280
80006d6e:	70 08       	ld.w	r8,r8[0x0]
80006d70:	70 07       	ld.w	r7,r8[0x0]
80006d72:	c1 28       	rjmp	80006d96 <__swsetup_r+0x4e>
80006d74:	fe c8 b7 c0 	sub	r8,pc,-18496
80006d78:	10 37       	cp.w	r7,r8
80006d7a:	c0 61       	brne	80006d86 <__swsetup_r+0x3e>
80006d7c:	e0 68 01 18 	mov	r8,280
80006d80:	70 08       	ld.w	r8,r8[0x0]
80006d82:	70 17       	ld.w	r7,r8[0x4]
80006d84:	c0 98       	rjmp	80006d96 <__swsetup_r+0x4e>
80006d86:	fe c8 b7 b2 	sub	r8,pc,-18510
80006d8a:	10 37       	cp.w	r7,r8
80006d8c:	c0 51       	brne	80006d96 <__swsetup_r+0x4e>
80006d8e:	e0 68 01 18 	mov	r8,280
80006d92:	70 08       	ld.w	r8,r8[0x0]
80006d94:	70 27       	ld.w	r7,r8[0x8]
80006d96:	8e 68       	ld.sh	r8,r7[0xc]
80006d98:	ed b8 00 03 	bld	r8,0x3
80006d9c:	c1 e0       	breq	80006dd8 <__swsetup_r+0x90>
80006d9e:	ed b8 00 04 	bld	r8,0x4
80006da2:	c3 e1       	brne	80006e1e <__swsetup_r+0xd6>
80006da4:	ed b8 00 02 	bld	r8,0x2
80006da8:	c1 51       	brne	80006dd2 <__swsetup_r+0x8a>
80006daa:	6e db       	ld.w	r11,r7[0x34]
80006dac:	58 0b       	cp.w	r11,0
80006dae:	c0 a0       	breq	80006dc2 <__swsetup_r+0x7a>
80006db0:	ee c8 ff bc 	sub	r8,r7,-68
80006db4:	10 3b       	cp.w	r11,r8
80006db6:	c0 40       	breq	80006dbe <__swsetup_r+0x76>
80006db8:	0c 9c       	mov	r12,r6
80006dba:	e0 a0 08 25 	rcall	80007e04 <_free_r>
80006dbe:	30 08       	mov	r8,0
80006dc0:	8f d8       	st.w	r7[0x34],r8
80006dc2:	8e 68       	ld.sh	r8,r7[0xc]
80006dc4:	e0 18 ff db 	andl	r8,0xffdb
80006dc8:	ae 68       	st.h	r7[0xc],r8
80006dca:	30 08       	mov	r8,0
80006dcc:	8f 18       	st.w	r7[0x4],r8
80006dce:	6e 48       	ld.w	r8,r7[0x10]
80006dd0:	8f 08       	st.w	r7[0x0],r8
80006dd2:	8e 68       	ld.sh	r8,r7[0xc]
80006dd4:	a3 b8       	sbr	r8,0x3
80006dd6:	ae 68       	st.h	r7[0xc],r8
80006dd8:	6e 48       	ld.w	r8,r7[0x10]
80006dda:	58 08       	cp.w	r8,0
80006ddc:	c0 b1       	brne	80006df2 <__swsetup_r+0xaa>
80006dde:	8e 68       	ld.sh	r8,r7[0xc]
80006de0:	e2 18 02 80 	andl	r8,0x280,COH
80006de4:	e0 48 02 00 	cp.w	r8,512
80006de8:	c0 50       	breq	80006df2 <__swsetup_r+0xaa>
80006dea:	0c 9c       	mov	r12,r6
80006dec:	0e 9b       	mov	r11,r7
80006dee:	e0 a0 0a 4b 	rcall	80008284 <__smakebuf_r>
80006df2:	8e 69       	ld.sh	r9,r7[0xc]
80006df4:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006df8:	c0 70       	breq	80006e06 <__swsetup_r+0xbe>
80006dfa:	30 08       	mov	r8,0
80006dfc:	8f 28       	st.w	r7[0x8],r8
80006dfe:	6e 58       	ld.w	r8,r7[0x14]
80006e00:	5c 38       	neg	r8
80006e02:	8f 68       	st.w	r7[0x18],r8
80006e04:	c0 68       	rjmp	80006e10 <__swsetup_r+0xc8>
80006e06:	ed b9 00 01 	bld	r9,0x1
80006e0a:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006e0e:	8f 28       	st.w	r7[0x8],r8
80006e10:	6e 48       	ld.w	r8,r7[0x10]
80006e12:	58 08       	cp.w	r8,0
80006e14:	c0 61       	brne	80006e20 <__swsetup_r+0xd8>
80006e16:	8e 68       	ld.sh	r8,r7[0xc]
80006e18:	ed b8 00 07 	bld	r8,0x7
80006e1c:	c0 21       	brne	80006e20 <__swsetup_r+0xd8>
80006e1e:	dc 2a       	popm	r4-r7,pc,r12=-1
80006e20:	d8 2a       	popm	r4-r7,pc,r12=0
80006e22:	d7 03       	nop

80006e24 <quorem>:
80006e24:	d4 31       	pushm	r0-r7,lr
80006e26:	20 2d       	sub	sp,8
80006e28:	18 97       	mov	r7,r12
80006e2a:	78 48       	ld.w	r8,r12[0x10]
80006e2c:	76 46       	ld.w	r6,r11[0x10]
80006e2e:	0c 38       	cp.w	r8,r6
80006e30:	c0 34       	brge	80006e36 <quorem+0x12>
80006e32:	30 0c       	mov	r12,0
80006e34:	c8 58       	rjmp	80006f3e <quorem+0x11a>
80006e36:	ec c2 ff fc 	sub	r2,r6,-4
80006e3a:	f6 c3 ff ec 	sub	r3,r11,-20
80006e3e:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006e42:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80006e46:	2f f9       	sub	r9,-1
80006e48:	20 16       	sub	r6,1
80006e4a:	f8 09 0d 08 	divu	r8,r12,r9
80006e4e:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006e52:	ee c4 ff ec 	sub	r4,r7,-20
80006e56:	10 95       	mov	r5,r8
80006e58:	58 08       	cp.w	r8,0
80006e5a:	c4 10       	breq	80006edc <quorem+0xb8>
80006e5c:	30 09       	mov	r9,0
80006e5e:	06 9a       	mov	r10,r3
80006e60:	08 98       	mov	r8,r4
80006e62:	12 91       	mov	r1,r9
80006e64:	50 0b       	stdsp	sp[0x0],r11
80006e66:	70 0e       	ld.w	lr,r8[0x0]
80006e68:	b1 8e       	lsr	lr,0x10
80006e6a:	50 1e       	stdsp	sp[0x4],lr
80006e6c:	15 0e       	ld.w	lr,r10++
80006e6e:	fc 00 16 10 	lsr	r0,lr,0x10
80006e72:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80006e76:	ea 0e 03 41 	mac	r1,r5,lr
80006e7a:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80006e7e:	b1 81       	lsr	r1,0x10
80006e80:	40 1b       	lddsp	r11,sp[0x4]
80006e82:	ea 00 02 40 	mul	r0,r5,r0
80006e86:	e2 00 00 00 	add	r0,r1,r0
80006e8a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80006e8e:	02 1b       	sub	r11,r1
80006e90:	50 1b       	stdsp	sp[0x4],r11
80006e92:	70 0b       	ld.w	r11,r8[0x0]
80006e94:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80006e98:	02 09       	add	r9,r1
80006e9a:	f2 0e 01 0e 	sub	lr,r9,lr
80006e9e:	b0 1e       	st.h	r8[0x2],lr
80006ea0:	fc 09 14 10 	asr	r9,lr,0x10
80006ea4:	40 1e       	lddsp	lr,sp[0x4]
80006ea6:	fc 09 00 09 	add	r9,lr,r9
80006eaa:	b0 09       	st.h	r8[0x0],r9
80006eac:	e0 01 16 10 	lsr	r1,r0,0x10
80006eb0:	2f c8       	sub	r8,-4
80006eb2:	b1 49       	asr	r9,0x10
80006eb4:	04 3a       	cp.w	r10,r2
80006eb6:	fe 98 ff d8 	brls	80006e66 <quorem+0x42>
80006eba:	40 0b       	lddsp	r11,sp[0x0]
80006ebc:	58 0c       	cp.w	r12,0
80006ebe:	c0 f1       	brne	80006edc <quorem+0xb8>
80006ec0:	ec c8 ff fb 	sub	r8,r6,-5
80006ec4:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006ec8:	c0 28       	rjmp	80006ecc <quorem+0xa8>
80006eca:	20 16       	sub	r6,1
80006ecc:	20 48       	sub	r8,4
80006ece:	08 38       	cp.w	r8,r4
80006ed0:	e0 88 00 05 	brls	80006eda <quorem+0xb6>
80006ed4:	70 09       	ld.w	r9,r8[0x0]
80006ed6:	58 09       	cp.w	r9,0
80006ed8:	cf 90       	breq	80006eca <quorem+0xa6>
80006eda:	8f 46       	st.w	r7[0x10],r6
80006edc:	0e 9c       	mov	r12,r7
80006ede:	e0 a0 0c fb 	rcall	800088d4 <__mcmp>
80006ee2:	c2 d5       	brlt	80006f3c <quorem+0x118>
80006ee4:	2f f5       	sub	r5,-1
80006ee6:	08 98       	mov	r8,r4
80006ee8:	30 09       	mov	r9,0
80006eea:	07 0b       	ld.w	r11,r3++
80006eec:	f6 0a 16 10 	lsr	r10,r11,0x10
80006ef0:	70 0c       	ld.w	r12,r8[0x0]
80006ef2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80006ef6:	f8 0e 16 10 	lsr	lr,r12,0x10
80006efa:	14 1e       	sub	lr,r10
80006efc:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006f00:	16 1a       	sub	r10,r11
80006f02:	12 0a       	add	r10,r9
80006f04:	b0 1a       	st.h	r8[0x2],r10
80006f06:	b1 4a       	asr	r10,0x10
80006f08:	fc 0a 00 09 	add	r9,lr,r10
80006f0c:	b0 09       	st.h	r8[0x0],r9
80006f0e:	2f c8       	sub	r8,-4
80006f10:	b1 49       	asr	r9,0x10
80006f12:	04 33       	cp.w	r3,r2
80006f14:	fe 98 ff eb 	brls	80006eea <quorem+0xc6>
80006f18:	ec c8 ff fb 	sub	r8,r6,-5
80006f1c:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006f20:	58 09       	cp.w	r9,0
80006f22:	c0 d1       	brne	80006f3c <quorem+0x118>
80006f24:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006f28:	c0 28       	rjmp	80006f2c <quorem+0x108>
80006f2a:	20 16       	sub	r6,1
80006f2c:	20 48       	sub	r8,4
80006f2e:	08 38       	cp.w	r8,r4
80006f30:	e0 88 00 05 	brls	80006f3a <quorem+0x116>
80006f34:	70 09       	ld.w	r9,r8[0x0]
80006f36:	58 09       	cp.w	r9,0
80006f38:	cf 90       	breq	80006f2a <quorem+0x106>
80006f3a:	8f 46       	st.w	r7[0x10],r6
80006f3c:	0a 9c       	mov	r12,r5
80006f3e:	2f ed       	sub	sp,-8
80006f40:	d8 32       	popm	r0-r7,pc
80006f42:	d7 03       	nop

80006f44 <_dtoa_r>:
80006f44:	d4 31       	pushm	r0-r7,lr
80006f46:	21 ad       	sub	sp,104
80006f48:	fa c4 ff 74 	sub	r4,sp,-140
80006f4c:	18 97       	mov	r7,r12
80006f4e:	16 95       	mov	r5,r11
80006f50:	68 2c       	ld.w	r12,r4[0x8]
80006f52:	50 c9       	stdsp	sp[0x30],r9
80006f54:	68 16       	ld.w	r6,r4[0x4]
80006f56:	68 09       	ld.w	r9,r4[0x0]
80006f58:	50 e8       	stdsp	sp[0x38],r8
80006f5a:	14 94       	mov	r4,r10
80006f5c:	51 2c       	stdsp	sp[0x48],r12
80006f5e:	fa e5 00 08 	st.d	sp[8],r4
80006f62:	51 59       	stdsp	sp[0x54],r9
80006f64:	6e 95       	ld.w	r5,r7[0x24]
80006f66:	58 05       	cp.w	r5,0
80006f68:	c0 91       	brne	80006f7a <_dtoa_r+0x36>
80006f6a:	31 0c       	mov	r12,16
80006f6c:	e0 a0 09 ea 	rcall	80008340 <malloc>
80006f70:	99 35       	st.w	r12[0xc],r5
80006f72:	8f 9c       	st.w	r7[0x24],r12
80006f74:	99 15       	st.w	r12[0x4],r5
80006f76:	99 25       	st.w	r12[0x8],r5
80006f78:	99 05       	st.w	r12[0x0],r5
80006f7a:	6e 99       	ld.w	r9,r7[0x24]
80006f7c:	72 08       	ld.w	r8,r9[0x0]
80006f7e:	58 08       	cp.w	r8,0
80006f80:	c0 f0       	breq	80006f9e <_dtoa_r+0x5a>
80006f82:	72 1a       	ld.w	r10,r9[0x4]
80006f84:	91 1a       	st.w	r8[0x4],r10
80006f86:	30 1a       	mov	r10,1
80006f88:	72 19       	ld.w	r9,r9[0x4]
80006f8a:	f4 09 09 49 	lsl	r9,r10,r9
80006f8e:	10 9b       	mov	r11,r8
80006f90:	91 29       	st.w	r8[0x8],r9
80006f92:	0e 9c       	mov	r12,r7
80006f94:	e0 a0 0c ba 	rcall	80008908 <_Bfree>
80006f98:	6e 98       	ld.w	r8,r7[0x24]
80006f9a:	30 09       	mov	r9,0
80006f9c:	91 09       	st.w	r8[0x0],r9
80006f9e:	40 28       	lddsp	r8,sp[0x8]
80006fa0:	10 94       	mov	r4,r8
80006fa2:	58 08       	cp.w	r8,0
80006fa4:	c0 64       	brge	80006fb0 <_dtoa_r+0x6c>
80006fa6:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80006faa:	50 28       	stdsp	sp[0x8],r8
80006fac:	30 18       	mov	r8,1
80006fae:	c0 28       	rjmp	80006fb2 <_dtoa_r+0x6e>
80006fb0:	30 08       	mov	r8,0
80006fb2:	8d 08       	st.w	r6[0x0],r8
80006fb4:	fc 1c 7f f0 	movh	r12,0x7ff0
80006fb8:	40 26       	lddsp	r6,sp[0x8]
80006fba:	0c 98       	mov	r8,r6
80006fbc:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006fc0:	18 38       	cp.w	r8,r12
80006fc2:	c2 01       	brne	80007002 <_dtoa_r+0xbe>
80006fc4:	e0 68 27 0f 	mov	r8,9999
80006fc8:	41 5b       	lddsp	r11,sp[0x54]
80006fca:	97 08       	st.w	r11[0x0],r8
80006fcc:	40 3a       	lddsp	r10,sp[0xc]
80006fce:	58 0a       	cp.w	r10,0
80006fd0:	c0 71       	brne	80006fde <_dtoa_r+0x9a>
80006fd2:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80006fd6:	c0 41       	brne	80006fde <_dtoa_r+0x9a>
80006fd8:	fe cc ba 54 	sub	r12,pc,-17836
80006fdc:	c0 38       	rjmp	80006fe2 <_dtoa_r+0x9e>
80006fde:	fe cc ba 4e 	sub	r12,pc,-17842
80006fe2:	41 29       	lddsp	r9,sp[0x48]
80006fe4:	58 09       	cp.w	r9,0
80006fe6:	e0 80 05 9a 	breq	80007b1a <_dtoa_r+0xbd6>
80006fea:	f8 c8 ff fd 	sub	r8,r12,-3
80006fee:	f8 c9 ff f8 	sub	r9,r12,-8
80006ff2:	11 8b       	ld.ub	r11,r8[0x0]
80006ff4:	30 0a       	mov	r10,0
80006ff6:	41 25       	lddsp	r5,sp[0x48]
80006ff8:	f4 0b 18 00 	cp.b	r11,r10
80006ffc:	f2 08 17 10 	movne	r8,r9
80007000:	c1 68       	rjmp	8000702c <_dtoa_r+0xe8>
80007002:	fa ea 00 08 	ld.d	r10,sp[8]
80007006:	30 08       	mov	r8,0
80007008:	fa eb 00 3c 	st.d	sp[60],r10
8000700c:	30 09       	mov	r9,0
8000700e:	e0 a0 14 e6 	rcall	800099da <__avr32_f64_cmp_eq>
80007012:	c1 00       	breq	80007032 <_dtoa_r+0xee>
80007014:	30 18       	mov	r8,1
80007016:	41 5a       	lddsp	r10,sp[0x54]
80007018:	95 08       	st.w	r10[0x0],r8
8000701a:	fe cc bb ba 	sub	r12,pc,-17478
8000701e:	41 29       	lddsp	r9,sp[0x48]
80007020:	f8 08 00 08 	add	r8,r12,r8
80007024:	58 09       	cp.w	r9,0
80007026:	e0 80 05 7a 	breq	80007b1a <_dtoa_r+0xbd6>
8000702a:	12 95       	mov	r5,r9
8000702c:	8b 08       	st.w	r5[0x0],r8
8000702e:	e0 8f 05 76 	bral	80007b1a <_dtoa_r+0xbd6>
80007032:	fa c8 ff 9c 	sub	r8,sp,-100
80007036:	fa c9 ff a0 	sub	r9,sp,-96
8000703a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000703e:	0e 9c       	mov	r12,r7
80007040:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80007044:	e0 a0 0c b4 	rcall	800089ac <__d2b>
80007048:	18 93       	mov	r3,r12
8000704a:	58 05       	cp.w	r5,0
8000704c:	c0 d0       	breq	80007066 <_dtoa_r+0x122>
8000704e:	fa ea 00 3c 	ld.d	r10,sp[60]
80007052:	30 04       	mov	r4,0
80007054:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80007058:	ea c5 03 ff 	sub	r5,r5,1023
8000705c:	10 9b       	mov	r11,r8
8000705e:	51 74       	stdsp	sp[0x5c],r4
80007060:	ea 1b 3f f0 	orh	r11,0x3ff0
80007064:	c2 58       	rjmp	800070ae <_dtoa_r+0x16a>
80007066:	41 88       	lddsp	r8,sp[0x60]
80007068:	41 9c       	lddsp	r12,sp[0x64]
8000706a:	10 0c       	add	r12,r8
8000706c:	f8 c5 fb ce 	sub	r5,r12,-1074
80007070:	e0 45 00 20 	cp.w	r5,32
80007074:	e0 8a 00 0e 	brle	80007090 <_dtoa_r+0x14c>
80007078:	f8 cc fb ee 	sub	r12,r12,-1042
8000707c:	40 3b       	lddsp	r11,sp[0xc]
8000707e:	ea 08 11 40 	rsub	r8,r5,64
80007082:	f6 0c 0a 4c 	lsr	r12,r11,r12
80007086:	ec 08 09 46 	lsl	r6,r6,r8
8000708a:	0c 4c       	or	r12,r6
8000708c:	c0 78       	rjmp	8000709a <_dtoa_r+0x156>
8000708e:	d7 03       	nop
80007090:	ea 0c 11 20 	rsub	r12,r5,32
80007094:	40 3a       	lddsp	r10,sp[0xc]
80007096:	f4 0c 09 4c 	lsl	r12,r10,r12
8000709a:	e0 a0 14 2c 	rcall	800098f2 <__avr32_u32_to_f64>
8000709e:	fc 18 fe 10 	movh	r8,0xfe10
800070a2:	30 19       	mov	r9,1
800070a4:	ea c5 04 33 	sub	r5,r5,1075
800070a8:	f0 0b 00 0b 	add	r11,r8,r11
800070ac:	51 79       	stdsp	sp[0x5c],r9
800070ae:	30 08       	mov	r8,0
800070b0:	fc 19 3f f8 	movh	r9,0x3ff8
800070b4:	e0 a0 12 b4 	rcall	8000961c <__avr32_f64_sub>
800070b8:	e0 68 43 61 	mov	r8,17249
800070bc:	ea 18 63 6f 	orh	r8,0x636f
800070c0:	e0 69 87 a7 	mov	r9,34727
800070c4:	ea 19 3f d2 	orh	r9,0x3fd2
800070c8:	e0 a0 11 be 	rcall	80009444 <__avr32_f64_mul>
800070cc:	e0 68 c8 b3 	mov	r8,51379
800070d0:	ea 18 8b 60 	orh	r8,0x8b60
800070d4:	e0 69 8a 28 	mov	r9,35368
800070d8:	ea 19 3f c6 	orh	r9,0x3fc6
800070dc:	e0 a0 13 6e 	rcall	800097b8 <__avr32_f64_add>
800070e0:	0a 9c       	mov	r12,r5
800070e2:	14 90       	mov	r0,r10
800070e4:	16 91       	mov	r1,r11
800070e6:	e0 a0 14 0a 	rcall	800098fa <__avr32_s32_to_f64>
800070ea:	e0 68 79 fb 	mov	r8,31227
800070ee:	ea 18 50 9f 	orh	r8,0x509f
800070f2:	e0 69 44 13 	mov	r9,17427
800070f6:	ea 19 3f d3 	orh	r9,0x3fd3
800070fa:	e0 a0 11 a5 	rcall	80009444 <__avr32_f64_mul>
800070fe:	14 98       	mov	r8,r10
80007100:	16 99       	mov	r9,r11
80007102:	00 9a       	mov	r10,r0
80007104:	02 9b       	mov	r11,r1
80007106:	e0 a0 13 59 	rcall	800097b8 <__avr32_f64_add>
8000710a:	14 90       	mov	r0,r10
8000710c:	16 91       	mov	r1,r11
8000710e:	e0 a0 13 df 	rcall	800098cc <__avr32_f64_to_s32>
80007112:	30 08       	mov	r8,0
80007114:	18 96       	mov	r6,r12
80007116:	30 09       	mov	r9,0
80007118:	00 9a       	mov	r10,r0
8000711a:	02 9b       	mov	r11,r1
8000711c:	e0 a0 14 a6 	rcall	80009a68 <__avr32_f64_cmp_lt>
80007120:	c0 c0       	breq	80007138 <_dtoa_r+0x1f4>
80007122:	0c 9c       	mov	r12,r6
80007124:	e0 a0 13 eb 	rcall	800098fa <__avr32_s32_to_f64>
80007128:	14 98       	mov	r8,r10
8000712a:	16 99       	mov	r9,r11
8000712c:	00 9a       	mov	r10,r0
8000712e:	02 9b       	mov	r11,r1
80007130:	e0 a0 14 55 	rcall	800099da <__avr32_f64_cmp_eq>
80007134:	f7 b6 00 01 	subeq	r6,1
80007138:	59 66       	cp.w	r6,22
8000713a:	e0 88 00 05 	brls	80007144 <_dtoa_r+0x200>
8000713e:	30 18       	mov	r8,1
80007140:	51 48       	stdsp	sp[0x50],r8
80007142:	c1 38       	rjmp	80007168 <_dtoa_r+0x224>
80007144:	fe c8 bb 00 	sub	r8,pc,-17664
80007148:	fa ea 00 3c 	ld.d	r10,sp[60]
8000714c:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80007150:	e0 a0 14 8c 	rcall	80009a68 <__avr32_f64_cmp_lt>
80007154:	f9 b4 00 00 	moveq	r4,0
80007158:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000715c:	f7 b6 01 01 	subne	r6,1
80007160:	f9 bc 01 00 	movne	r12,0
80007164:	fb fc 1a 14 	st.wne	sp[0x50],r12
80007168:	41 90       	lddsp	r0,sp[0x64]
8000716a:	20 10       	sub	r0,1
8000716c:	0a 10       	sub	r0,r5
8000716e:	c0 46       	brmi	80007176 <_dtoa_r+0x232>
80007170:	50 40       	stdsp	sp[0x10],r0
80007172:	30 00       	mov	r0,0
80007174:	c0 48       	rjmp	8000717c <_dtoa_r+0x238>
80007176:	30 0b       	mov	r11,0
80007178:	5c 30       	neg	r0
8000717a:	50 4b       	stdsp	sp[0x10],r11
8000717c:	ec 02 11 00 	rsub	r2,r6,0
80007180:	58 06       	cp.w	r6,0
80007182:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80007186:	f5 d6 e4 0a 	addge	r10,r10,r6
8000718a:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000718e:	fb f6 4a 11 	st.wge	sp[0x44],r6
80007192:	f9 b2 04 00 	movge	r2,0
80007196:	e1 d6 e5 10 	sublt	r0,r0,r6
8000719a:	f9 b9 05 00 	movlt	r9,0
8000719e:	fb f9 5a 11 	st.wlt	sp[0x44],r9
800071a2:	40 c8       	lddsp	r8,sp[0x30]
800071a4:	58 98       	cp.w	r8,9
800071a6:	e0 8b 00 20 	brhi	800071e6 <_dtoa_r+0x2a2>
800071aa:	58 58       	cp.w	r8,5
800071ac:	f9 b4 0a 01 	movle	r4,1
800071b0:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
800071b4:	f7 b5 09 04 	subgt	r5,4
800071b8:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
800071bc:	f9 b4 09 00 	movgt	r4,0
800071c0:	40 cc       	lddsp	r12,sp[0x30]
800071c2:	58 3c       	cp.w	r12,3
800071c4:	c2 d0       	breq	8000721e <_dtoa_r+0x2da>
800071c6:	e0 89 00 05 	brgt	800071d0 <_dtoa_r+0x28c>
800071ca:	58 2c       	cp.w	r12,2
800071cc:	c1 01       	brne	800071ec <_dtoa_r+0x2a8>
800071ce:	c1 88       	rjmp	800071fe <_dtoa_r+0x2ba>
800071d0:	40 cb       	lddsp	r11,sp[0x30]
800071d2:	58 4b       	cp.w	r11,4
800071d4:	c0 60       	breq	800071e0 <_dtoa_r+0x29c>
800071d6:	58 5b       	cp.w	r11,5
800071d8:	c0 a1       	brne	800071ec <_dtoa_r+0x2a8>
800071da:	30 1a       	mov	r10,1
800071dc:	50 da       	stdsp	sp[0x34],r10
800071de:	c2 28       	rjmp	80007222 <_dtoa_r+0x2de>
800071e0:	30 19       	mov	r9,1
800071e2:	50 d9       	stdsp	sp[0x34],r9
800071e4:	c0 f8       	rjmp	80007202 <_dtoa_r+0x2be>
800071e6:	30 08       	mov	r8,0
800071e8:	30 14       	mov	r4,1
800071ea:	50 c8       	stdsp	sp[0x30],r8
800071ec:	3f f5       	mov	r5,-1
800071ee:	30 1c       	mov	r12,1
800071f0:	30 0b       	mov	r11,0
800071f2:	50 95       	stdsp	sp[0x24],r5
800071f4:	50 dc       	stdsp	sp[0x34],r12
800071f6:	0a 91       	mov	r1,r5
800071f8:	31 28       	mov	r8,18
800071fa:	50 eb       	stdsp	sp[0x38],r11
800071fc:	c2 08       	rjmp	8000723c <_dtoa_r+0x2f8>
800071fe:	30 0a       	mov	r10,0
80007200:	50 da       	stdsp	sp[0x34],r10
80007202:	40 e9       	lddsp	r9,sp[0x38]
80007204:	58 09       	cp.w	r9,0
80007206:	e0 89 00 07 	brgt	80007214 <_dtoa_r+0x2d0>
8000720a:	30 18       	mov	r8,1
8000720c:	50 98       	stdsp	sp[0x24],r8
8000720e:	10 91       	mov	r1,r8
80007210:	50 e8       	stdsp	sp[0x38],r8
80007212:	c1 58       	rjmp	8000723c <_dtoa_r+0x2f8>
80007214:	40 e5       	lddsp	r5,sp[0x38]
80007216:	50 95       	stdsp	sp[0x24],r5
80007218:	0a 91       	mov	r1,r5
8000721a:	0a 98       	mov	r8,r5
8000721c:	c1 08       	rjmp	8000723c <_dtoa_r+0x2f8>
8000721e:	30 0c       	mov	r12,0
80007220:	50 dc       	stdsp	sp[0x34],r12
80007222:	40 eb       	lddsp	r11,sp[0x38]
80007224:	ec 0b 00 0b 	add	r11,r6,r11
80007228:	50 9b       	stdsp	sp[0x24],r11
8000722a:	16 98       	mov	r8,r11
8000722c:	2f f8       	sub	r8,-1
8000722e:	58 08       	cp.w	r8,0
80007230:	e0 89 00 05 	brgt	8000723a <_dtoa_r+0x2f6>
80007234:	10 91       	mov	r1,r8
80007236:	30 18       	mov	r8,1
80007238:	c0 28       	rjmp	8000723c <_dtoa_r+0x2f8>
8000723a:	10 91       	mov	r1,r8
8000723c:	30 09       	mov	r9,0
8000723e:	6e 9a       	ld.w	r10,r7[0x24]
80007240:	95 19       	st.w	r10[0x4],r9
80007242:	30 49       	mov	r9,4
80007244:	c0 68       	rjmp	80007250 <_dtoa_r+0x30c>
80007246:	d7 03       	nop
80007248:	6a 1a       	ld.w	r10,r5[0x4]
8000724a:	a1 79       	lsl	r9,0x1
8000724c:	2f fa       	sub	r10,-1
8000724e:	8b 1a       	st.w	r5[0x4],r10
80007250:	6e 95       	ld.w	r5,r7[0x24]
80007252:	f2 ca ff ec 	sub	r10,r9,-20
80007256:	10 3a       	cp.w	r10,r8
80007258:	fe 98 ff f8 	brls	80007248 <_dtoa_r+0x304>
8000725c:	6a 1b       	ld.w	r11,r5[0x4]
8000725e:	0e 9c       	mov	r12,r7
80007260:	e0 a0 0b 6e 	rcall	8000893c <_Balloc>
80007264:	58 e1       	cp.w	r1,14
80007266:	5f 88       	srls	r8
80007268:	8b 0c       	st.w	r5[0x0],r12
8000726a:	f1 e4 00 04 	and	r4,r8,r4
8000726e:	6e 98       	ld.w	r8,r7[0x24]
80007270:	70 08       	ld.w	r8,r8[0x0]
80007272:	50 88       	stdsp	sp[0x20],r8
80007274:	e0 80 01 82 	breq	80007578 <_dtoa_r+0x634>
80007278:	58 06       	cp.w	r6,0
8000727a:	e0 8a 00 43 	brle	80007300 <_dtoa_r+0x3bc>
8000727e:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80007282:	fe c8 bc 3e 	sub	r8,pc,-17346
80007286:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000728a:	fa e5 00 18 	st.d	sp[24],r4
8000728e:	ec 04 14 04 	asr	r4,r6,0x4
80007292:	ed b4 00 04 	bld	r4,0x4
80007296:	c0 30       	breq	8000729c <_dtoa_r+0x358>
80007298:	30 25       	mov	r5,2
8000729a:	c1 08       	rjmp	800072ba <_dtoa_r+0x376>
8000729c:	fe c8 bb 90 	sub	r8,pc,-17520
800072a0:	f0 e8 00 20 	ld.d	r8,r8[32]
800072a4:	fa ea 00 3c 	ld.d	r10,sp[60]
800072a8:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
800072ac:	e0 a0 14 12 	rcall	80009ad0 <__avr32_f64_div>
800072b0:	30 35       	mov	r5,3
800072b2:	14 98       	mov	r8,r10
800072b4:	16 99       	mov	r9,r11
800072b6:	fa e9 00 08 	st.d	sp[8],r8
800072ba:	fe cc bb ae 	sub	r12,pc,-17490
800072be:	50 a3       	stdsp	sp[0x28],r3
800072c0:	0c 93       	mov	r3,r6
800072c2:	18 96       	mov	r6,r12
800072c4:	c0 f8       	rjmp	800072e2 <_dtoa_r+0x39e>
800072c6:	fa ea 00 18 	ld.d	r10,sp[24]
800072ca:	ed b4 00 00 	bld	r4,0x0
800072ce:	c0 81       	brne	800072de <_dtoa_r+0x39a>
800072d0:	ec e8 00 00 	ld.d	r8,r6[0]
800072d4:	2f f5       	sub	r5,-1
800072d6:	e0 a0 10 b7 	rcall	80009444 <__avr32_f64_mul>
800072da:	fa eb 00 18 	st.d	sp[24],r10
800072de:	a1 54       	asr	r4,0x1
800072e0:	2f 86       	sub	r6,-8
800072e2:	58 04       	cp.w	r4,0
800072e4:	cf 11       	brne	800072c6 <_dtoa_r+0x382>
800072e6:	fa e8 00 18 	ld.d	r8,sp[24]
800072ea:	fa ea 00 08 	ld.d	r10,sp[8]
800072ee:	06 96       	mov	r6,r3
800072f0:	e0 a0 13 f0 	rcall	80009ad0 <__avr32_f64_div>
800072f4:	40 a3       	lddsp	r3,sp[0x28]
800072f6:	14 98       	mov	r8,r10
800072f8:	16 99       	mov	r9,r11
800072fa:	fa e9 00 08 	st.d	sp[8],r8
800072fe:	c2 f8       	rjmp	8000735c <_dtoa_r+0x418>
80007300:	ec 08 11 00 	rsub	r8,r6,0
80007304:	c0 31       	brne	8000730a <_dtoa_r+0x3c6>
80007306:	30 25       	mov	r5,2
80007308:	c2 a8       	rjmp	8000735c <_dtoa_r+0x418>
8000730a:	fe cc bb fe 	sub	r12,pc,-17410
8000730e:	f0 04 14 04 	asr	r4,r8,0x4
80007312:	50 1c       	stdsp	sp[0x4],r12
80007314:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80007318:	fe c9 bc d4 	sub	r9,pc,-17196
8000731c:	fa ea 00 3c 	ld.d	r10,sp[60]
80007320:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007324:	e0 a0 10 90 	rcall	80009444 <__avr32_f64_mul>
80007328:	40 1c       	lddsp	r12,sp[0x4]
8000732a:	50 63       	stdsp	sp[0x18],r3
8000732c:	30 25       	mov	r5,2
8000732e:	0c 93       	mov	r3,r6
80007330:	fa eb 00 08 	st.d	sp[8],r10
80007334:	18 96       	mov	r6,r12
80007336:	c0 f8       	rjmp	80007354 <_dtoa_r+0x410>
80007338:	fa ea 00 08 	ld.d	r10,sp[8]
8000733c:	ed b4 00 00 	bld	r4,0x0
80007340:	c0 81       	brne	80007350 <_dtoa_r+0x40c>
80007342:	ec e8 00 00 	ld.d	r8,r6[0]
80007346:	2f f5       	sub	r5,-1
80007348:	e0 a0 10 7e 	rcall	80009444 <__avr32_f64_mul>
8000734c:	fa eb 00 08 	st.d	sp[8],r10
80007350:	a1 54       	asr	r4,0x1
80007352:	2f 86       	sub	r6,-8
80007354:	58 04       	cp.w	r4,0
80007356:	cf 11       	brne	80007338 <_dtoa_r+0x3f4>
80007358:	06 96       	mov	r6,r3
8000735a:	40 63       	lddsp	r3,sp[0x18]
8000735c:	41 4a       	lddsp	r10,sp[0x50]
8000735e:	58 0a       	cp.w	r10,0
80007360:	c2 a0       	breq	800073b4 <_dtoa_r+0x470>
80007362:	fa e8 00 08 	ld.d	r8,sp[8]
80007366:	58 01       	cp.w	r1,0
80007368:	5f 94       	srgt	r4
8000736a:	fa e9 00 18 	st.d	sp[24],r8
8000736e:	30 08       	mov	r8,0
80007370:	fc 19 3f f0 	movh	r9,0x3ff0
80007374:	fa ea 00 18 	ld.d	r10,sp[24]
80007378:	e0 a0 13 78 	rcall	80009a68 <__avr32_f64_cmp_lt>
8000737c:	f9 bc 00 00 	moveq	r12,0
80007380:	f9 bc 01 01 	movne	r12,1
80007384:	e9 ec 00 0c 	and	r12,r4,r12
80007388:	c1 60       	breq	800073b4 <_dtoa_r+0x470>
8000738a:	40 98       	lddsp	r8,sp[0x24]
8000738c:	58 08       	cp.w	r8,0
8000738e:	e0 8a 00 f1 	brle	80007570 <_dtoa_r+0x62c>
80007392:	30 08       	mov	r8,0
80007394:	fc 19 40 24 	movh	r9,0x4024
80007398:	ec c4 00 01 	sub	r4,r6,1
8000739c:	fa ea 00 18 	ld.d	r10,sp[24]
800073a0:	2f f5       	sub	r5,-1
800073a2:	50 64       	stdsp	sp[0x18],r4
800073a4:	e0 a0 10 50 	rcall	80009444 <__avr32_f64_mul>
800073a8:	40 94       	lddsp	r4,sp[0x24]
800073aa:	14 98       	mov	r8,r10
800073ac:	16 99       	mov	r9,r11
800073ae:	fa e9 00 08 	st.d	sp[8],r8
800073b2:	c0 38       	rjmp	800073b8 <_dtoa_r+0x474>
800073b4:	50 66       	stdsp	sp[0x18],r6
800073b6:	02 94       	mov	r4,r1
800073b8:	0a 9c       	mov	r12,r5
800073ba:	e0 a0 12 a0 	rcall	800098fa <__avr32_s32_to_f64>
800073be:	fa e8 00 08 	ld.d	r8,sp[8]
800073c2:	e0 a0 10 41 	rcall	80009444 <__avr32_f64_mul>
800073c6:	30 08       	mov	r8,0
800073c8:	fc 19 40 1c 	movh	r9,0x401c
800073cc:	e0 a0 11 f6 	rcall	800097b8 <__avr32_f64_add>
800073d0:	14 98       	mov	r8,r10
800073d2:	16 99       	mov	r9,r11
800073d4:	fa e9 00 28 	st.d	sp[40],r8
800073d8:	fc 18 fc c0 	movh	r8,0xfcc0
800073dc:	40 a5       	lddsp	r5,sp[0x28]
800073de:	10 05       	add	r5,r8
800073e0:	50 a5       	stdsp	sp[0x28],r5
800073e2:	58 04       	cp.w	r4,0
800073e4:	c2 11       	brne	80007426 <_dtoa_r+0x4e2>
800073e6:	fa ea 00 08 	ld.d	r10,sp[8]
800073ea:	30 08       	mov	r8,0
800073ec:	fc 19 40 14 	movh	r9,0x4014
800073f0:	e0 a0 11 16 	rcall	8000961c <__avr32_f64_sub>
800073f4:	40 bc       	lddsp	r12,sp[0x2c]
800073f6:	fa eb 00 08 	st.d	sp[8],r10
800073fa:	14 98       	mov	r8,r10
800073fc:	16 99       	mov	r9,r11
800073fe:	18 9a       	mov	r10,r12
80007400:	0a 9b       	mov	r11,r5
80007402:	e0 a0 13 33 	rcall	80009a68 <__avr32_f64_cmp_lt>
80007406:	e0 81 02 54 	brne	800078ae <_dtoa_r+0x96a>
8000740a:	0a 98       	mov	r8,r5
8000740c:	40 b9       	lddsp	r9,sp[0x2c]
8000740e:	ee 18 80 00 	eorh	r8,0x8000
80007412:	fa ea 00 08 	ld.d	r10,sp[8]
80007416:	10 95       	mov	r5,r8
80007418:	12 98       	mov	r8,r9
8000741a:	0a 99       	mov	r9,r5
8000741c:	e0 a0 13 26 	rcall	80009a68 <__avr32_f64_cmp_lt>
80007420:	e0 81 02 3e 	brne	8000789c <_dtoa_r+0x958>
80007424:	ca 68       	rjmp	80007570 <_dtoa_r+0x62c>
80007426:	fe c9 bd e2 	sub	r9,pc,-16926
8000742a:	e8 c8 00 01 	sub	r8,r4,1
8000742e:	40 d5       	lddsp	r5,sp[0x34]
80007430:	58 05       	cp.w	r5,0
80007432:	c4 f0       	breq	800074d0 <_dtoa_r+0x58c>
80007434:	30 0c       	mov	r12,0
80007436:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000743a:	51 3c       	stdsp	sp[0x4c],r12
8000743c:	30 0a       	mov	r10,0
8000743e:	fc 1b 3f e0 	movh	r11,0x3fe0
80007442:	e0 a0 13 47 	rcall	80009ad0 <__avr32_f64_div>
80007446:	fa e8 00 28 	ld.d	r8,sp[40]
8000744a:	40 85       	lddsp	r5,sp[0x20]
8000744c:	e0 a0 10 e8 	rcall	8000961c <__avr32_f64_sub>
80007450:	fa eb 00 28 	st.d	sp[40],r10
80007454:	fa ea 00 08 	ld.d	r10,sp[8]
80007458:	e0 a0 12 3a 	rcall	800098cc <__avr32_f64_to_s32>
8000745c:	51 6c       	stdsp	sp[0x58],r12
8000745e:	e0 a0 12 4e 	rcall	800098fa <__avr32_s32_to_f64>
80007462:	14 98       	mov	r8,r10
80007464:	16 99       	mov	r9,r11
80007466:	fa ea 00 08 	ld.d	r10,sp[8]
8000746a:	e0 a0 10 d9 	rcall	8000961c <__avr32_f64_sub>
8000746e:	fa eb 00 08 	st.d	sp[8],r10
80007472:	41 68       	lddsp	r8,sp[0x58]
80007474:	2d 08       	sub	r8,-48
80007476:	0a c8       	st.b	r5++,r8
80007478:	41 39       	lddsp	r9,sp[0x4c]
8000747a:	2f f9       	sub	r9,-1
8000747c:	51 39       	stdsp	sp[0x4c],r9
8000747e:	fa e8 00 28 	ld.d	r8,sp[40]
80007482:	e0 a0 12 f3 	rcall	80009a68 <__avr32_f64_cmp_lt>
80007486:	e0 81 03 39 	brne	80007af8 <_dtoa_r+0xbb4>
8000748a:	fa e8 00 08 	ld.d	r8,sp[8]
8000748e:	30 0a       	mov	r10,0
80007490:	fc 1b 3f f0 	movh	r11,0x3ff0
80007494:	e0 a0 10 c4 	rcall	8000961c <__avr32_f64_sub>
80007498:	fa e8 00 28 	ld.d	r8,sp[40]
8000749c:	e0 a0 12 e6 	rcall	80009a68 <__avr32_f64_cmp_lt>
800074a0:	fa ea 00 28 	ld.d	r10,sp[40]
800074a4:	30 08       	mov	r8,0
800074a6:	fc 19 40 24 	movh	r9,0x4024
800074aa:	e0 81 00 da 	brne	8000765e <_dtoa_r+0x71a>
800074ae:	41 3c       	lddsp	r12,sp[0x4c]
800074b0:	08 3c       	cp.w	r12,r4
800074b2:	c5 f4       	brge	80007570 <_dtoa_r+0x62c>
800074b4:	e0 a0 0f c8 	rcall	80009444 <__avr32_f64_mul>
800074b8:	30 08       	mov	r8,0
800074ba:	fa eb 00 28 	st.d	sp[40],r10
800074be:	fc 19 40 24 	movh	r9,0x4024
800074c2:	fa ea 00 08 	ld.d	r10,sp[8]
800074c6:	e0 a0 0f bf 	rcall	80009444 <__avr32_f64_mul>
800074ca:	fa eb 00 08 	st.d	sp[8],r10
800074ce:	cc 3b       	rjmp	80007454 <_dtoa_r+0x510>
800074d0:	40 85       	lddsp	r5,sp[0x20]
800074d2:	08 05       	add	r5,r4
800074d4:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
800074d8:	51 35       	stdsp	sp[0x4c],r5
800074da:	fa e8 00 28 	ld.d	r8,sp[40]
800074de:	40 85       	lddsp	r5,sp[0x20]
800074e0:	e0 a0 0f b2 	rcall	80009444 <__avr32_f64_mul>
800074e4:	fa eb 00 28 	st.d	sp[40],r10
800074e8:	fa ea 00 08 	ld.d	r10,sp[8]
800074ec:	e0 a0 11 f0 	rcall	800098cc <__avr32_f64_to_s32>
800074f0:	51 6c       	stdsp	sp[0x58],r12
800074f2:	e0 a0 12 04 	rcall	800098fa <__avr32_s32_to_f64>
800074f6:	14 98       	mov	r8,r10
800074f8:	16 99       	mov	r9,r11
800074fa:	fa ea 00 08 	ld.d	r10,sp[8]
800074fe:	e0 a0 10 8f 	rcall	8000961c <__avr32_f64_sub>
80007502:	fa eb 00 08 	st.d	sp[8],r10
80007506:	41 68       	lddsp	r8,sp[0x58]
80007508:	2d 08       	sub	r8,-48
8000750a:	0a c8       	st.b	r5++,r8
8000750c:	41 3c       	lddsp	r12,sp[0x4c]
8000750e:	18 35       	cp.w	r5,r12
80007510:	c2 81       	brne	80007560 <_dtoa_r+0x61c>
80007512:	30 08       	mov	r8,0
80007514:	fc 19 3f e0 	movh	r9,0x3fe0
80007518:	fa ea 00 28 	ld.d	r10,sp[40]
8000751c:	e0 a0 11 4e 	rcall	800097b8 <__avr32_f64_add>
80007520:	40 85       	lddsp	r5,sp[0x20]
80007522:	fa e8 00 08 	ld.d	r8,sp[8]
80007526:	08 05       	add	r5,r4
80007528:	e0 a0 12 a0 	rcall	80009a68 <__avr32_f64_cmp_lt>
8000752c:	e0 81 00 99 	brne	8000765e <_dtoa_r+0x71a>
80007530:	fa e8 00 28 	ld.d	r8,sp[40]
80007534:	30 0a       	mov	r10,0
80007536:	fc 1b 3f e0 	movh	r11,0x3fe0
8000753a:	e0 a0 10 71 	rcall	8000961c <__avr32_f64_sub>
8000753e:	14 98       	mov	r8,r10
80007540:	16 99       	mov	r9,r11
80007542:	fa ea 00 08 	ld.d	r10,sp[8]
80007546:	e0 a0 12 91 	rcall	80009a68 <__avr32_f64_cmp_lt>
8000754a:	c1 30       	breq	80007570 <_dtoa_r+0x62c>
8000754c:	33 09       	mov	r9,48
8000754e:	0a 98       	mov	r8,r5
80007550:	11 7a       	ld.ub	r10,--r8
80007552:	f2 0a 18 00 	cp.b	r10,r9
80007556:	e0 81 02 d1 	brne	80007af8 <_dtoa_r+0xbb4>
8000755a:	10 95       	mov	r5,r8
8000755c:	cf 9b       	rjmp	8000754e <_dtoa_r+0x60a>
8000755e:	d7 03       	nop
80007560:	30 08       	mov	r8,0
80007562:	fc 19 40 24 	movh	r9,0x4024
80007566:	e0 a0 0f 6f 	rcall	80009444 <__avr32_f64_mul>
8000756a:	fa eb 00 08 	st.d	sp[8],r10
8000756e:	cb db       	rjmp	800074e8 <_dtoa_r+0x5a4>
80007570:	fa ea 00 3c 	ld.d	r10,sp[60]
80007574:	fa eb 00 08 	st.d	sp[8],r10
80007578:	58 e6       	cp.w	r6,14
8000757a:	5f ab       	srle	r11
8000757c:	41 8a       	lddsp	r10,sp[0x60]
8000757e:	30 08       	mov	r8,0
80007580:	f4 09 11 ff 	rsub	r9,r10,-1
80007584:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80007588:	f0 09 18 00 	cp.b	r9,r8
8000758c:	e0 80 00 82 	breq	80007690 <_dtoa_r+0x74c>
80007590:	40 ea       	lddsp	r10,sp[0x38]
80007592:	58 01       	cp.w	r1,0
80007594:	5f a9       	srle	r9
80007596:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000759a:	fe ca bf 56 	sub	r10,pc,-16554
8000759e:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
800075a2:	fa e5 00 10 	st.d	sp[16],r4
800075a6:	f0 09 18 00 	cp.b	r9,r8
800075aa:	c1 40       	breq	800075d2 <_dtoa_r+0x68e>
800075ac:	58 01       	cp.w	r1,0
800075ae:	e0 81 01 77 	brne	8000789c <_dtoa_r+0x958>
800075b2:	30 08       	mov	r8,0
800075b4:	fc 19 40 14 	movh	r9,0x4014
800075b8:	08 9a       	mov	r10,r4
800075ba:	0a 9b       	mov	r11,r5
800075bc:	e0 a0 0f 44 	rcall	80009444 <__avr32_f64_mul>
800075c0:	fa e8 00 08 	ld.d	r8,sp[8]
800075c4:	e0 a0 12 1e 	rcall	80009a00 <__avr32_f64_cmp_ge>
800075c8:	e0 81 01 6a 	brne	8000789c <_dtoa_r+0x958>
800075cc:	02 92       	mov	r2,r1
800075ce:	e0 8f 01 72 	bral	800078b2 <_dtoa_r+0x96e>
800075d2:	40 85       	lddsp	r5,sp[0x20]
800075d4:	30 14       	mov	r4,1
800075d6:	fa e8 00 10 	ld.d	r8,sp[16]
800075da:	fa ea 00 08 	ld.d	r10,sp[8]
800075de:	e0 a0 12 79 	rcall	80009ad0 <__avr32_f64_div>
800075e2:	e0 a0 11 75 	rcall	800098cc <__avr32_f64_to_s32>
800075e6:	18 92       	mov	r2,r12
800075e8:	e0 a0 11 89 	rcall	800098fa <__avr32_s32_to_f64>
800075ec:	fa e8 00 10 	ld.d	r8,sp[16]
800075f0:	e0 a0 0f 2a 	rcall	80009444 <__avr32_f64_mul>
800075f4:	14 98       	mov	r8,r10
800075f6:	16 99       	mov	r9,r11
800075f8:	fa ea 00 08 	ld.d	r10,sp[8]
800075fc:	e0 a0 10 10 	rcall	8000961c <__avr32_f64_sub>
80007600:	fa eb 00 08 	st.d	sp[8],r10
80007604:	e4 c8 ff d0 	sub	r8,r2,-48
80007608:	0a c8       	st.b	r5++,r8
8000760a:	fc 19 40 24 	movh	r9,0x4024
8000760e:	30 08       	mov	r8,0
80007610:	02 34       	cp.w	r4,r1
80007612:	c3 31       	brne	80007678 <_dtoa_r+0x734>
80007614:	fa e8 00 08 	ld.d	r8,sp[8]
80007618:	e0 a0 10 d0 	rcall	800097b8 <__avr32_f64_add>
8000761c:	16 91       	mov	r1,r11
8000761e:	14 90       	mov	r0,r10
80007620:	14 98       	mov	r8,r10
80007622:	02 99       	mov	r9,r1
80007624:	fa ea 00 10 	ld.d	r10,sp[16]
80007628:	e0 a0 12 20 	rcall	80009a68 <__avr32_f64_cmp_lt>
8000762c:	c1 a1       	brne	80007660 <_dtoa_r+0x71c>
8000762e:	fa e8 00 10 	ld.d	r8,sp[16]
80007632:	00 9a       	mov	r10,r0
80007634:	02 9b       	mov	r11,r1
80007636:	e0 a0 11 d2 	rcall	800099da <__avr32_f64_cmp_eq>
8000763a:	e0 80 02 5e 	breq	80007af6 <_dtoa_r+0xbb2>
8000763e:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007642:	c0 f1       	brne	80007660 <_dtoa_r+0x71c>
80007644:	e0 8f 02 59 	bral	80007af6 <_dtoa_r+0xbb2>
80007648:	40 8a       	lddsp	r10,sp[0x20]
8000764a:	14 38       	cp.w	r8,r10
8000764c:	c0 30       	breq	80007652 <_dtoa_r+0x70e>
8000764e:	10 95       	mov	r5,r8
80007650:	c0 98       	rjmp	80007662 <_dtoa_r+0x71e>
80007652:	33 08       	mov	r8,48
80007654:	40 89       	lddsp	r9,sp[0x20]
80007656:	2f f6       	sub	r6,-1
80007658:	b2 88       	st.b	r9[0x0],r8
8000765a:	40 88       	lddsp	r8,sp[0x20]
8000765c:	c0 88       	rjmp	8000766c <_dtoa_r+0x728>
8000765e:	40 66       	lddsp	r6,sp[0x18]
80007660:	33 99       	mov	r9,57
80007662:	0a 98       	mov	r8,r5
80007664:	11 7a       	ld.ub	r10,--r8
80007666:	f2 0a 18 00 	cp.b	r10,r9
8000766a:	ce f0       	breq	80007648 <_dtoa_r+0x704>
8000766c:	50 66       	stdsp	sp[0x18],r6
8000766e:	11 89       	ld.ub	r9,r8[0x0]
80007670:	2f f9       	sub	r9,-1
80007672:	b0 89       	st.b	r8[0x0],r9
80007674:	e0 8f 02 42 	bral	80007af8 <_dtoa_r+0xbb4>
80007678:	e0 a0 0e e6 	rcall	80009444 <__avr32_f64_mul>
8000767c:	2f f4       	sub	r4,-1
8000767e:	fa eb 00 08 	st.d	sp[8],r10
80007682:	30 08       	mov	r8,0
80007684:	30 09       	mov	r9,0
80007686:	e0 a0 11 aa 	rcall	800099da <__avr32_f64_cmp_eq>
8000768a:	ca 60       	breq	800075d6 <_dtoa_r+0x692>
8000768c:	e0 8f 02 35 	bral	80007af6 <_dtoa_r+0xbb2>
80007690:	40 d8       	lddsp	r8,sp[0x34]
80007692:	58 08       	cp.w	r8,0
80007694:	c0 51       	brne	8000769e <_dtoa_r+0x75a>
80007696:	04 98       	mov	r8,r2
80007698:	00 95       	mov	r5,r0
8000769a:	40 d4       	lddsp	r4,sp[0x34]
8000769c:	c3 78       	rjmp	8000770a <_dtoa_r+0x7c6>
8000769e:	40 c5       	lddsp	r5,sp[0x30]
800076a0:	58 15       	cp.w	r5,1
800076a2:	e0 89 00 0f 	brgt	800076c0 <_dtoa_r+0x77c>
800076a6:	41 74       	lddsp	r4,sp[0x5c]
800076a8:	58 04       	cp.w	r4,0
800076aa:	c0 40       	breq	800076b2 <_dtoa_r+0x76e>
800076ac:	f4 c9 fb cd 	sub	r9,r10,-1075
800076b0:	c0 48       	rjmp	800076b8 <_dtoa_r+0x774>
800076b2:	41 99       	lddsp	r9,sp[0x64]
800076b4:	f2 09 11 36 	rsub	r9,r9,54
800076b8:	04 98       	mov	r8,r2
800076ba:	00 95       	mov	r5,r0
800076bc:	c1 c8       	rjmp	800076f4 <_dtoa_r+0x7b0>
800076be:	d7 03       	nop
800076c0:	e2 c8 00 01 	sub	r8,r1,1
800076c4:	58 01       	cp.w	r1,0
800076c6:	e0 05 17 40 	movge	r5,r0
800076ca:	e2 09 17 40 	movge	r9,r1
800076ce:	e1 d1 e5 15 	sublt	r5,r0,r1
800076d2:	f9 b9 05 00 	movlt	r9,0
800076d6:	10 32       	cp.w	r2,r8
800076d8:	e5 d8 e4 18 	subge	r8,r2,r8
800076dc:	f1 d2 e5 18 	sublt	r8,r8,r2
800076e0:	e5 d8 e5 02 	addlt	r2,r2,r8
800076e4:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
800076e8:	f9 d8 e5 0c 	addlt	r12,r12,r8
800076ec:	fb fc 5a 11 	st.wlt	sp[0x44],r12
800076f0:	f9 b8 05 00 	movlt	r8,0
800076f4:	40 4b       	lddsp	r11,sp[0x10]
800076f6:	12 0b       	add	r11,r9
800076f8:	50 08       	stdsp	sp[0x0],r8
800076fa:	50 4b       	stdsp	sp[0x10],r11
800076fc:	12 00       	add	r0,r9
800076fe:	30 1b       	mov	r11,1
80007700:	0e 9c       	mov	r12,r7
80007702:	e0 a0 0a d1 	rcall	80008ca4 <__i2b>
80007706:	40 08       	lddsp	r8,sp[0x0]
80007708:	18 94       	mov	r4,r12
8000770a:	40 4a       	lddsp	r10,sp[0x10]
8000770c:	58 05       	cp.w	r5,0
8000770e:	5f 99       	srgt	r9
80007710:	58 0a       	cp.w	r10,0
80007712:	5f 9a       	srgt	r10
80007714:	f5 e9 00 09 	and	r9,r10,r9
80007718:	c0 80       	breq	80007728 <_dtoa_r+0x7e4>
8000771a:	40 4c       	lddsp	r12,sp[0x10]
8000771c:	f8 05 0d 49 	min	r9,r12,r5
80007720:	12 1c       	sub	r12,r9
80007722:	12 10       	sub	r0,r9
80007724:	50 4c       	stdsp	sp[0x10],r12
80007726:	12 15       	sub	r5,r9
80007728:	58 02       	cp.w	r2,0
8000772a:	e0 8a 00 27 	brle	80007778 <_dtoa_r+0x834>
8000772e:	40 db       	lddsp	r11,sp[0x34]
80007730:	58 0b       	cp.w	r11,0
80007732:	c1 d0       	breq	8000776c <_dtoa_r+0x828>
80007734:	58 08       	cp.w	r8,0
80007736:	e0 8a 00 17 	brle	80007764 <_dtoa_r+0x820>
8000773a:	10 9a       	mov	r10,r8
8000773c:	50 08       	stdsp	sp[0x0],r8
8000773e:	08 9b       	mov	r11,r4
80007740:	0e 9c       	mov	r12,r7
80007742:	e0 a0 0a f7 	rcall	80008d30 <__pow5mult>
80007746:	06 9a       	mov	r10,r3
80007748:	18 9b       	mov	r11,r12
8000774a:	18 94       	mov	r4,r12
8000774c:	0e 9c       	mov	r12,r7
8000774e:	e0 a0 0a 2b 	rcall	80008ba4 <__multiply>
80007752:	18 99       	mov	r9,r12
80007754:	06 9b       	mov	r11,r3
80007756:	50 19       	stdsp	sp[0x4],r9
80007758:	0e 9c       	mov	r12,r7
8000775a:	e0 a0 08 d7 	rcall	80008908 <_Bfree>
8000775e:	40 19       	lddsp	r9,sp[0x4]
80007760:	40 08       	lddsp	r8,sp[0x0]
80007762:	12 93       	mov	r3,r9
80007764:	e4 08 01 0a 	sub	r10,r2,r8
80007768:	c0 80       	breq	80007778 <_dtoa_r+0x834>
8000776a:	c0 28       	rjmp	8000776e <_dtoa_r+0x82a>
8000776c:	04 9a       	mov	r10,r2
8000776e:	06 9b       	mov	r11,r3
80007770:	0e 9c       	mov	r12,r7
80007772:	e0 a0 0a df 	rcall	80008d30 <__pow5mult>
80007776:	18 93       	mov	r3,r12
80007778:	30 1b       	mov	r11,1
8000777a:	0e 9c       	mov	r12,r7
8000777c:	e0 a0 0a 94 	rcall	80008ca4 <__i2b>
80007780:	41 1a       	lddsp	r10,sp[0x44]
80007782:	18 92       	mov	r2,r12
80007784:	58 0a       	cp.w	r10,0
80007786:	e0 8a 00 07 	brle	80007794 <_dtoa_r+0x850>
8000778a:	18 9b       	mov	r11,r12
8000778c:	0e 9c       	mov	r12,r7
8000778e:	e0 a0 0a d1 	rcall	80008d30 <__pow5mult>
80007792:	18 92       	mov	r2,r12
80007794:	40 c9       	lddsp	r9,sp[0x30]
80007796:	58 19       	cp.w	r9,1
80007798:	e0 89 00 14 	brgt	800077c0 <_dtoa_r+0x87c>
8000779c:	40 38       	lddsp	r8,sp[0xc]
8000779e:	58 08       	cp.w	r8,0
800077a0:	c1 01       	brne	800077c0 <_dtoa_r+0x87c>
800077a2:	40 29       	lddsp	r9,sp[0x8]
800077a4:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
800077a8:	c0 c1       	brne	800077c0 <_dtoa_r+0x87c>
800077aa:	12 98       	mov	r8,r9
800077ac:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800077b0:	c0 80       	breq	800077c0 <_dtoa_r+0x87c>
800077b2:	40 4c       	lddsp	r12,sp[0x10]
800077b4:	30 1b       	mov	r11,1
800077b6:	2f fc       	sub	r12,-1
800077b8:	2f f0       	sub	r0,-1
800077ba:	50 4c       	stdsp	sp[0x10],r12
800077bc:	50 6b       	stdsp	sp[0x18],r11
800077be:	c0 38       	rjmp	800077c4 <_dtoa_r+0x880>
800077c0:	30 0a       	mov	r10,0
800077c2:	50 6a       	stdsp	sp[0x18],r10
800077c4:	41 19       	lddsp	r9,sp[0x44]
800077c6:	58 09       	cp.w	r9,0
800077c8:	c0 31       	brne	800077ce <_dtoa_r+0x88a>
800077ca:	30 1c       	mov	r12,1
800077cc:	c0 98       	rjmp	800077de <_dtoa_r+0x89a>
800077ce:	64 48       	ld.w	r8,r2[0x10]
800077d0:	2f c8       	sub	r8,-4
800077d2:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
800077d6:	e0 a0 08 08 	rcall	800087e6 <__hi0bits>
800077da:	f8 0c 11 20 	rsub	r12,r12,32
800077de:	40 4b       	lddsp	r11,sp[0x10]
800077e0:	f8 0b 00 08 	add	r8,r12,r11
800077e4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800077e8:	c0 c0       	breq	80007800 <_dtoa_r+0x8bc>
800077ea:	f0 08 11 20 	rsub	r8,r8,32
800077ee:	58 48       	cp.w	r8,4
800077f0:	e0 8a 00 06 	brle	800077fc <_dtoa_r+0x8b8>
800077f4:	20 48       	sub	r8,4
800077f6:	10 0b       	add	r11,r8
800077f8:	50 4b       	stdsp	sp[0x10],r11
800077fa:	c0 78       	rjmp	80007808 <_dtoa_r+0x8c4>
800077fc:	58 48       	cp.w	r8,4
800077fe:	c0 70       	breq	8000780c <_dtoa_r+0x8c8>
80007800:	40 4a       	lddsp	r10,sp[0x10]
80007802:	2e 48       	sub	r8,-28
80007804:	10 0a       	add	r10,r8
80007806:	50 4a       	stdsp	sp[0x10],r10
80007808:	10 00       	add	r0,r8
8000780a:	10 05       	add	r5,r8
8000780c:	58 00       	cp.w	r0,0
8000780e:	e0 8a 00 08 	brle	8000781e <_dtoa_r+0x8da>
80007812:	06 9b       	mov	r11,r3
80007814:	00 9a       	mov	r10,r0
80007816:	0e 9c       	mov	r12,r7
80007818:	e0 a0 09 82 	rcall	80008b1c <__lshift>
8000781c:	18 93       	mov	r3,r12
8000781e:	40 49       	lddsp	r9,sp[0x10]
80007820:	58 09       	cp.w	r9,0
80007822:	e0 8a 00 08 	brle	80007832 <_dtoa_r+0x8ee>
80007826:	04 9b       	mov	r11,r2
80007828:	12 9a       	mov	r10,r9
8000782a:	0e 9c       	mov	r12,r7
8000782c:	e0 a0 09 78 	rcall	80008b1c <__lshift>
80007830:	18 92       	mov	r2,r12
80007832:	41 48       	lddsp	r8,sp[0x50]
80007834:	58 08       	cp.w	r8,0
80007836:	c1 b0       	breq	8000786c <_dtoa_r+0x928>
80007838:	04 9b       	mov	r11,r2
8000783a:	06 9c       	mov	r12,r3
8000783c:	e0 a0 08 4c 	rcall	800088d4 <__mcmp>
80007840:	c1 64       	brge	8000786c <_dtoa_r+0x928>
80007842:	06 9b       	mov	r11,r3
80007844:	30 09       	mov	r9,0
80007846:	30 aa       	mov	r10,10
80007848:	0e 9c       	mov	r12,r7
8000784a:	e0 a0 0a 35 	rcall	80008cb4 <__multadd>
8000784e:	20 16       	sub	r6,1
80007850:	18 93       	mov	r3,r12
80007852:	40 dc       	lddsp	r12,sp[0x34]
80007854:	58 0c       	cp.w	r12,0
80007856:	c0 31       	brne	8000785c <_dtoa_r+0x918>
80007858:	40 91       	lddsp	r1,sp[0x24]
8000785a:	c0 98       	rjmp	8000786c <_dtoa_r+0x928>
8000785c:	08 9b       	mov	r11,r4
8000785e:	40 91       	lddsp	r1,sp[0x24]
80007860:	30 09       	mov	r9,0
80007862:	30 aa       	mov	r10,10
80007864:	0e 9c       	mov	r12,r7
80007866:	e0 a0 0a 27 	rcall	80008cb4 <__multadd>
8000786a:	18 94       	mov	r4,r12
8000786c:	58 01       	cp.w	r1,0
8000786e:	5f a9       	srle	r9
80007870:	40 cb       	lddsp	r11,sp[0x30]
80007872:	58 2b       	cp.w	r11,2
80007874:	5f 98       	srgt	r8
80007876:	f3 e8 00 08 	and	r8,r9,r8
8000787a:	c2 50       	breq	800078c4 <_dtoa_r+0x980>
8000787c:	58 01       	cp.w	r1,0
8000787e:	c1 11       	brne	800078a0 <_dtoa_r+0x95c>
80007880:	04 9b       	mov	r11,r2
80007882:	02 99       	mov	r9,r1
80007884:	30 5a       	mov	r10,5
80007886:	0e 9c       	mov	r12,r7
80007888:	e0 a0 0a 16 	rcall	80008cb4 <__multadd>
8000788c:	18 92       	mov	r2,r12
8000788e:	18 9b       	mov	r11,r12
80007890:	06 9c       	mov	r12,r3
80007892:	e0 a0 08 21 	rcall	800088d4 <__mcmp>
80007896:	e0 89 00 0f 	brgt	800078b4 <_dtoa_r+0x970>
8000789a:	c0 38       	rjmp	800078a0 <_dtoa_r+0x95c>
8000789c:	30 02       	mov	r2,0
8000789e:	04 94       	mov	r4,r2
800078a0:	40 ea       	lddsp	r10,sp[0x38]
800078a2:	30 09       	mov	r9,0
800078a4:	5c da       	com	r10
800078a6:	40 85       	lddsp	r5,sp[0x20]
800078a8:	50 6a       	stdsp	sp[0x18],r10
800078aa:	50 49       	stdsp	sp[0x10],r9
800078ac:	c0 f9       	rjmp	80007aca <_dtoa_r+0xb86>
800078ae:	08 92       	mov	r2,r4
800078b0:	40 66       	lddsp	r6,sp[0x18]
800078b2:	04 94       	mov	r4,r2
800078b4:	2f f6       	sub	r6,-1
800078b6:	50 66       	stdsp	sp[0x18],r6
800078b8:	33 18       	mov	r8,49
800078ba:	40 85       	lddsp	r5,sp[0x20]
800078bc:	0a c8       	st.b	r5++,r8
800078be:	30 08       	mov	r8,0
800078c0:	50 48       	stdsp	sp[0x10],r8
800078c2:	c0 49       	rjmp	80007aca <_dtoa_r+0xb86>
800078c4:	40 dc       	lddsp	r12,sp[0x34]
800078c6:	58 0c       	cp.w	r12,0
800078c8:	e0 80 00 b5 	breq	80007a32 <_dtoa_r+0xaee>
800078cc:	58 05       	cp.w	r5,0
800078ce:	e0 8a 00 08 	brle	800078de <_dtoa_r+0x99a>
800078d2:	08 9b       	mov	r11,r4
800078d4:	0a 9a       	mov	r10,r5
800078d6:	0e 9c       	mov	r12,r7
800078d8:	e0 a0 09 22 	rcall	80008b1c <__lshift>
800078dc:	18 94       	mov	r4,r12
800078de:	40 6b       	lddsp	r11,sp[0x18]
800078e0:	58 0b       	cp.w	r11,0
800078e2:	c0 31       	brne	800078e8 <_dtoa_r+0x9a4>
800078e4:	08 9c       	mov	r12,r4
800078e6:	c1 38       	rjmp	8000790c <_dtoa_r+0x9c8>
800078e8:	68 1b       	ld.w	r11,r4[0x4]
800078ea:	0e 9c       	mov	r12,r7
800078ec:	e0 a0 08 28 	rcall	8000893c <_Balloc>
800078f0:	68 4a       	ld.w	r10,r4[0x10]
800078f2:	18 95       	mov	r5,r12
800078f4:	e8 cb ff f4 	sub	r11,r4,-12
800078f8:	2f ea       	sub	r10,-2
800078fa:	2f 4c       	sub	r12,-12
800078fc:	a3 6a       	lsl	r10,0x2
800078fe:	fe b0 e8 43 	rcall	80004984 <memcpy>
80007902:	0a 9b       	mov	r11,r5
80007904:	30 1a       	mov	r10,1
80007906:	0e 9c       	mov	r12,r7
80007908:	e0 a0 09 0a 	rcall	80008b1c <__lshift>
8000790c:	50 44       	stdsp	sp[0x10],r4
8000790e:	40 3a       	lddsp	r10,sp[0xc]
80007910:	30 19       	mov	r9,1
80007912:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80007916:	18 94       	mov	r4,r12
80007918:	50 da       	stdsp	sp[0x34],r10
8000791a:	40 85       	lddsp	r5,sp[0x20]
8000791c:	50 99       	stdsp	sp[0x24],r9
8000791e:	50 26       	stdsp	sp[0x8],r6
80007920:	50 e1       	stdsp	sp[0x38],r1
80007922:	04 9b       	mov	r11,r2
80007924:	06 9c       	mov	r12,r3
80007926:	fe b0 fa 7f 	rcall	80006e24 <quorem>
8000792a:	40 4b       	lddsp	r11,sp[0x10]
8000792c:	f8 c0 ff d0 	sub	r0,r12,-48
80007930:	06 9c       	mov	r12,r3
80007932:	e0 a0 07 d1 	rcall	800088d4 <__mcmp>
80007936:	08 9a       	mov	r10,r4
80007938:	50 6c       	stdsp	sp[0x18],r12
8000793a:	04 9b       	mov	r11,r2
8000793c:	0e 9c       	mov	r12,r7
8000793e:	e0 a0 08 87 	rcall	80008a4c <__mdiff>
80007942:	18 91       	mov	r1,r12
80007944:	78 38       	ld.w	r8,r12[0xc]
80007946:	58 08       	cp.w	r8,0
80007948:	c0 30       	breq	8000794e <_dtoa_r+0xa0a>
8000794a:	30 16       	mov	r6,1
8000794c:	c0 68       	rjmp	80007958 <_dtoa_r+0xa14>
8000794e:	18 9b       	mov	r11,r12
80007950:	06 9c       	mov	r12,r3
80007952:	e0 a0 07 c1 	rcall	800088d4 <__mcmp>
80007956:	18 96       	mov	r6,r12
80007958:	0e 9c       	mov	r12,r7
8000795a:	02 9b       	mov	r11,r1
8000795c:	e0 a0 07 d6 	rcall	80008908 <_Bfree>
80007960:	40 cc       	lddsp	r12,sp[0x30]
80007962:	ed ec 10 08 	or	r8,r6,r12
80007966:	c0 d1       	brne	80007980 <_dtoa_r+0xa3c>
80007968:	40 db       	lddsp	r11,sp[0x34]
8000796a:	58 0b       	cp.w	r11,0
8000796c:	c0 a1       	brne	80007980 <_dtoa_r+0xa3c>
8000796e:	40 26       	lddsp	r6,sp[0x8]
80007970:	e0 40 00 39 	cp.w	r0,57
80007974:	c3 00       	breq	800079d4 <_dtoa_r+0xa90>
80007976:	40 6a       	lddsp	r10,sp[0x18]
80007978:	58 0a       	cp.w	r10,0
8000797a:	e0 89 00 24 	brgt	800079c2 <_dtoa_r+0xa7e>
8000797e:	c2 f8       	rjmp	800079dc <_dtoa_r+0xa98>
80007980:	40 69       	lddsp	r9,sp[0x18]
80007982:	58 09       	cp.w	r9,0
80007984:	c0 85       	brlt	80007994 <_dtoa_r+0xa50>
80007986:	12 98       	mov	r8,r9
80007988:	40 cc       	lddsp	r12,sp[0x30]
8000798a:	18 48       	or	r8,r12
8000798c:	c1 d1       	brne	800079c6 <_dtoa_r+0xa82>
8000798e:	40 db       	lddsp	r11,sp[0x34]
80007990:	58 0b       	cp.w	r11,0
80007992:	c1 a1       	brne	800079c6 <_dtoa_r+0xa82>
80007994:	0c 99       	mov	r9,r6
80007996:	40 26       	lddsp	r6,sp[0x8]
80007998:	58 09       	cp.w	r9,0
8000799a:	e0 8a 00 21 	brle	800079dc <_dtoa_r+0xa98>
8000799e:	06 9b       	mov	r11,r3
800079a0:	30 1a       	mov	r10,1
800079a2:	0e 9c       	mov	r12,r7
800079a4:	e0 a0 08 bc 	rcall	80008b1c <__lshift>
800079a8:	04 9b       	mov	r11,r2
800079aa:	18 93       	mov	r3,r12
800079ac:	e0 a0 07 94 	rcall	800088d4 <__mcmp>
800079b0:	e0 89 00 06 	brgt	800079bc <_dtoa_r+0xa78>
800079b4:	c1 41       	brne	800079dc <_dtoa_r+0xa98>
800079b6:	ed b0 00 00 	bld	r0,0x0
800079ba:	c1 11       	brne	800079dc <_dtoa_r+0xa98>
800079bc:	e0 40 00 39 	cp.w	r0,57
800079c0:	c0 a0       	breq	800079d4 <_dtoa_r+0xa90>
800079c2:	2f f0       	sub	r0,-1
800079c4:	c0 c8       	rjmp	800079dc <_dtoa_r+0xa98>
800079c6:	58 06       	cp.w	r6,0
800079c8:	e0 8a 00 0c 	brle	800079e0 <_dtoa_r+0xa9c>
800079cc:	40 26       	lddsp	r6,sp[0x8]
800079ce:	e0 40 00 39 	cp.w	r0,57
800079d2:	c0 41       	brne	800079da <_dtoa_r+0xa96>
800079d4:	33 98       	mov	r8,57
800079d6:	0a c8       	st.b	r5++,r8
800079d8:	c6 78       	rjmp	80007aa6 <_dtoa_r+0xb62>
800079da:	2f f0       	sub	r0,-1
800079dc:	0a c0       	st.b	r5++,r0
800079de:	c7 58       	rjmp	80007ac8 <_dtoa_r+0xb84>
800079e0:	0a c0       	st.b	r5++,r0
800079e2:	40 9a       	lddsp	r10,sp[0x24]
800079e4:	40 e9       	lddsp	r9,sp[0x38]
800079e6:	12 3a       	cp.w	r10,r9
800079e8:	c4 30       	breq	80007a6e <_dtoa_r+0xb2a>
800079ea:	06 9b       	mov	r11,r3
800079ec:	30 09       	mov	r9,0
800079ee:	30 aa       	mov	r10,10
800079f0:	0e 9c       	mov	r12,r7
800079f2:	e0 a0 09 61 	rcall	80008cb4 <__multadd>
800079f6:	40 48       	lddsp	r8,sp[0x10]
800079f8:	18 93       	mov	r3,r12
800079fa:	08 38       	cp.w	r8,r4
800079fc:	c0 91       	brne	80007a0e <_dtoa_r+0xaca>
800079fe:	10 9b       	mov	r11,r8
80007a00:	30 09       	mov	r9,0
80007a02:	30 aa       	mov	r10,10
80007a04:	0e 9c       	mov	r12,r7
80007a06:	e0 a0 09 57 	rcall	80008cb4 <__multadd>
80007a0a:	50 4c       	stdsp	sp[0x10],r12
80007a0c:	c0 e8       	rjmp	80007a28 <_dtoa_r+0xae4>
80007a0e:	40 4b       	lddsp	r11,sp[0x10]
80007a10:	30 09       	mov	r9,0
80007a12:	30 aa       	mov	r10,10
80007a14:	0e 9c       	mov	r12,r7
80007a16:	e0 a0 09 4f 	rcall	80008cb4 <__multadd>
80007a1a:	08 9b       	mov	r11,r4
80007a1c:	50 4c       	stdsp	sp[0x10],r12
80007a1e:	30 09       	mov	r9,0
80007a20:	30 aa       	mov	r10,10
80007a22:	0e 9c       	mov	r12,r7
80007a24:	e0 a0 09 48 	rcall	80008cb4 <__multadd>
80007a28:	18 94       	mov	r4,r12
80007a2a:	40 9c       	lddsp	r12,sp[0x24]
80007a2c:	2f fc       	sub	r12,-1
80007a2e:	50 9c       	stdsp	sp[0x24],r12
80007a30:	c7 9b       	rjmp	80007922 <_dtoa_r+0x9de>
80007a32:	30 18       	mov	r8,1
80007a34:	06 90       	mov	r0,r3
80007a36:	40 85       	lddsp	r5,sp[0x20]
80007a38:	08 93       	mov	r3,r4
80007a3a:	0c 94       	mov	r4,r6
80007a3c:	10 96       	mov	r6,r8
80007a3e:	04 9b       	mov	r11,r2
80007a40:	00 9c       	mov	r12,r0
80007a42:	fe b0 f9 f1 	rcall	80006e24 <quorem>
80007a46:	2d 0c       	sub	r12,-48
80007a48:	0a cc       	st.b	r5++,r12
80007a4a:	02 36       	cp.w	r6,r1
80007a4c:	c0 a4       	brge	80007a60 <_dtoa_r+0xb1c>
80007a4e:	00 9b       	mov	r11,r0
80007a50:	30 09       	mov	r9,0
80007a52:	30 aa       	mov	r10,10
80007a54:	0e 9c       	mov	r12,r7
80007a56:	2f f6       	sub	r6,-1
80007a58:	e0 a0 09 2e 	rcall	80008cb4 <__multadd>
80007a5c:	18 90       	mov	r0,r12
80007a5e:	cf 0b       	rjmp	80007a3e <_dtoa_r+0xafa>
80007a60:	08 96       	mov	r6,r4
80007a62:	30 0b       	mov	r11,0
80007a64:	06 94       	mov	r4,r3
80007a66:	50 4b       	stdsp	sp[0x10],r11
80007a68:	00 93       	mov	r3,r0
80007a6a:	18 90       	mov	r0,r12
80007a6c:	c0 28       	rjmp	80007a70 <_dtoa_r+0xb2c>
80007a6e:	40 26       	lddsp	r6,sp[0x8]
80007a70:	06 9b       	mov	r11,r3
80007a72:	30 1a       	mov	r10,1
80007a74:	0e 9c       	mov	r12,r7
80007a76:	e0 a0 08 53 	rcall	80008b1c <__lshift>
80007a7a:	04 9b       	mov	r11,r2
80007a7c:	18 93       	mov	r3,r12
80007a7e:	e0 a0 07 2b 	rcall	800088d4 <__mcmp>
80007a82:	e0 89 00 12 	brgt	80007aa6 <_dtoa_r+0xb62>
80007a86:	c1 b1       	brne	80007abc <_dtoa_r+0xb78>
80007a88:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80007a8c:	c0 d1       	brne	80007aa6 <_dtoa_r+0xb62>
80007a8e:	c1 78       	rjmp	80007abc <_dtoa_r+0xb78>
80007a90:	40 89       	lddsp	r9,sp[0x20]
80007a92:	12 38       	cp.w	r8,r9
80007a94:	c0 30       	breq	80007a9a <_dtoa_r+0xb56>
80007a96:	10 95       	mov	r5,r8
80007a98:	c0 88       	rjmp	80007aa8 <_dtoa_r+0xb64>
80007a9a:	2f f6       	sub	r6,-1
80007a9c:	50 66       	stdsp	sp[0x18],r6
80007a9e:	33 18       	mov	r8,49
80007aa0:	40 8c       	lddsp	r12,sp[0x20]
80007aa2:	b8 88       	st.b	r12[0x0],r8
80007aa4:	c1 38       	rjmp	80007aca <_dtoa_r+0xb86>
80007aa6:	33 9a       	mov	r10,57
80007aa8:	0a 98       	mov	r8,r5
80007aaa:	11 79       	ld.ub	r9,--r8
80007aac:	f4 09 18 00 	cp.b	r9,r10
80007ab0:	cf 00       	breq	80007a90 <_dtoa_r+0xb4c>
80007ab2:	2f f9       	sub	r9,-1
80007ab4:	b0 89       	st.b	r8[0x0],r9
80007ab6:	c0 98       	rjmp	80007ac8 <_dtoa_r+0xb84>
80007ab8:	10 95       	mov	r5,r8
80007aba:	c0 28       	rjmp	80007abe <_dtoa_r+0xb7a>
80007abc:	33 09       	mov	r9,48
80007abe:	0a 98       	mov	r8,r5
80007ac0:	11 7a       	ld.ub	r10,--r8
80007ac2:	f2 0a 18 00 	cp.b	r10,r9
80007ac6:	cf 90       	breq	80007ab8 <_dtoa_r+0xb74>
80007ac8:	50 66       	stdsp	sp[0x18],r6
80007aca:	04 9b       	mov	r11,r2
80007acc:	0e 9c       	mov	r12,r7
80007ace:	e0 a0 07 1d 	rcall	80008908 <_Bfree>
80007ad2:	58 04       	cp.w	r4,0
80007ad4:	c1 20       	breq	80007af8 <_dtoa_r+0xbb4>
80007ad6:	40 4b       	lddsp	r11,sp[0x10]
80007ad8:	08 3b       	cp.w	r11,r4
80007ada:	5f 19       	srne	r9
80007adc:	58 0b       	cp.w	r11,0
80007ade:	5f 18       	srne	r8
80007ae0:	f3 e8 00 08 	and	r8,r9,r8
80007ae4:	c0 40       	breq	80007aec <_dtoa_r+0xba8>
80007ae6:	0e 9c       	mov	r12,r7
80007ae8:	e0 a0 07 10 	rcall	80008908 <_Bfree>
80007aec:	08 9b       	mov	r11,r4
80007aee:	0e 9c       	mov	r12,r7
80007af0:	e0 a0 07 0c 	rcall	80008908 <_Bfree>
80007af4:	c0 28       	rjmp	80007af8 <_dtoa_r+0xbb4>
80007af6:	50 66       	stdsp	sp[0x18],r6
80007af8:	0e 9c       	mov	r12,r7
80007afa:	06 9b       	mov	r11,r3
80007afc:	e0 a0 07 06 	rcall	80008908 <_Bfree>
80007b00:	30 08       	mov	r8,0
80007b02:	aa 88       	st.b	r5[0x0],r8
80007b04:	40 68       	lddsp	r8,sp[0x18]
80007b06:	41 5a       	lddsp	r10,sp[0x54]
80007b08:	2f f8       	sub	r8,-1
80007b0a:	41 29       	lddsp	r9,sp[0x48]
80007b0c:	95 08       	st.w	r10[0x0],r8
80007b0e:	40 8c       	lddsp	r12,sp[0x20]
80007b10:	58 09       	cp.w	r9,0
80007b12:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80007b16:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80007b1a:	2e 6d       	sub	sp,-104
80007b1c:	d8 32       	popm	r0-r7,pc
80007b1e:	d7 03       	nop

80007b20 <_fflush_r>:
80007b20:	d4 21       	pushm	r4-r7,lr
80007b22:	16 97       	mov	r7,r11
80007b24:	18 96       	mov	r6,r12
80007b26:	76 48       	ld.w	r8,r11[0x10]
80007b28:	58 08       	cp.w	r8,0
80007b2a:	c7 f0       	breq	80007c28 <_fflush_r+0x108>
80007b2c:	58 0c       	cp.w	r12,0
80007b2e:	c0 50       	breq	80007b38 <_fflush_r+0x18>
80007b30:	78 68       	ld.w	r8,r12[0x18]
80007b32:	58 08       	cp.w	r8,0
80007b34:	c0 21       	brne	80007b38 <_fflush_r+0x18>
80007b36:	cc dc       	rcall	80007cd0 <__sinit>
80007b38:	fe c8 c5 a4 	sub	r8,pc,-14940
80007b3c:	10 37       	cp.w	r7,r8
80007b3e:	c0 31       	brne	80007b44 <_fflush_r+0x24>
80007b40:	6c 07       	ld.w	r7,r6[0x0]
80007b42:	c0 c8       	rjmp	80007b5a <_fflush_r+0x3a>
80007b44:	fe c8 c5 90 	sub	r8,pc,-14960
80007b48:	10 37       	cp.w	r7,r8
80007b4a:	c0 31       	brne	80007b50 <_fflush_r+0x30>
80007b4c:	6c 17       	ld.w	r7,r6[0x4]
80007b4e:	c0 68       	rjmp	80007b5a <_fflush_r+0x3a>
80007b50:	fe c8 c5 7c 	sub	r8,pc,-14980
80007b54:	10 37       	cp.w	r7,r8
80007b56:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80007b5a:	8e 6a       	ld.sh	r10,r7[0xc]
80007b5c:	14 98       	mov	r8,r10
80007b5e:	ed ba 00 03 	bld	r10,0x3
80007b62:	c4 20       	breq	80007be6 <_fflush_r+0xc6>
80007b64:	ab ba       	sbr	r10,0xb
80007b66:	ae 6a       	st.h	r7[0xc],r10
80007b68:	6e 18       	ld.w	r8,r7[0x4]
80007b6a:	58 08       	cp.w	r8,0
80007b6c:	e0 89 00 06 	brgt	80007b78 <_fflush_r+0x58>
80007b70:	6f 08       	ld.w	r8,r7[0x40]
80007b72:	58 08       	cp.w	r8,0
80007b74:	e0 8a 00 5a 	brle	80007c28 <_fflush_r+0x108>
80007b78:	6e b8       	ld.w	r8,r7[0x2c]
80007b7a:	58 08       	cp.w	r8,0
80007b7c:	c5 60       	breq	80007c28 <_fflush_r+0x108>
80007b7e:	e2 1a 10 00 	andl	r10,0x1000,COH
80007b82:	c0 30       	breq	80007b88 <_fflush_r+0x68>
80007b84:	6f 55       	ld.w	r5,r7[0x54]
80007b86:	c0 f8       	rjmp	80007ba4 <_fflush_r+0x84>
80007b88:	30 19       	mov	r9,1
80007b8a:	6e 8b       	ld.w	r11,r7[0x20]
80007b8c:	0c 9c       	mov	r12,r6
80007b8e:	5d 18       	icall	r8
80007b90:	18 95       	mov	r5,r12
80007b92:	5b fc       	cp.w	r12,-1
80007b94:	c0 81       	brne	80007ba4 <_fflush_r+0x84>
80007b96:	6c 38       	ld.w	r8,r6[0xc]
80007b98:	59 d8       	cp.w	r8,29
80007b9a:	c4 70       	breq	80007c28 <_fflush_r+0x108>
80007b9c:	8e 68       	ld.sh	r8,r7[0xc]
80007b9e:	a7 a8       	sbr	r8,0x6
80007ba0:	ae 68       	st.h	r7[0xc],r8
80007ba2:	d8 22       	popm	r4-r7,pc
80007ba4:	8e 68       	ld.sh	r8,r7[0xc]
80007ba6:	ed b8 00 02 	bld	r8,0x2
80007baa:	c0 91       	brne	80007bbc <_fflush_r+0x9c>
80007bac:	6e 18       	ld.w	r8,r7[0x4]
80007bae:	10 15       	sub	r5,r8
80007bb0:	6e d8       	ld.w	r8,r7[0x34]
80007bb2:	58 08       	cp.w	r8,0
80007bb4:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80007bb8:	eb d8 e1 15 	subne	r5,r5,r8
80007bbc:	6e b8       	ld.w	r8,r7[0x2c]
80007bbe:	0c 9c       	mov	r12,r6
80007bc0:	30 09       	mov	r9,0
80007bc2:	0a 9a       	mov	r10,r5
80007bc4:	6e 8b       	ld.w	r11,r7[0x20]
80007bc6:	5d 18       	icall	r8
80007bc8:	8e 68       	ld.sh	r8,r7[0xc]
80007bca:	0a 3c       	cp.w	r12,r5
80007bcc:	c2 61       	brne	80007c18 <_fflush_r+0xf8>
80007bce:	ab d8       	cbr	r8,0xb
80007bd0:	30 0c       	mov	r12,0
80007bd2:	6e 49       	ld.w	r9,r7[0x10]
80007bd4:	ae 68       	st.h	r7[0xc],r8
80007bd6:	8f 1c       	st.w	r7[0x4],r12
80007bd8:	8f 09       	st.w	r7[0x0],r9
80007bda:	ed b8 00 0c 	bld	r8,0xc
80007bde:	c2 51       	brne	80007c28 <_fflush_r+0x108>
80007be0:	ef 45 00 54 	st.w	r7[84],r5
80007be4:	d8 22       	popm	r4-r7,pc
80007be6:	6e 45       	ld.w	r5,r7[0x10]
80007be8:	58 05       	cp.w	r5,0
80007bea:	c1 f0       	breq	80007c28 <_fflush_r+0x108>
80007bec:	6e 04       	ld.w	r4,r7[0x0]
80007bee:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80007bf2:	8f 05       	st.w	r7[0x0],r5
80007bf4:	f9 b8 01 00 	movne	r8,0
80007bf8:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80007bfc:	0a 14       	sub	r4,r5
80007bfe:	8f 28       	st.w	r7[0x8],r8
80007c00:	c1 18       	rjmp	80007c22 <_fflush_r+0x102>
80007c02:	08 99       	mov	r9,r4
80007c04:	0a 9a       	mov	r10,r5
80007c06:	6e a8       	ld.w	r8,r7[0x28]
80007c08:	6e 8b       	ld.w	r11,r7[0x20]
80007c0a:	0c 9c       	mov	r12,r6
80007c0c:	5d 18       	icall	r8
80007c0e:	18 14       	sub	r4,r12
80007c10:	58 0c       	cp.w	r12,0
80007c12:	e0 89 00 07 	brgt	80007c20 <_fflush_r+0x100>
80007c16:	8e 68       	ld.sh	r8,r7[0xc]
80007c18:	a7 a8       	sbr	r8,0x6
80007c1a:	3f fc       	mov	r12,-1
80007c1c:	ae 68       	st.h	r7[0xc],r8
80007c1e:	d8 22       	popm	r4-r7,pc
80007c20:	18 05       	add	r5,r12
80007c22:	58 04       	cp.w	r4,0
80007c24:	fe 99 ff ef 	brgt	80007c02 <_fflush_r+0xe2>
80007c28:	d8 2a       	popm	r4-r7,pc,r12=0
80007c2a:	d7 03       	nop

80007c2c <__sfp_lock_acquire>:
80007c2c:	5e fc       	retal	r12

80007c2e <__sfp_lock_release>:
80007c2e:	5e fc       	retal	r12

80007c30 <_cleanup_r>:
80007c30:	d4 01       	pushm	lr
80007c32:	fe cb e8 6a 	sub	r11,pc,-6038
80007c36:	e0 a0 02 fd 	rcall	80008230 <_fwalk>
80007c3a:	d8 02       	popm	pc

80007c3c <__sfmoreglue>:
80007c3c:	d4 21       	pushm	r4-r7,lr
80007c3e:	16 95       	mov	r5,r11
80007c40:	f6 06 10 5c 	mul	r6,r11,92
80007c44:	ec cb ff f4 	sub	r11,r6,-12
80007c48:	e0 a0 03 84 	rcall	80008350 <_malloc_r>
80007c4c:	18 97       	mov	r7,r12
80007c4e:	c0 90       	breq	80007c60 <__sfmoreglue+0x24>
80007c50:	99 15       	st.w	r12[0x4],r5
80007c52:	30 0b       	mov	r11,0
80007c54:	2f 4c       	sub	r12,-12
80007c56:	0c 9a       	mov	r10,r6
80007c58:	8f 2c       	st.w	r7[0x8],r12
80007c5a:	8f 0b       	st.w	r7[0x0],r11
80007c5c:	e0 a0 05 bc 	rcall	800087d4 <memset>
80007c60:	0e 9c       	mov	r12,r7
80007c62:	d8 22       	popm	r4-r7,pc

80007c64 <__sfp>:
80007c64:	d4 21       	pushm	r4-r7,lr
80007c66:	fe c8 c6 6e 	sub	r8,pc,-14738
80007c6a:	18 96       	mov	r6,r12
80007c6c:	70 07       	ld.w	r7,r8[0x0]
80007c6e:	6e 68       	ld.w	r8,r7[0x18]
80007c70:	58 08       	cp.w	r8,0
80007c72:	c0 31       	brne	80007c78 <__sfp+0x14>
80007c74:	0e 9c       	mov	r12,r7
80007c76:	c2 dc       	rcall	80007cd0 <__sinit>
80007c78:	ee c7 ff 28 	sub	r7,r7,-216
80007c7c:	30 05       	mov	r5,0
80007c7e:	6e 2c       	ld.w	r12,r7[0x8]
80007c80:	6e 18       	ld.w	r8,r7[0x4]
80007c82:	c0 68       	rjmp	80007c8e <__sfp+0x2a>
80007c84:	98 69       	ld.sh	r9,r12[0xc]
80007c86:	ea 09 19 00 	cp.h	r9,r5
80007c8a:	c1 10       	breq	80007cac <__sfp+0x48>
80007c8c:	2a 4c       	sub	r12,-92
80007c8e:	20 18       	sub	r8,1
80007c90:	cf a7       	brpl	80007c84 <__sfp+0x20>
80007c92:	6e 08       	ld.w	r8,r7[0x0]
80007c94:	58 08       	cp.w	r8,0
80007c96:	c0 61       	brne	80007ca2 <__sfp+0x3e>
80007c98:	30 4b       	mov	r11,4
80007c9a:	0c 9c       	mov	r12,r6
80007c9c:	cd 0f       	rcall	80007c3c <__sfmoreglue>
80007c9e:	8f 0c       	st.w	r7[0x0],r12
80007ca0:	c0 30       	breq	80007ca6 <__sfp+0x42>
80007ca2:	6e 07       	ld.w	r7,r7[0x0]
80007ca4:	ce db       	rjmp	80007c7e <__sfp+0x1a>
80007ca6:	30 c8       	mov	r8,12
80007ca8:	8d 38       	st.w	r6[0xc],r8
80007caa:	d8 22       	popm	r4-r7,pc
80007cac:	30 08       	mov	r8,0
80007cae:	f9 48 00 4c 	st.w	r12[76],r8
80007cb2:	99 08       	st.w	r12[0x0],r8
80007cb4:	99 28       	st.w	r12[0x8],r8
80007cb6:	99 18       	st.w	r12[0x4],r8
80007cb8:	99 48       	st.w	r12[0x10],r8
80007cba:	99 58       	st.w	r12[0x14],r8
80007cbc:	99 68       	st.w	r12[0x18],r8
80007cbe:	99 d8       	st.w	r12[0x34],r8
80007cc0:	99 e8       	st.w	r12[0x38],r8
80007cc2:	f9 48 00 48 	st.w	r12[72],r8
80007cc6:	3f f8       	mov	r8,-1
80007cc8:	b8 78       	st.h	r12[0xe],r8
80007cca:	30 18       	mov	r8,1
80007ccc:	b8 68       	st.h	r12[0xc],r8
80007cce:	d8 22       	popm	r4-r7,pc

80007cd0 <__sinit>:
80007cd0:	d4 21       	pushm	r4-r7,lr
80007cd2:	18 96       	mov	r6,r12
80007cd4:	78 67       	ld.w	r7,r12[0x18]
80007cd6:	58 07       	cp.w	r7,0
80007cd8:	c4 91       	brne	80007d6a <__sinit+0x9a>
80007cda:	fe c8 00 aa 	sub	r8,pc,170
80007cde:	30 15       	mov	r5,1
80007ce0:	99 a8       	st.w	r12[0x28],r8
80007ce2:	f9 47 00 d8 	st.w	r12[216],r7
80007ce6:	f9 47 00 dc 	st.w	r12[220],r7
80007cea:	f9 47 00 e0 	st.w	r12[224],r7
80007cee:	99 65       	st.w	r12[0x18],r5
80007cf0:	cb af       	rcall	80007c64 <__sfp>
80007cf2:	8d 0c       	st.w	r6[0x0],r12
80007cf4:	0c 9c       	mov	r12,r6
80007cf6:	cb 7f       	rcall	80007c64 <__sfp>
80007cf8:	8d 1c       	st.w	r6[0x4],r12
80007cfa:	0c 9c       	mov	r12,r6
80007cfc:	cb 4f       	rcall	80007c64 <__sfp>
80007cfe:	6c 09       	ld.w	r9,r6[0x0]
80007d00:	30 48       	mov	r8,4
80007d02:	93 07       	st.w	r9[0x0],r7
80007d04:	b2 68       	st.h	r9[0xc],r8
80007d06:	93 17       	st.w	r9[0x4],r7
80007d08:	93 27       	st.w	r9[0x8],r7
80007d0a:	6c 18       	ld.w	r8,r6[0x4]
80007d0c:	b2 77       	st.h	r9[0xe],r7
80007d0e:	93 47       	st.w	r9[0x10],r7
80007d10:	93 57       	st.w	r9[0x14],r7
80007d12:	93 67       	st.w	r9[0x18],r7
80007d14:	93 89       	st.w	r9[0x20],r9
80007d16:	91 07       	st.w	r8[0x0],r7
80007d18:	91 17       	st.w	r8[0x4],r7
80007d1a:	91 27       	st.w	r8[0x8],r7
80007d1c:	fe ce eb e4 	sub	lr,pc,-5148
80007d20:	fe cb ec 14 	sub	r11,pc,-5100
80007d24:	93 9e       	st.w	r9[0x24],lr
80007d26:	93 ab       	st.w	r9[0x28],r11
80007d28:	fe ca ec 3c 	sub	r10,pc,-5060
80007d2c:	fe c4 ec 48 	sub	r4,pc,-5048
80007d30:	93 ba       	st.w	r9[0x2c],r10
80007d32:	93 c4       	st.w	r9[0x30],r4
80007d34:	30 99       	mov	r9,9
80007d36:	b0 69       	st.h	r8[0xc],r9
80007d38:	b0 75       	st.h	r8[0xe],r5
80007d3a:	91 c4       	st.w	r8[0x30],r4
80007d3c:	91 47       	st.w	r8[0x10],r7
80007d3e:	91 57       	st.w	r8[0x14],r7
80007d40:	91 67       	st.w	r8[0x18],r7
80007d42:	91 88       	st.w	r8[0x20],r8
80007d44:	91 9e       	st.w	r8[0x24],lr
80007d46:	91 ab       	st.w	r8[0x28],r11
80007d48:	91 ba       	st.w	r8[0x2c],r10
80007d4a:	8d 2c       	st.w	r6[0x8],r12
80007d4c:	31 28       	mov	r8,18
80007d4e:	99 07       	st.w	r12[0x0],r7
80007d50:	b8 68       	st.h	r12[0xc],r8
80007d52:	99 17       	st.w	r12[0x4],r7
80007d54:	99 27       	st.w	r12[0x8],r7
80007d56:	30 28       	mov	r8,2
80007d58:	b8 78       	st.h	r12[0xe],r8
80007d5a:	99 c4       	st.w	r12[0x30],r4
80007d5c:	99 67       	st.w	r12[0x18],r7
80007d5e:	99 9e       	st.w	r12[0x24],lr
80007d60:	99 ab       	st.w	r12[0x28],r11
80007d62:	99 ba       	st.w	r12[0x2c],r10
80007d64:	99 47       	st.w	r12[0x10],r7
80007d66:	99 57       	st.w	r12[0x14],r7
80007d68:	99 8c       	st.w	r12[0x20],r12
80007d6a:	d8 22       	popm	r4-r7,pc

80007d6c <_malloc_trim_r>:
80007d6c:	d4 21       	pushm	r4-r7,lr
80007d6e:	16 95       	mov	r5,r11
80007d70:	18 97       	mov	r7,r12
80007d72:	e0 a0 05 38 	rcall	800087e2 <__malloc_lock>
80007d76:	e0 64 01 1c 	mov	r4,284
80007d7a:	68 28       	ld.w	r8,r4[0x8]
80007d7c:	70 16       	ld.w	r6,r8[0x4]
80007d7e:	e0 16 ff fc 	andl	r6,0xfffc
80007d82:	ec c8 ff 91 	sub	r8,r6,-111
80007d86:	f0 05 01 05 	sub	r5,r8,r5
80007d8a:	e0 15 ff 80 	andl	r5,0xff80
80007d8e:	ea c5 00 80 	sub	r5,r5,128
80007d92:	e0 45 00 7f 	cp.w	r5,127
80007d96:	e0 8a 00 25 	brle	80007de0 <_malloc_trim_r+0x74>
80007d9a:	30 0b       	mov	r11,0
80007d9c:	0e 9c       	mov	r12,r7
80007d9e:	e0 a0 09 93 	rcall	800090c4 <_sbrk_r>
80007da2:	68 28       	ld.w	r8,r4[0x8]
80007da4:	0c 08       	add	r8,r6
80007da6:	10 3c       	cp.w	r12,r8
80007da8:	c1 c1       	brne	80007de0 <_malloc_trim_r+0x74>
80007daa:	ea 0b 11 00 	rsub	r11,r5,0
80007dae:	0e 9c       	mov	r12,r7
80007db0:	e0 a0 09 8a 	rcall	800090c4 <_sbrk_r>
80007db4:	5b fc       	cp.w	r12,-1
80007db6:	c1 91       	brne	80007de8 <_malloc_trim_r+0x7c>
80007db8:	30 0b       	mov	r11,0
80007dba:	0e 9c       	mov	r12,r7
80007dbc:	e0 a0 09 84 	rcall	800090c4 <_sbrk_r>
80007dc0:	68 28       	ld.w	r8,r4[0x8]
80007dc2:	f8 08 01 09 	sub	r9,r12,r8
80007dc6:	58 f9       	cp.w	r9,15
80007dc8:	e0 8a 00 0c 	brle	80007de0 <_malloc_trim_r+0x74>
80007dcc:	a1 a9       	sbr	r9,0x0
80007dce:	91 19       	st.w	r8[0x4],r9
80007dd0:	e0 68 05 28 	mov	r8,1320
80007dd4:	70 09       	ld.w	r9,r8[0x0]
80007dd6:	e0 68 06 60 	mov	r8,1632
80007dda:	f8 09 01 09 	sub	r9,r12,r9
80007dde:	91 09       	st.w	r8[0x0],r9
80007de0:	0e 9c       	mov	r12,r7
80007de2:	e0 a0 05 01 	rcall	800087e4 <__malloc_unlock>
80007de6:	d8 2a       	popm	r4-r7,pc,r12=0
80007de8:	68 28       	ld.w	r8,r4[0x8]
80007dea:	0a 16       	sub	r6,r5
80007dec:	a1 a6       	sbr	r6,0x0
80007dee:	91 16       	st.w	r8[0x4],r6
80007df0:	e0 68 06 60 	mov	r8,1632
80007df4:	70 09       	ld.w	r9,r8[0x0]
80007df6:	0a 19       	sub	r9,r5
80007df8:	0e 9c       	mov	r12,r7
80007dfa:	91 09       	st.w	r8[0x0],r9
80007dfc:	e0 a0 04 f4 	rcall	800087e4 <__malloc_unlock>
80007e00:	da 2a       	popm	r4-r7,pc,r12=1
80007e02:	d7 03       	nop

80007e04 <_free_r>:
80007e04:	d4 21       	pushm	r4-r7,lr
80007e06:	16 96       	mov	r6,r11
80007e08:	18 97       	mov	r7,r12
80007e0a:	58 0b       	cp.w	r11,0
80007e0c:	e0 80 00 c0 	breq	80007f8c <_free_r+0x188>
80007e10:	e0 a0 04 e9 	rcall	800087e2 <__malloc_lock>
80007e14:	20 86       	sub	r6,8
80007e16:	e0 6a 01 1c 	mov	r10,284
80007e1a:	6c 18       	ld.w	r8,r6[0x4]
80007e1c:	74 2e       	ld.w	lr,r10[0x8]
80007e1e:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007e22:	a1 c8       	cbr	r8,0x0
80007e24:	ec 08 00 09 	add	r9,r6,r8
80007e28:	72 1b       	ld.w	r11,r9[0x4]
80007e2a:	e0 1b ff fc 	andl	r11,0xfffc
80007e2e:	1c 39       	cp.w	r9,lr
80007e30:	c1 e1       	brne	80007e6c <_free_r+0x68>
80007e32:	f6 08 00 08 	add	r8,r11,r8
80007e36:	58 0c       	cp.w	r12,0
80007e38:	c0 81       	brne	80007e48 <_free_r+0x44>
80007e3a:	6c 09       	ld.w	r9,r6[0x0]
80007e3c:	12 16       	sub	r6,r9
80007e3e:	12 08       	add	r8,r9
80007e40:	6c 3b       	ld.w	r11,r6[0xc]
80007e42:	6c 29       	ld.w	r9,r6[0x8]
80007e44:	97 29       	st.w	r11[0x8],r9
80007e46:	93 3b       	st.w	r9[0xc],r11
80007e48:	10 99       	mov	r9,r8
80007e4a:	95 26       	st.w	r10[0x8],r6
80007e4c:	a1 a9       	sbr	r9,0x0
80007e4e:	8d 19       	st.w	r6[0x4],r9
80007e50:	e0 69 05 24 	mov	r9,1316
80007e54:	72 09       	ld.w	r9,r9[0x0]
80007e56:	12 38       	cp.w	r8,r9
80007e58:	c0 63       	brcs	80007e64 <_free_r+0x60>
80007e5a:	e0 68 06 5c 	mov	r8,1628
80007e5e:	0e 9c       	mov	r12,r7
80007e60:	70 0b       	ld.w	r11,r8[0x0]
80007e62:	c8 5f       	rcall	80007d6c <_malloc_trim_r>
80007e64:	0e 9c       	mov	r12,r7
80007e66:	e0 a0 04 bf 	rcall	800087e4 <__malloc_unlock>
80007e6a:	d8 22       	popm	r4-r7,pc
80007e6c:	93 1b       	st.w	r9[0x4],r11
80007e6e:	58 0c       	cp.w	r12,0
80007e70:	c0 30       	breq	80007e76 <_free_r+0x72>
80007e72:	30 0c       	mov	r12,0
80007e74:	c1 08       	rjmp	80007e94 <_free_r+0x90>
80007e76:	6c 0e       	ld.w	lr,r6[0x0]
80007e78:	f4 c5 ff f8 	sub	r5,r10,-8
80007e7c:	1c 16       	sub	r6,lr
80007e7e:	1c 08       	add	r8,lr
80007e80:	6c 2e       	ld.w	lr,r6[0x8]
80007e82:	0a 3e       	cp.w	lr,r5
80007e84:	f9 bc 00 01 	moveq	r12,1
80007e88:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80007e8c:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007e90:	fd f5 1a 03 	st.wne	lr[0xc],r5
80007e94:	f2 0b 00 0e 	add	lr,r9,r11
80007e98:	7c 1e       	ld.w	lr,lr[0x4]
80007e9a:	ed be 00 00 	bld	lr,0x0
80007e9e:	c1 40       	breq	80007ec6 <_free_r+0xc2>
80007ea0:	16 08       	add	r8,r11
80007ea2:	58 0c       	cp.w	r12,0
80007ea4:	c0 d1       	brne	80007ebe <_free_r+0xba>
80007ea6:	e0 6e 01 1c 	mov	lr,284
80007eaa:	72 2b       	ld.w	r11,r9[0x8]
80007eac:	2f 8e       	sub	lr,-8
80007eae:	1c 3b       	cp.w	r11,lr
80007eb0:	c0 71       	brne	80007ebe <_free_r+0xba>
80007eb2:	97 36       	st.w	r11[0xc],r6
80007eb4:	97 26       	st.w	r11[0x8],r6
80007eb6:	8d 2b       	st.w	r6[0x8],r11
80007eb8:	8d 3b       	st.w	r6[0xc],r11
80007eba:	30 1c       	mov	r12,1
80007ebc:	c0 58       	rjmp	80007ec6 <_free_r+0xc2>
80007ebe:	72 2b       	ld.w	r11,r9[0x8]
80007ec0:	72 39       	ld.w	r9,r9[0xc]
80007ec2:	93 2b       	st.w	r9[0x8],r11
80007ec4:	97 39       	st.w	r11[0xc],r9
80007ec6:	10 99       	mov	r9,r8
80007ec8:	ec 08 09 08 	st.w	r6[r8],r8
80007ecc:	a1 a9       	sbr	r9,0x0
80007ece:	8d 19       	st.w	r6[0x4],r9
80007ed0:	58 0c       	cp.w	r12,0
80007ed2:	c5 a1       	brne	80007f86 <_free_r+0x182>
80007ed4:	e0 48 01 ff 	cp.w	r8,511
80007ed8:	e0 8b 00 13 	brhi	80007efe <_free_r+0xfa>
80007edc:	a3 98       	lsr	r8,0x3
80007ede:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007ee2:	72 2b       	ld.w	r11,r9[0x8]
80007ee4:	8d 39       	st.w	r6[0xc],r9
80007ee6:	8d 2b       	st.w	r6[0x8],r11
80007ee8:	97 36       	st.w	r11[0xc],r6
80007eea:	93 26       	st.w	r9[0x8],r6
80007eec:	a3 48       	asr	r8,0x2
80007eee:	74 19       	ld.w	r9,r10[0x4]
80007ef0:	30 1b       	mov	r11,1
80007ef2:	f6 08 09 48 	lsl	r8,r11,r8
80007ef6:	f3 e8 10 08 	or	r8,r9,r8
80007efa:	95 18       	st.w	r10[0x4],r8
80007efc:	c4 58       	rjmp	80007f86 <_free_r+0x182>
80007efe:	f0 0b 16 09 	lsr	r11,r8,0x9
80007f02:	58 4b       	cp.w	r11,4
80007f04:	e0 8b 00 06 	brhi	80007f10 <_free_r+0x10c>
80007f08:	f0 0b 16 06 	lsr	r11,r8,0x6
80007f0c:	2c 8b       	sub	r11,-56
80007f0e:	c2 08       	rjmp	80007f4e <_free_r+0x14a>
80007f10:	59 4b       	cp.w	r11,20
80007f12:	e0 8b 00 04 	brhi	80007f1a <_free_r+0x116>
80007f16:	2a 5b       	sub	r11,-91
80007f18:	c1 b8       	rjmp	80007f4e <_free_r+0x14a>
80007f1a:	e0 4b 00 54 	cp.w	r11,84
80007f1e:	e0 8b 00 06 	brhi	80007f2a <_free_r+0x126>
80007f22:	f0 0b 16 0c 	lsr	r11,r8,0xc
80007f26:	29 2b       	sub	r11,-110
80007f28:	c1 38       	rjmp	80007f4e <_free_r+0x14a>
80007f2a:	e0 4b 01 54 	cp.w	r11,340
80007f2e:	e0 8b 00 06 	brhi	80007f3a <_free_r+0x136>
80007f32:	f0 0b 16 0f 	lsr	r11,r8,0xf
80007f36:	28 9b       	sub	r11,-119
80007f38:	c0 b8       	rjmp	80007f4e <_free_r+0x14a>
80007f3a:	e0 4b 05 54 	cp.w	r11,1364
80007f3e:	e0 88 00 05 	brls	80007f48 <_free_r+0x144>
80007f42:	37 eb       	mov	r11,126
80007f44:	c0 58       	rjmp	80007f4e <_free_r+0x14a>
80007f46:	d7 03       	nop
80007f48:	f0 0b 16 12 	lsr	r11,r8,0x12
80007f4c:	28 4b       	sub	r11,-124
80007f4e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007f52:	78 29       	ld.w	r9,r12[0x8]
80007f54:	18 39       	cp.w	r9,r12
80007f56:	c0 e1       	brne	80007f72 <_free_r+0x16e>
80007f58:	74 18       	ld.w	r8,r10[0x4]
80007f5a:	a3 4b       	asr	r11,0x2
80007f5c:	30 1c       	mov	r12,1
80007f5e:	f8 0b 09 4b 	lsl	r11,r12,r11
80007f62:	f1 eb 10 0b 	or	r11,r8,r11
80007f66:	12 98       	mov	r8,r9
80007f68:	95 1b       	st.w	r10[0x4],r11
80007f6a:	c0 a8       	rjmp	80007f7e <_free_r+0x17a>
80007f6c:	72 29       	ld.w	r9,r9[0x8]
80007f6e:	18 39       	cp.w	r9,r12
80007f70:	c0 60       	breq	80007f7c <_free_r+0x178>
80007f72:	72 1a       	ld.w	r10,r9[0x4]
80007f74:	e0 1a ff fc 	andl	r10,0xfffc
80007f78:	14 38       	cp.w	r8,r10
80007f7a:	cf 93       	brcs	80007f6c <_free_r+0x168>
80007f7c:	72 38       	ld.w	r8,r9[0xc]
80007f7e:	8d 38       	st.w	r6[0xc],r8
80007f80:	8d 29       	st.w	r6[0x8],r9
80007f82:	93 36       	st.w	r9[0xc],r6
80007f84:	91 26       	st.w	r8[0x8],r6
80007f86:	0e 9c       	mov	r12,r7
80007f88:	e0 a0 04 2e 	rcall	800087e4 <__malloc_unlock>
80007f8c:	d8 22       	popm	r4-r7,pc
80007f8e:	d7 03       	nop

80007f90 <__sfvwrite_r>:
80007f90:	d4 31       	pushm	r0-r7,lr
80007f92:	20 3d       	sub	sp,12
80007f94:	14 94       	mov	r4,r10
80007f96:	18 95       	mov	r5,r12
80007f98:	16 97       	mov	r7,r11
80007f9a:	74 28       	ld.w	r8,r10[0x8]
80007f9c:	58 08       	cp.w	r8,0
80007f9e:	e0 80 01 45 	breq	80008228 <__sfvwrite_r+0x298>
80007fa2:	96 68       	ld.sh	r8,r11[0xc]
80007fa4:	ed b8 00 03 	bld	r8,0x3
80007fa8:	c0 41       	brne	80007fb0 <__sfvwrite_r+0x20>
80007faa:	76 48       	ld.w	r8,r11[0x10]
80007fac:	58 08       	cp.w	r8,0
80007fae:	c0 c1       	brne	80007fc6 <__sfvwrite_r+0x36>
80007fb0:	0e 9b       	mov	r11,r7
80007fb2:	0a 9c       	mov	r12,r5
80007fb4:	fe b0 f6 ca 	rcall	80006d48 <__swsetup_r>
80007fb8:	c0 70       	breq	80007fc6 <__sfvwrite_r+0x36>
80007fba:	8e 68       	ld.sh	r8,r7[0xc]
80007fbc:	a7 a8       	sbr	r8,0x6
80007fbe:	ae 68       	st.h	r7[0xc],r8
80007fc0:	30 98       	mov	r8,9
80007fc2:	8b 38       	st.w	r5[0xc],r8
80007fc4:	c3 09       	rjmp	80008224 <__sfvwrite_r+0x294>
80007fc6:	8e 63       	ld.sh	r3,r7[0xc]
80007fc8:	68 00       	ld.w	r0,r4[0x0]
80007fca:	06 96       	mov	r6,r3
80007fcc:	e2 16 00 02 	andl	r6,0x2,COH
80007fd0:	c2 10       	breq	80008012 <__sfvwrite_r+0x82>
80007fd2:	30 03       	mov	r3,0
80007fd4:	e0 62 04 00 	mov	r2,1024
80007fd8:	06 96       	mov	r6,r3
80007fda:	c0 48       	rjmp	80007fe2 <__sfvwrite_r+0x52>
80007fdc:	60 03       	ld.w	r3,r0[0x0]
80007fde:	60 16       	ld.w	r6,r0[0x4]
80007fe0:	2f 80       	sub	r0,-8
80007fe2:	58 06       	cp.w	r6,0
80007fe4:	cf c0       	breq	80007fdc <__sfvwrite_r+0x4c>
80007fe6:	e0 46 04 00 	cp.w	r6,1024
80007fea:	ec 09 17 80 	movls	r9,r6
80007fee:	e4 09 17 b0 	movhi	r9,r2
80007ff2:	06 9a       	mov	r10,r3
80007ff4:	6e a8       	ld.w	r8,r7[0x28]
80007ff6:	6e 8b       	ld.w	r11,r7[0x20]
80007ff8:	0a 9c       	mov	r12,r5
80007ffa:	5d 18       	icall	r8
80007ffc:	18 16       	sub	r6,r12
80007ffe:	58 0c       	cp.w	r12,0
80008000:	e0 8a 01 0f 	brle	8000821e <__sfvwrite_r+0x28e>
80008004:	68 28       	ld.w	r8,r4[0x8]
80008006:	18 18       	sub	r8,r12
80008008:	89 28       	st.w	r4[0x8],r8
8000800a:	e0 80 01 0f 	breq	80008228 <__sfvwrite_r+0x298>
8000800e:	18 03       	add	r3,r12
80008010:	ce 9b       	rjmp	80007fe2 <__sfvwrite_r+0x52>
80008012:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80008016:	c0 70       	breq	80008024 <__sfvwrite_r+0x94>
80008018:	50 06       	stdsp	sp[0x0],r6
8000801a:	0c 93       	mov	r3,r6
8000801c:	0c 91       	mov	r1,r6
8000801e:	50 15       	stdsp	sp[0x4],r5
80008020:	08 92       	mov	r2,r4
80008022:	c9 e8       	rjmp	8000815e <__sfvwrite_r+0x1ce>
80008024:	06 96       	mov	r6,r3
80008026:	08 91       	mov	r1,r4
80008028:	c0 48       	rjmp	80008030 <__sfvwrite_r+0xa0>
8000802a:	60 03       	ld.w	r3,r0[0x0]
8000802c:	60 16       	ld.w	r6,r0[0x4]
8000802e:	2f 80       	sub	r0,-8
80008030:	58 06       	cp.w	r6,0
80008032:	cf c0       	breq	8000802a <__sfvwrite_r+0x9a>
80008034:	8e 68       	ld.sh	r8,r7[0xc]
80008036:	6e 24       	ld.w	r4,r7[0x8]
80008038:	10 99       	mov	r9,r8
8000803a:	e2 19 02 00 	andl	r9,0x200,COH
8000803e:	c5 50       	breq	800080e8 <__sfvwrite_r+0x158>
80008040:	08 36       	cp.w	r6,r4
80008042:	c4 33       	brcs	800080c8 <__sfvwrite_r+0x138>
80008044:	10 99       	mov	r9,r8
80008046:	e2 19 04 80 	andl	r9,0x480,COH
8000804a:	c3 f0       	breq	800080c8 <__sfvwrite_r+0x138>
8000804c:	6e 4b       	ld.w	r11,r7[0x10]
8000804e:	6e 09       	ld.w	r9,r7[0x0]
80008050:	16 19       	sub	r9,r11
80008052:	50 09       	stdsp	sp[0x0],r9
80008054:	6e 59       	ld.w	r9,r7[0x14]
80008056:	10 9c       	mov	r12,r8
80008058:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000805c:	30 28       	mov	r8,2
8000805e:	f4 08 0c 08 	divs	r8,r10,r8
80008062:	fa e9 00 04 	st.d	sp[4],r8
80008066:	10 94       	mov	r4,r8
80008068:	40 09       	lddsp	r9,sp[0x0]
8000806a:	e2 1c 04 00 	andl	r12,0x400,COH
8000806e:	2f f9       	sub	r9,-1
80008070:	0c 09       	add	r9,r6
80008072:	12 38       	cp.w	r8,r9
80008074:	f2 04 17 30 	movlo	r4,r9
80008078:	58 0c       	cp.w	r12,0
8000807a:	c1 00       	breq	8000809a <__sfvwrite_r+0x10a>
8000807c:	08 9b       	mov	r11,r4
8000807e:	0a 9c       	mov	r12,r5
80008080:	c6 8d       	rcall	80008350 <_malloc_r>
80008082:	18 92       	mov	r2,r12
80008084:	c1 40       	breq	800080ac <__sfvwrite_r+0x11c>
80008086:	40 0a       	lddsp	r10,sp[0x0]
80008088:	6e 4b       	ld.w	r11,r7[0x10]
8000808a:	fe b0 e4 7d 	rcall	80004984 <memcpy>
8000808e:	8e 68       	ld.sh	r8,r7[0xc]
80008090:	e0 18 fb 7f 	andl	r8,0xfb7f
80008094:	a7 b8       	sbr	r8,0x7
80008096:	ae 68       	st.h	r7[0xc],r8
80008098:	c0 d8       	rjmp	800080b2 <__sfvwrite_r+0x122>
8000809a:	08 9a       	mov	r10,r4
8000809c:	0a 9c       	mov	r12,r5
8000809e:	e0 a0 06 8f 	rcall	80008dbc <_realloc_r>
800080a2:	18 92       	mov	r2,r12
800080a4:	c0 71       	brne	800080b2 <__sfvwrite_r+0x122>
800080a6:	6e 4b       	ld.w	r11,r7[0x10]
800080a8:	0a 9c       	mov	r12,r5
800080aa:	ca de       	rcall	80007e04 <_free_r>
800080ac:	30 c8       	mov	r8,12
800080ae:	8b 38       	st.w	r5[0xc],r8
800080b0:	cb 78       	rjmp	8000821e <__sfvwrite_r+0x28e>
800080b2:	40 0a       	lddsp	r10,sp[0x0]
800080b4:	40 09       	lddsp	r9,sp[0x0]
800080b6:	e8 0a 01 0a 	sub	r10,r4,r10
800080ba:	e4 09 00 08 	add	r8,r2,r9
800080be:	8f 54       	st.w	r7[0x14],r4
800080c0:	8f 2a       	st.w	r7[0x8],r10
800080c2:	8f 08       	st.w	r7[0x0],r8
800080c4:	8f 42       	st.w	r7[0x10],r2
800080c6:	0c 94       	mov	r4,r6
800080c8:	08 36       	cp.w	r6,r4
800080ca:	ec 04 17 30 	movlo	r4,r6
800080ce:	06 9b       	mov	r11,r3
800080d0:	08 9a       	mov	r10,r4
800080d2:	6e 0c       	ld.w	r12,r7[0x0]
800080d4:	e0 a0 03 61 	rcall	80008796 <memmove>
800080d8:	6e 08       	ld.w	r8,r7[0x0]
800080da:	08 08       	add	r8,r4
800080dc:	8f 08       	st.w	r7[0x0],r8
800080de:	6e 28       	ld.w	r8,r7[0x8]
800080e0:	08 18       	sub	r8,r4
800080e2:	0c 94       	mov	r4,r6
800080e4:	8f 28       	st.w	r7[0x8],r8
800080e6:	c3 08       	rjmp	80008146 <__sfvwrite_r+0x1b6>
800080e8:	08 36       	cp.w	r6,r4
800080ea:	5f ba       	srhi	r10
800080ec:	6e 0c       	ld.w	r12,r7[0x0]
800080ee:	6e 48       	ld.w	r8,r7[0x10]
800080f0:	10 3c       	cp.w	r12,r8
800080f2:	5f b8       	srhi	r8
800080f4:	f5 e8 00 08 	and	r8,r10,r8
800080f8:	f2 08 18 00 	cp.b	r8,r9
800080fc:	c0 e0       	breq	80008118 <__sfvwrite_r+0x188>
800080fe:	06 9b       	mov	r11,r3
80008100:	08 9a       	mov	r10,r4
80008102:	e0 a0 03 4a 	rcall	80008796 <memmove>
80008106:	6e 08       	ld.w	r8,r7[0x0]
80008108:	08 08       	add	r8,r4
8000810a:	0e 9b       	mov	r11,r7
8000810c:	8f 08       	st.w	r7[0x0],r8
8000810e:	0a 9c       	mov	r12,r5
80008110:	fe b0 fd 08 	rcall	80007b20 <_fflush_r>
80008114:	c1 90       	breq	80008146 <__sfvwrite_r+0x1b6>
80008116:	c8 48       	rjmp	8000821e <__sfvwrite_r+0x28e>
80008118:	6e 59       	ld.w	r9,r7[0x14]
8000811a:	12 36       	cp.w	r6,r9
8000811c:	c0 a3       	brcs	80008130 <__sfvwrite_r+0x1a0>
8000811e:	6e a8       	ld.w	r8,r7[0x28]
80008120:	06 9a       	mov	r10,r3
80008122:	6e 8b       	ld.w	r11,r7[0x20]
80008124:	0a 9c       	mov	r12,r5
80008126:	5d 18       	icall	r8
80008128:	18 94       	mov	r4,r12
8000812a:	e0 89 00 0e 	brgt	80008146 <__sfvwrite_r+0x1b6>
8000812e:	c7 88       	rjmp	8000821e <__sfvwrite_r+0x28e>
80008130:	0c 9a       	mov	r10,r6
80008132:	06 9b       	mov	r11,r3
80008134:	e0 a0 03 31 	rcall	80008796 <memmove>
80008138:	6e 08       	ld.w	r8,r7[0x0]
8000813a:	0c 08       	add	r8,r6
8000813c:	0c 94       	mov	r4,r6
8000813e:	8f 08       	st.w	r7[0x0],r8
80008140:	6e 28       	ld.w	r8,r7[0x8]
80008142:	0c 18       	sub	r8,r6
80008144:	8f 28       	st.w	r7[0x8],r8
80008146:	62 28       	ld.w	r8,r1[0x8]
80008148:	08 18       	sub	r8,r4
8000814a:	83 28       	st.w	r1[0x8],r8
8000814c:	c6 e0       	breq	80008228 <__sfvwrite_r+0x298>
8000814e:	08 16       	sub	r6,r4
80008150:	08 03       	add	r3,r4
80008152:	c6 fb       	rjmp	80008030 <__sfvwrite_r+0xa0>
80008154:	60 03       	ld.w	r3,r0[0x0]
80008156:	60 11       	ld.w	r1,r0[0x4]
80008158:	30 08       	mov	r8,0
8000815a:	2f 80       	sub	r0,-8
8000815c:	50 08       	stdsp	sp[0x0],r8
8000815e:	58 01       	cp.w	r1,0
80008160:	cf a0       	breq	80008154 <__sfvwrite_r+0x1c4>
80008162:	40 0a       	lddsp	r10,sp[0x0]
80008164:	58 0a       	cp.w	r10,0
80008166:	c1 51       	brne	80008190 <__sfvwrite_r+0x200>
80008168:	e2 c6 ff ff 	sub	r6,r1,-1
8000816c:	02 9a       	mov	r10,r1
8000816e:	30 ab       	mov	r11,10
80008170:	06 9c       	mov	r12,r3
80008172:	e0 a0 03 07 	rcall	80008780 <memchr>
80008176:	f8 c8 ff ff 	sub	r8,r12,-1
8000817a:	58 0c       	cp.w	r12,0
8000817c:	f1 d3 e1 16 	subne	r6,r8,r3
80008180:	f9 b9 01 01 	movne	r9,1
80008184:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008188:	f9 b8 00 01 	moveq	r8,1
8000818c:	fb f8 0a 00 	st.weq	sp[0x0],r8
80008190:	02 36       	cp.w	r6,r1
80008192:	ec 04 17 80 	movls	r4,r6
80008196:	e2 04 17 b0 	movhi	r4,r1
8000819a:	6e 59       	ld.w	r9,r7[0x14]
8000819c:	6e 25       	ld.w	r5,r7[0x8]
8000819e:	f2 05 00 05 	add	r5,r9,r5
800081a2:	0a 34       	cp.w	r4,r5
800081a4:	5f 9a       	srgt	r10
800081a6:	6e 0c       	ld.w	r12,r7[0x0]
800081a8:	6e 48       	ld.w	r8,r7[0x10]
800081aa:	10 3c       	cp.w	r12,r8
800081ac:	5f b8       	srhi	r8
800081ae:	f5 e8 00 08 	and	r8,r10,r8
800081b2:	30 0a       	mov	r10,0
800081b4:	f4 08 18 00 	cp.b	r8,r10
800081b8:	c0 e0       	breq	800081d4 <__sfvwrite_r+0x244>
800081ba:	06 9b       	mov	r11,r3
800081bc:	0a 9a       	mov	r10,r5
800081be:	e0 a0 02 ec 	rcall	80008796 <memmove>
800081c2:	6e 08       	ld.w	r8,r7[0x0]
800081c4:	0a 08       	add	r8,r5
800081c6:	0e 9b       	mov	r11,r7
800081c8:	8f 08       	st.w	r7[0x0],r8
800081ca:	40 1c       	lddsp	r12,sp[0x4]
800081cc:	fe b0 fc aa 	rcall	80007b20 <_fflush_r>
800081d0:	c1 80       	breq	80008200 <__sfvwrite_r+0x270>
800081d2:	c2 68       	rjmp	8000821e <__sfvwrite_r+0x28e>
800081d4:	12 34       	cp.w	r4,r9
800081d6:	c0 a5       	brlt	800081ea <__sfvwrite_r+0x25a>
800081d8:	6e a8       	ld.w	r8,r7[0x28]
800081da:	06 9a       	mov	r10,r3
800081dc:	6e 8b       	ld.w	r11,r7[0x20]
800081de:	40 1c       	lddsp	r12,sp[0x4]
800081e0:	5d 18       	icall	r8
800081e2:	18 95       	mov	r5,r12
800081e4:	e0 89 00 0e 	brgt	80008200 <__sfvwrite_r+0x270>
800081e8:	c1 b8       	rjmp	8000821e <__sfvwrite_r+0x28e>
800081ea:	08 9a       	mov	r10,r4
800081ec:	06 9b       	mov	r11,r3
800081ee:	e0 a0 02 d4 	rcall	80008796 <memmove>
800081f2:	6e 08       	ld.w	r8,r7[0x0]
800081f4:	08 08       	add	r8,r4
800081f6:	08 95       	mov	r5,r4
800081f8:	8f 08       	st.w	r7[0x0],r8
800081fa:	6e 28       	ld.w	r8,r7[0x8]
800081fc:	08 18       	sub	r8,r4
800081fe:	8f 28       	st.w	r7[0x8],r8
80008200:	0a 16       	sub	r6,r5
80008202:	c0 71       	brne	80008210 <__sfvwrite_r+0x280>
80008204:	0e 9b       	mov	r11,r7
80008206:	40 1c       	lddsp	r12,sp[0x4]
80008208:	fe b0 fc 8c 	rcall	80007b20 <_fflush_r>
8000820c:	c0 91       	brne	8000821e <__sfvwrite_r+0x28e>
8000820e:	50 06       	stdsp	sp[0x0],r6
80008210:	64 28       	ld.w	r8,r2[0x8]
80008212:	0a 18       	sub	r8,r5
80008214:	85 28       	st.w	r2[0x8],r8
80008216:	c0 90       	breq	80008228 <__sfvwrite_r+0x298>
80008218:	0a 11       	sub	r1,r5
8000821a:	0a 03       	add	r3,r5
8000821c:	ca 1b       	rjmp	8000815e <__sfvwrite_r+0x1ce>
8000821e:	8e 68       	ld.sh	r8,r7[0xc]
80008220:	a7 a8       	sbr	r8,0x6
80008222:	ae 68       	st.h	r7[0xc],r8
80008224:	3f fc       	mov	r12,-1
80008226:	c0 28       	rjmp	8000822a <__sfvwrite_r+0x29a>
80008228:	30 0c       	mov	r12,0
8000822a:	2f dd       	sub	sp,-12
8000822c:	d8 32       	popm	r0-r7,pc
8000822e:	d7 03       	nop

80008230 <_fwalk>:
80008230:	d4 31       	pushm	r0-r7,lr
80008232:	30 05       	mov	r5,0
80008234:	16 91       	mov	r1,r11
80008236:	f8 c7 ff 28 	sub	r7,r12,-216
8000823a:	0a 92       	mov	r2,r5
8000823c:	fe b0 fc f8 	rcall	80007c2c <__sfp_lock_acquire>
80008240:	3f f3       	mov	r3,-1
80008242:	c1 68       	rjmp	8000826e <_fwalk+0x3e>
80008244:	6e 26       	ld.w	r6,r7[0x8]
80008246:	6e 14       	ld.w	r4,r7[0x4]
80008248:	2f 46       	sub	r6,-12
8000824a:	c0 c8       	rjmp	80008262 <_fwalk+0x32>
8000824c:	8c 08       	ld.sh	r8,r6[0x0]
8000824e:	e4 08 19 00 	cp.h	r8,r2
80008252:	c0 70       	breq	80008260 <_fwalk+0x30>
80008254:	8c 18       	ld.sh	r8,r6[0x2]
80008256:	e6 08 19 00 	cp.h	r8,r3
8000825a:	c0 30       	breq	80008260 <_fwalk+0x30>
8000825c:	5d 11       	icall	r1
8000825e:	18 45       	or	r5,r12
80008260:	2a 46       	sub	r6,-92
80008262:	20 14       	sub	r4,1
80008264:	ec cc 00 0c 	sub	r12,r6,12
80008268:	58 04       	cp.w	r4,0
8000826a:	cf 14       	brge	8000824c <_fwalk+0x1c>
8000826c:	6e 07       	ld.w	r7,r7[0x0]
8000826e:	58 07       	cp.w	r7,0
80008270:	ce a1       	brne	80008244 <_fwalk+0x14>
80008272:	fe b0 fc de 	rcall	80007c2e <__sfp_lock_release>
80008276:	0a 9c       	mov	r12,r5
80008278:	d8 32       	popm	r0-r7,pc
8000827a:	d7 03       	nop

8000827c <_localeconv_r>:
8000827c:	fe cc cc 80 	sub	r12,pc,-13184
80008280:	5e fc       	retal	r12
80008282:	d7 03       	nop

80008284 <__smakebuf_r>:
80008284:	d4 21       	pushm	r4-r7,lr
80008286:	20 fd       	sub	sp,60
80008288:	96 68       	ld.sh	r8,r11[0xc]
8000828a:	16 97       	mov	r7,r11
8000828c:	18 96       	mov	r6,r12
8000828e:	e2 18 00 02 	andl	r8,0x2,COH
80008292:	c3 c1       	brne	8000830a <__smakebuf_r+0x86>
80008294:	96 7b       	ld.sh	r11,r11[0xe]
80008296:	f0 0b 19 00 	cp.h	r11,r8
8000829a:	c0 55       	brlt	800082a4 <__smakebuf_r+0x20>
8000829c:	1a 9a       	mov	r10,sp
8000829e:	e0 a0 08 9d 	rcall	800093d8 <_fstat_r>
800082a2:	c0 f4       	brge	800082c0 <__smakebuf_r+0x3c>
800082a4:	8e 65       	ld.sh	r5,r7[0xc]
800082a6:	0a 98       	mov	r8,r5
800082a8:	ab b8       	sbr	r8,0xb
800082aa:	e2 15 00 80 	andl	r5,0x80,COH
800082ae:	ae 68       	st.h	r7[0xc],r8
800082b0:	30 04       	mov	r4,0
800082b2:	e0 68 04 00 	mov	r8,1024
800082b6:	f9 b5 01 40 	movne	r5,64
800082ba:	f0 05 17 00 	moveq	r5,r8
800082be:	c1 c8       	rjmp	800082f6 <__smakebuf_r+0x72>
800082c0:	40 18       	lddsp	r8,sp[0x4]
800082c2:	e2 18 f0 00 	andl	r8,0xf000,COH
800082c6:	e0 48 20 00 	cp.w	r8,8192
800082ca:	5f 04       	sreq	r4
800082cc:	e0 48 80 00 	cp.w	r8,32768
800082d0:	c0 e1       	brne	800082ec <__smakebuf_r+0x68>
800082d2:	6e b9       	ld.w	r9,r7[0x2c]
800082d4:	fe c8 f1 e8 	sub	r8,pc,-3608
800082d8:	10 39       	cp.w	r9,r8
800082da:	c0 91       	brne	800082ec <__smakebuf_r+0x68>
800082dc:	8e 68       	ld.sh	r8,r7[0xc]
800082de:	e0 65 04 00 	mov	r5,1024
800082e2:	ab a8       	sbr	r8,0xa
800082e4:	ef 45 00 50 	st.w	r7[80],r5
800082e8:	ae 68       	st.h	r7[0xc],r8
800082ea:	c0 68       	rjmp	800082f6 <__smakebuf_r+0x72>
800082ec:	8e 68       	ld.sh	r8,r7[0xc]
800082ee:	e0 65 04 00 	mov	r5,1024
800082f2:	ab b8       	sbr	r8,0xb
800082f4:	ae 68       	st.h	r7[0xc],r8
800082f6:	0a 9b       	mov	r11,r5
800082f8:	0c 9c       	mov	r12,r6
800082fa:	c2 bc       	rcall	80008350 <_malloc_r>
800082fc:	8e 68       	ld.sh	r8,r7[0xc]
800082fe:	c0 d1       	brne	80008318 <__smakebuf_r+0x94>
80008300:	ed b8 00 09 	bld	r8,0x9
80008304:	c1 b0       	breq	8000833a <__smakebuf_r+0xb6>
80008306:	a1 b8       	sbr	r8,0x1
80008308:	ae 68       	st.h	r7[0xc],r8
8000830a:	ee c8 ff b9 	sub	r8,r7,-71
8000830e:	8f 48       	st.w	r7[0x10],r8
80008310:	8f 08       	st.w	r7[0x0],r8
80008312:	30 18       	mov	r8,1
80008314:	8f 58       	st.w	r7[0x14],r8
80008316:	c1 28       	rjmp	8000833a <__smakebuf_r+0xb6>
80008318:	a7 b8       	sbr	r8,0x7
8000831a:	8f 4c       	st.w	r7[0x10],r12
8000831c:	ae 68       	st.h	r7[0xc],r8
8000831e:	8f 55       	st.w	r7[0x14],r5
80008320:	fe c8 06 f0 	sub	r8,pc,1776
80008324:	8f 0c       	st.w	r7[0x0],r12
80008326:	8d a8       	st.w	r6[0x28],r8
80008328:	58 04       	cp.w	r4,0
8000832a:	c0 80       	breq	8000833a <__smakebuf_r+0xb6>
8000832c:	8e 7c       	ld.sh	r12,r7[0xe]
8000832e:	e0 a0 07 47 	rcall	800091bc <isatty>
80008332:	c0 40       	breq	8000833a <__smakebuf_r+0xb6>
80008334:	8e 68       	ld.sh	r8,r7[0xc]
80008336:	a1 a8       	sbr	r8,0x0
80008338:	ae 68       	st.h	r7[0xc],r8
8000833a:	2f 1d       	sub	sp,-60
8000833c:	d8 22       	popm	r4-r7,pc
8000833e:	d7 03       	nop

80008340 <malloc>:
80008340:	d4 01       	pushm	lr
80008342:	e0 68 01 18 	mov	r8,280
80008346:	18 9b       	mov	r11,r12
80008348:	70 0c       	ld.w	r12,r8[0x0]
8000834a:	c0 3c       	rcall	80008350 <_malloc_r>
8000834c:	d8 02       	popm	pc
8000834e:	d7 03       	nop

80008350 <_malloc_r>:
80008350:	d4 31       	pushm	r0-r7,lr
80008352:	f6 c8 ff f5 	sub	r8,r11,-11
80008356:	18 95       	mov	r5,r12
80008358:	10 97       	mov	r7,r8
8000835a:	e0 17 ff f8 	andl	r7,0xfff8
8000835e:	59 68       	cp.w	r8,22
80008360:	f9 b7 08 10 	movls	r7,16
80008364:	16 37       	cp.w	r7,r11
80008366:	5f 38       	srlo	r8
80008368:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000836c:	c0 50       	breq	80008376 <_malloc_r+0x26>
8000836e:	30 c8       	mov	r8,12
80008370:	99 38       	st.w	r12[0xc],r8
80008372:	e0 8f 01 f7 	bral	80008760 <_malloc_r+0x410>
80008376:	e0 a0 02 36 	rcall	800087e2 <__malloc_lock>
8000837a:	e0 47 01 f7 	cp.w	r7,503
8000837e:	e0 8b 00 1d 	brhi	800083b8 <_malloc_r+0x68>
80008382:	ee 03 16 03 	lsr	r3,r7,0x3
80008386:	e0 68 01 1c 	mov	r8,284
8000838a:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000838e:	70 36       	ld.w	r6,r8[0xc]
80008390:	10 36       	cp.w	r6,r8
80008392:	c0 61       	brne	8000839e <_malloc_r+0x4e>
80008394:	ec c8 ff f8 	sub	r8,r6,-8
80008398:	70 36       	ld.w	r6,r8[0xc]
8000839a:	10 36       	cp.w	r6,r8
8000839c:	c0 c0       	breq	800083b4 <_malloc_r+0x64>
8000839e:	6c 18       	ld.w	r8,r6[0x4]
800083a0:	e0 18 ff fc 	andl	r8,0xfffc
800083a4:	6c 3a       	ld.w	r10,r6[0xc]
800083a6:	ec 08 00 09 	add	r9,r6,r8
800083aa:	0a 9c       	mov	r12,r5
800083ac:	6c 28       	ld.w	r8,r6[0x8]
800083ae:	95 28       	st.w	r10[0x8],r8
800083b0:	91 3a       	st.w	r8[0xc],r10
800083b2:	c4 78       	rjmp	80008440 <_malloc_r+0xf0>
800083b4:	2f e3       	sub	r3,-2
800083b6:	c4 d8       	rjmp	80008450 <_malloc_r+0x100>
800083b8:	ee 03 16 09 	lsr	r3,r7,0x9
800083bc:	c0 41       	brne	800083c4 <_malloc_r+0x74>
800083be:	ee 03 16 03 	lsr	r3,r7,0x3
800083c2:	c2 68       	rjmp	8000840e <_malloc_r+0xbe>
800083c4:	58 43       	cp.w	r3,4
800083c6:	e0 8b 00 06 	brhi	800083d2 <_malloc_r+0x82>
800083ca:	ee 03 16 06 	lsr	r3,r7,0x6
800083ce:	2c 83       	sub	r3,-56
800083d0:	c1 f8       	rjmp	8000840e <_malloc_r+0xbe>
800083d2:	59 43       	cp.w	r3,20
800083d4:	e0 8b 00 04 	brhi	800083dc <_malloc_r+0x8c>
800083d8:	2a 53       	sub	r3,-91
800083da:	c1 a8       	rjmp	8000840e <_malloc_r+0xbe>
800083dc:	e0 43 00 54 	cp.w	r3,84
800083e0:	e0 8b 00 06 	brhi	800083ec <_malloc_r+0x9c>
800083e4:	ee 03 16 0c 	lsr	r3,r7,0xc
800083e8:	29 23       	sub	r3,-110
800083ea:	c1 28       	rjmp	8000840e <_malloc_r+0xbe>
800083ec:	e0 43 01 54 	cp.w	r3,340
800083f0:	e0 8b 00 06 	brhi	800083fc <_malloc_r+0xac>
800083f4:	ee 03 16 0f 	lsr	r3,r7,0xf
800083f8:	28 93       	sub	r3,-119
800083fa:	c0 a8       	rjmp	8000840e <_malloc_r+0xbe>
800083fc:	e0 43 05 54 	cp.w	r3,1364
80008400:	e0 88 00 04 	brls	80008408 <_malloc_r+0xb8>
80008404:	37 e3       	mov	r3,126
80008406:	c0 48       	rjmp	8000840e <_malloc_r+0xbe>
80008408:	ee 03 16 12 	lsr	r3,r7,0x12
8000840c:	28 43       	sub	r3,-124
8000840e:	e0 6a 01 1c 	mov	r10,284
80008412:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80008416:	74 36       	ld.w	r6,r10[0xc]
80008418:	c1 98       	rjmp	8000844a <_malloc_r+0xfa>
8000841a:	6c 19       	ld.w	r9,r6[0x4]
8000841c:	e0 19 ff fc 	andl	r9,0xfffc
80008420:	f2 07 01 0b 	sub	r11,r9,r7
80008424:	58 fb       	cp.w	r11,15
80008426:	e0 8a 00 04 	brle	8000842e <_malloc_r+0xde>
8000842a:	20 13       	sub	r3,1
8000842c:	c1 18       	rjmp	8000844e <_malloc_r+0xfe>
8000842e:	6c 38       	ld.w	r8,r6[0xc]
80008430:	58 0b       	cp.w	r11,0
80008432:	c0 b5       	brlt	80008448 <_malloc_r+0xf8>
80008434:	6c 2a       	ld.w	r10,r6[0x8]
80008436:	ec 09 00 09 	add	r9,r6,r9
8000843a:	0a 9c       	mov	r12,r5
8000843c:	91 2a       	st.w	r8[0x8],r10
8000843e:	95 38       	st.w	r10[0xc],r8
80008440:	72 18       	ld.w	r8,r9[0x4]
80008442:	a1 a8       	sbr	r8,0x0
80008444:	93 18       	st.w	r9[0x4],r8
80008446:	cb c8       	rjmp	800085be <_malloc_r+0x26e>
80008448:	10 96       	mov	r6,r8
8000844a:	14 36       	cp.w	r6,r10
8000844c:	ce 71       	brne	8000841a <_malloc_r+0xca>
8000844e:	2f f3       	sub	r3,-1
80008450:	e0 6a 01 1c 	mov	r10,284
80008454:	f4 cc ff f8 	sub	r12,r10,-8
80008458:	78 26       	ld.w	r6,r12[0x8]
8000845a:	18 36       	cp.w	r6,r12
8000845c:	c6 c0       	breq	80008534 <_malloc_r+0x1e4>
8000845e:	6c 19       	ld.w	r9,r6[0x4]
80008460:	e0 19 ff fc 	andl	r9,0xfffc
80008464:	f2 07 01 08 	sub	r8,r9,r7
80008468:	58 f8       	cp.w	r8,15
8000846a:	e0 89 00 8f 	brgt	80008588 <_malloc_r+0x238>
8000846e:	99 3c       	st.w	r12[0xc],r12
80008470:	99 2c       	st.w	r12[0x8],r12
80008472:	58 08       	cp.w	r8,0
80008474:	c0 55       	brlt	8000847e <_malloc_r+0x12e>
80008476:	ec 09 00 09 	add	r9,r6,r9
8000847a:	0a 9c       	mov	r12,r5
8000847c:	ce 2b       	rjmp	80008440 <_malloc_r+0xf0>
8000847e:	e0 49 01 ff 	cp.w	r9,511
80008482:	e0 8b 00 13 	brhi	800084a8 <_malloc_r+0x158>
80008486:	a3 99       	lsr	r9,0x3
80008488:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000848c:	70 2b       	ld.w	r11,r8[0x8]
8000848e:	8d 38       	st.w	r6[0xc],r8
80008490:	8d 2b       	st.w	r6[0x8],r11
80008492:	97 36       	st.w	r11[0xc],r6
80008494:	91 26       	st.w	r8[0x8],r6
80008496:	a3 49       	asr	r9,0x2
80008498:	74 18       	ld.w	r8,r10[0x4]
8000849a:	30 1b       	mov	r11,1
8000849c:	f6 09 09 49 	lsl	r9,r11,r9
800084a0:	f1 e9 10 09 	or	r9,r8,r9
800084a4:	95 19       	st.w	r10[0x4],r9
800084a6:	c4 78       	rjmp	80008534 <_malloc_r+0x1e4>
800084a8:	f2 0a 16 09 	lsr	r10,r9,0x9
800084ac:	58 4a       	cp.w	r10,4
800084ae:	e0 8b 00 07 	brhi	800084bc <_malloc_r+0x16c>
800084b2:	f2 0a 16 06 	lsr	r10,r9,0x6
800084b6:	2c 8a       	sub	r10,-56
800084b8:	c2 08       	rjmp	800084f8 <_malloc_r+0x1a8>
800084ba:	d7 03       	nop
800084bc:	59 4a       	cp.w	r10,20
800084be:	e0 8b 00 04 	brhi	800084c6 <_malloc_r+0x176>
800084c2:	2a 5a       	sub	r10,-91
800084c4:	c1 a8       	rjmp	800084f8 <_malloc_r+0x1a8>
800084c6:	e0 4a 00 54 	cp.w	r10,84
800084ca:	e0 8b 00 06 	brhi	800084d6 <_malloc_r+0x186>
800084ce:	f2 0a 16 0c 	lsr	r10,r9,0xc
800084d2:	29 2a       	sub	r10,-110
800084d4:	c1 28       	rjmp	800084f8 <_malloc_r+0x1a8>
800084d6:	e0 4a 01 54 	cp.w	r10,340
800084da:	e0 8b 00 06 	brhi	800084e6 <_malloc_r+0x196>
800084de:	f2 0a 16 0f 	lsr	r10,r9,0xf
800084e2:	28 9a       	sub	r10,-119
800084e4:	c0 a8       	rjmp	800084f8 <_malloc_r+0x1a8>
800084e6:	e0 4a 05 54 	cp.w	r10,1364
800084ea:	e0 88 00 04 	brls	800084f2 <_malloc_r+0x1a2>
800084ee:	37 ea       	mov	r10,126
800084f0:	c0 48       	rjmp	800084f8 <_malloc_r+0x1a8>
800084f2:	f2 0a 16 12 	lsr	r10,r9,0x12
800084f6:	28 4a       	sub	r10,-124
800084f8:	e0 6b 01 1c 	mov	r11,284
800084fc:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80008500:	68 28       	ld.w	r8,r4[0x8]
80008502:	08 38       	cp.w	r8,r4
80008504:	c0 e1       	brne	80008520 <_malloc_r+0x1d0>
80008506:	76 19       	ld.w	r9,r11[0x4]
80008508:	a3 4a       	asr	r10,0x2
8000850a:	30 1e       	mov	lr,1
8000850c:	fc 0a 09 4a 	lsl	r10,lr,r10
80008510:	f3 ea 10 0a 	or	r10,r9,r10
80008514:	10 99       	mov	r9,r8
80008516:	97 1a       	st.w	r11[0x4],r10
80008518:	c0 a8       	rjmp	8000852c <_malloc_r+0x1dc>
8000851a:	70 28       	ld.w	r8,r8[0x8]
8000851c:	08 38       	cp.w	r8,r4
8000851e:	c0 60       	breq	8000852a <_malloc_r+0x1da>
80008520:	70 1a       	ld.w	r10,r8[0x4]
80008522:	e0 1a ff fc 	andl	r10,0xfffc
80008526:	14 39       	cp.w	r9,r10
80008528:	cf 93       	brcs	8000851a <_malloc_r+0x1ca>
8000852a:	70 39       	ld.w	r9,r8[0xc]
8000852c:	8d 39       	st.w	r6[0xc],r9
8000852e:	8d 28       	st.w	r6[0x8],r8
80008530:	91 36       	st.w	r8[0xc],r6
80008532:	93 26       	st.w	r9[0x8],r6
80008534:	e6 08 14 02 	asr	r8,r3,0x2
80008538:	30 1b       	mov	r11,1
8000853a:	e0 64 01 1c 	mov	r4,284
8000853e:	f6 08 09 4b 	lsl	r11,r11,r8
80008542:	68 18       	ld.w	r8,r4[0x4]
80008544:	10 3b       	cp.w	r11,r8
80008546:	e0 8b 00 69 	brhi	80008618 <_malloc_r+0x2c8>
8000854a:	f7 e8 00 09 	and	r9,r11,r8
8000854e:	c0 b1       	brne	80008564 <_malloc_r+0x214>
80008550:	e0 13 ff fc 	andl	r3,0xfffc
80008554:	a1 7b       	lsl	r11,0x1
80008556:	2f c3       	sub	r3,-4
80008558:	c0 38       	rjmp	8000855e <_malloc_r+0x20e>
8000855a:	2f c3       	sub	r3,-4
8000855c:	a1 7b       	lsl	r11,0x1
8000855e:	f7 e8 00 09 	and	r9,r11,r8
80008562:	cf c0       	breq	8000855a <_malloc_r+0x20a>
80008564:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80008568:	06 92       	mov	r2,r3
8000856a:	1c 91       	mov	r1,lr
8000856c:	62 36       	ld.w	r6,r1[0xc]
8000856e:	c2 d8       	rjmp	800085c8 <_malloc_r+0x278>
80008570:	6c 1a       	ld.w	r10,r6[0x4]
80008572:	e0 1a ff fc 	andl	r10,0xfffc
80008576:	f4 07 01 08 	sub	r8,r10,r7
8000857a:	58 f8       	cp.w	r8,15
8000857c:	e0 8a 00 15 	brle	800085a6 <_malloc_r+0x256>
80008580:	6c 3a       	ld.w	r10,r6[0xc]
80008582:	6c 29       	ld.w	r9,r6[0x8]
80008584:	95 29       	st.w	r10[0x8],r9
80008586:	93 3a       	st.w	r9[0xc],r10
80008588:	0e 99       	mov	r9,r7
8000858a:	ec 07 00 07 	add	r7,r6,r7
8000858e:	a1 a9       	sbr	r9,0x0
80008590:	99 37       	st.w	r12[0xc],r7
80008592:	99 27       	st.w	r12[0x8],r7
80008594:	8d 19       	st.w	r6[0x4],r9
80008596:	ee 08 09 08 	st.w	r7[r8],r8
8000859a:	8f 2c       	st.w	r7[0x8],r12
8000859c:	8f 3c       	st.w	r7[0xc],r12
8000859e:	a1 a8       	sbr	r8,0x0
800085a0:	0a 9c       	mov	r12,r5
800085a2:	8f 18       	st.w	r7[0x4],r8
800085a4:	c0 d8       	rjmp	800085be <_malloc_r+0x26e>
800085a6:	6c 39       	ld.w	r9,r6[0xc]
800085a8:	58 08       	cp.w	r8,0
800085aa:	c0 e5       	brlt	800085c6 <_malloc_r+0x276>
800085ac:	ec 0a 00 0a 	add	r10,r6,r10
800085b0:	74 18       	ld.w	r8,r10[0x4]
800085b2:	a1 a8       	sbr	r8,0x0
800085b4:	0a 9c       	mov	r12,r5
800085b6:	95 18       	st.w	r10[0x4],r8
800085b8:	6c 28       	ld.w	r8,r6[0x8]
800085ba:	93 28       	st.w	r9[0x8],r8
800085bc:	91 39       	st.w	r8[0xc],r9
800085be:	c1 3d       	rcall	800087e4 <__malloc_unlock>
800085c0:	ec cc ff f8 	sub	r12,r6,-8
800085c4:	d8 32       	popm	r0-r7,pc
800085c6:	12 96       	mov	r6,r9
800085c8:	02 36       	cp.w	r6,r1
800085ca:	cd 31       	brne	80008570 <_malloc_r+0x220>
800085cc:	2f f2       	sub	r2,-1
800085ce:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
800085d2:	c0 30       	breq	800085d8 <_malloc_r+0x288>
800085d4:	2f 81       	sub	r1,-8
800085d6:	cc bb       	rjmp	8000856c <_malloc_r+0x21c>
800085d8:	1c 98       	mov	r8,lr
800085da:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
800085de:	c0 81       	brne	800085ee <_malloc_r+0x29e>
800085e0:	68 19       	ld.w	r9,r4[0x4]
800085e2:	f6 08 11 ff 	rsub	r8,r11,-1
800085e6:	f3 e8 00 08 	and	r8,r9,r8
800085ea:	89 18       	st.w	r4[0x4],r8
800085ec:	c0 78       	rjmp	800085fa <_malloc_r+0x2aa>
800085ee:	f0 c9 00 08 	sub	r9,r8,8
800085f2:	20 13       	sub	r3,1
800085f4:	70 08       	ld.w	r8,r8[0x0]
800085f6:	12 38       	cp.w	r8,r9
800085f8:	cf 10       	breq	800085da <_malloc_r+0x28a>
800085fa:	a1 7b       	lsl	r11,0x1
800085fc:	68 18       	ld.w	r8,r4[0x4]
800085fe:	10 3b       	cp.w	r11,r8
80008600:	e0 8b 00 0c 	brhi	80008618 <_malloc_r+0x2c8>
80008604:	58 0b       	cp.w	r11,0
80008606:	c0 90       	breq	80008618 <_malloc_r+0x2c8>
80008608:	04 93       	mov	r3,r2
8000860a:	c0 38       	rjmp	80008610 <_malloc_r+0x2c0>
8000860c:	2f c3       	sub	r3,-4
8000860e:	a1 7b       	lsl	r11,0x1
80008610:	f7 e8 00 09 	and	r9,r11,r8
80008614:	ca 81       	brne	80008564 <_malloc_r+0x214>
80008616:	cf bb       	rjmp	8000860c <_malloc_r+0x2bc>
80008618:	68 23       	ld.w	r3,r4[0x8]
8000861a:	66 12       	ld.w	r2,r3[0x4]
8000861c:	e0 12 ff fc 	andl	r2,0xfffc
80008620:	0e 32       	cp.w	r2,r7
80008622:	5f 39       	srlo	r9
80008624:	e4 07 01 08 	sub	r8,r2,r7
80008628:	58 f8       	cp.w	r8,15
8000862a:	5f aa       	srle	r10
8000862c:	f5 e9 10 09 	or	r9,r10,r9
80008630:	e0 80 00 9a 	breq	80008764 <_malloc_r+0x414>
80008634:	e0 68 06 5c 	mov	r8,1628
80008638:	70 01       	ld.w	r1,r8[0x0]
8000863a:	e0 68 05 28 	mov	r8,1320
8000863e:	2f 01       	sub	r1,-16
80008640:	70 08       	ld.w	r8,r8[0x0]
80008642:	0e 01       	add	r1,r7
80008644:	5b f8       	cp.w	r8,-1
80008646:	c0 40       	breq	8000864e <_malloc_r+0x2fe>
80008648:	28 11       	sub	r1,-127
8000864a:	e0 11 ff 80 	andl	r1,0xff80
8000864e:	02 9b       	mov	r11,r1
80008650:	0a 9c       	mov	r12,r5
80008652:	e0 a0 05 39 	rcall	800090c4 <_sbrk_r>
80008656:	18 96       	mov	r6,r12
80008658:	5b fc       	cp.w	r12,-1
8000865a:	c7 50       	breq	80008744 <_malloc_r+0x3f4>
8000865c:	e6 02 00 08 	add	r8,r3,r2
80008660:	10 3c       	cp.w	r12,r8
80008662:	c0 32       	brcc	80008668 <_malloc_r+0x318>
80008664:	08 33       	cp.w	r3,r4
80008666:	c6 f1       	brne	80008744 <_malloc_r+0x3f4>
80008668:	e0 6a 06 60 	mov	r10,1632
8000866c:	74 09       	ld.w	r9,r10[0x0]
8000866e:	e2 09 00 09 	add	r9,r1,r9
80008672:	95 09       	st.w	r10[0x0],r9
80008674:	10 36       	cp.w	r6,r8
80008676:	c0 a1       	brne	8000868a <_malloc_r+0x33a>
80008678:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000867c:	c0 71       	brne	8000868a <_malloc_r+0x33a>
8000867e:	e2 02 00 02 	add	r2,r1,r2
80008682:	68 28       	ld.w	r8,r4[0x8]
80008684:	a1 a2       	sbr	r2,0x0
80008686:	91 12       	st.w	r8[0x4],r2
80008688:	c4 f8       	rjmp	80008726 <_malloc_r+0x3d6>
8000868a:	e0 6a 05 28 	mov	r10,1320
8000868e:	74 0b       	ld.w	r11,r10[0x0]
80008690:	5b fb       	cp.w	r11,-1
80008692:	c0 31       	brne	80008698 <_malloc_r+0x348>
80008694:	95 06       	st.w	r10[0x0],r6
80008696:	c0 78       	rjmp	800086a4 <_malloc_r+0x354>
80008698:	ec 09 00 09 	add	r9,r6,r9
8000869c:	e0 6a 06 60 	mov	r10,1632
800086a0:	10 19       	sub	r9,r8
800086a2:	95 09       	st.w	r10[0x0],r9
800086a4:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800086a8:	f0 09 11 08 	rsub	r9,r8,8
800086ac:	58 08       	cp.w	r8,0
800086ae:	f2 08 17 10 	movne	r8,r9
800086b2:	ed d8 e1 06 	addne	r6,r6,r8
800086b6:	28 08       	sub	r8,-128
800086b8:	ec 01 00 01 	add	r1,r6,r1
800086bc:	0a 9c       	mov	r12,r5
800086be:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800086c2:	f0 01 01 01 	sub	r1,r8,r1
800086c6:	02 9b       	mov	r11,r1
800086c8:	e0 a0 04 fe 	rcall	800090c4 <_sbrk_r>
800086cc:	e0 68 06 60 	mov	r8,1632
800086d0:	5b fc       	cp.w	r12,-1
800086d2:	ec 0c 17 00 	moveq	r12,r6
800086d6:	f9 b1 00 00 	moveq	r1,0
800086da:	70 09       	ld.w	r9,r8[0x0]
800086dc:	0c 1c       	sub	r12,r6
800086de:	89 26       	st.w	r4[0x8],r6
800086e0:	02 0c       	add	r12,r1
800086e2:	12 01       	add	r1,r9
800086e4:	a1 ac       	sbr	r12,0x0
800086e6:	91 01       	st.w	r8[0x0],r1
800086e8:	8d 1c       	st.w	r6[0x4],r12
800086ea:	08 33       	cp.w	r3,r4
800086ec:	c1 d0       	breq	80008726 <_malloc_r+0x3d6>
800086ee:	58 f2       	cp.w	r2,15
800086f0:	e0 8b 00 05 	brhi	800086fa <_malloc_r+0x3aa>
800086f4:	30 18       	mov	r8,1
800086f6:	8d 18       	st.w	r6[0x4],r8
800086f8:	c2 68       	rjmp	80008744 <_malloc_r+0x3f4>
800086fa:	30 59       	mov	r9,5
800086fc:	20 c2       	sub	r2,12
800086fe:	e0 12 ff f8 	andl	r2,0xfff8
80008702:	e6 02 00 08 	add	r8,r3,r2
80008706:	91 29       	st.w	r8[0x8],r9
80008708:	91 19       	st.w	r8[0x4],r9
8000870a:	66 18       	ld.w	r8,r3[0x4]
8000870c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008710:	e5 e8 10 08 	or	r8,r2,r8
80008714:	87 18       	st.w	r3[0x4],r8
80008716:	58 f2       	cp.w	r2,15
80008718:	e0 88 00 07 	brls	80008726 <_malloc_r+0x3d6>
8000871c:	e6 cb ff f8 	sub	r11,r3,-8
80008720:	0a 9c       	mov	r12,r5
80008722:	fe b0 fb 71 	rcall	80007e04 <_free_r>
80008726:	e0 69 06 58 	mov	r9,1624
8000872a:	72 0a       	ld.w	r10,r9[0x0]
8000872c:	e0 68 06 60 	mov	r8,1632
80008730:	70 08       	ld.w	r8,r8[0x0]
80008732:	14 38       	cp.w	r8,r10
80008734:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008738:	e0 69 06 54 	mov	r9,1620
8000873c:	72 0a       	ld.w	r10,r9[0x0]
8000873e:	14 38       	cp.w	r8,r10
80008740:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008744:	68 28       	ld.w	r8,r4[0x8]
80008746:	70 18       	ld.w	r8,r8[0x4]
80008748:	e0 18 ff fc 	andl	r8,0xfffc
8000874c:	0e 38       	cp.w	r8,r7
8000874e:	5f 39       	srlo	r9
80008750:	0e 18       	sub	r8,r7
80008752:	58 f8       	cp.w	r8,15
80008754:	5f aa       	srle	r10
80008756:	f5 e9 10 09 	or	r9,r10,r9
8000875a:	c0 50       	breq	80008764 <_malloc_r+0x414>
8000875c:	0a 9c       	mov	r12,r5
8000875e:	c4 3c       	rcall	800087e4 <__malloc_unlock>
80008760:	d8 3a       	popm	r0-r7,pc,r12=0
80008762:	d7 03       	nop
80008764:	68 26       	ld.w	r6,r4[0x8]
80008766:	a1 a8       	sbr	r8,0x0
80008768:	0e 99       	mov	r9,r7
8000876a:	a1 a9       	sbr	r9,0x0
8000876c:	8d 19       	st.w	r6[0x4],r9
8000876e:	ec 07 00 07 	add	r7,r6,r7
80008772:	0a 9c       	mov	r12,r5
80008774:	89 27       	st.w	r4[0x8],r7
80008776:	8f 18       	st.w	r7[0x4],r8
80008778:	c3 6c       	rcall	800087e4 <__malloc_unlock>
8000877a:	ec cc ff f8 	sub	r12,r6,-8
8000877e:	d8 32       	popm	r0-r7,pc

80008780 <memchr>:
80008780:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80008784:	c0 68       	rjmp	80008790 <memchr+0x10>
80008786:	20 1a       	sub	r10,1
80008788:	19 88       	ld.ub	r8,r12[0x0]
8000878a:	16 38       	cp.w	r8,r11
8000878c:	5e 0c       	reteq	r12
8000878e:	2f fc       	sub	r12,-1
80008790:	58 0a       	cp.w	r10,0
80008792:	cf a1       	brne	80008786 <memchr+0x6>
80008794:	5e fa       	retal	r10

80008796 <memmove>:
80008796:	d4 01       	pushm	lr
80008798:	18 3b       	cp.w	r11,r12
8000879a:	c1 92       	brcc	800087cc <memmove+0x36>
8000879c:	f6 0a 00 09 	add	r9,r11,r10
800087a0:	12 3c       	cp.w	r12,r9
800087a2:	c1 52       	brcc	800087cc <memmove+0x36>
800087a4:	f8 0a 00 0b 	add	r11,r12,r10
800087a8:	30 08       	mov	r8,0
800087aa:	c0 68       	rjmp	800087b6 <memmove+0x20>
800087ac:	f2 08 07 0e 	ld.ub	lr,r9[r8]
800087b0:	20 1a       	sub	r10,1
800087b2:	f6 08 0b 0e 	st.b	r11[r8],lr
800087b6:	20 18       	sub	r8,1
800087b8:	58 0a       	cp.w	r10,0
800087ba:	cf 91       	brne	800087ac <memmove+0x16>
800087bc:	d8 02       	popm	pc
800087be:	f6 08 07 09 	ld.ub	r9,r11[r8]
800087c2:	20 1a       	sub	r10,1
800087c4:	f8 08 0b 09 	st.b	r12[r8],r9
800087c8:	2f f8       	sub	r8,-1
800087ca:	c0 28       	rjmp	800087ce <memmove+0x38>
800087cc:	30 08       	mov	r8,0
800087ce:	58 0a       	cp.w	r10,0
800087d0:	cf 71       	brne	800087be <memmove+0x28>
800087d2:	d8 02       	popm	pc

800087d4 <memset>:
800087d4:	18 98       	mov	r8,r12
800087d6:	c0 38       	rjmp	800087dc <memset+0x8>
800087d8:	10 cb       	st.b	r8++,r11
800087da:	20 1a       	sub	r10,1
800087dc:	58 0a       	cp.w	r10,0
800087de:	cf d1       	brne	800087d8 <memset+0x4>
800087e0:	5e fc       	retal	r12

800087e2 <__malloc_lock>:
800087e2:	5e fc       	retal	r12

800087e4 <__malloc_unlock>:
800087e4:	5e fc       	retal	r12

800087e6 <__hi0bits>:
800087e6:	18 98       	mov	r8,r12
800087e8:	e0 1c 00 00 	andl	r12,0x0
800087ec:	f0 09 15 10 	lsl	r9,r8,0x10
800087f0:	58 0c       	cp.w	r12,0
800087f2:	f2 08 17 00 	moveq	r8,r9
800087f6:	f9 bc 00 10 	moveq	r12,16
800087fa:	f9 bc 01 00 	movne	r12,0
800087fe:	10 9a       	mov	r10,r8
80008800:	f0 09 15 08 	lsl	r9,r8,0x8
80008804:	e6 1a ff 00 	andh	r10,0xff00,COH
80008808:	f7 bc 00 f8 	subeq	r12,-8
8000880c:	f2 08 17 00 	moveq	r8,r9
80008810:	10 9a       	mov	r10,r8
80008812:	f0 09 15 04 	lsl	r9,r8,0x4
80008816:	e6 1a f0 00 	andh	r10,0xf000,COH
8000881a:	f7 bc 00 fc 	subeq	r12,-4
8000881e:	f2 08 17 00 	moveq	r8,r9
80008822:	10 9a       	mov	r10,r8
80008824:	f0 09 15 02 	lsl	r9,r8,0x2
80008828:	e6 1a c0 00 	andh	r10,0xc000,COH
8000882c:	f7 bc 00 fe 	subeq	r12,-2
80008830:	f2 08 17 00 	moveq	r8,r9
80008834:	58 08       	cp.w	r8,0
80008836:	5e 5c       	retlt	r12
80008838:	ed b8 00 1e 	bld	r8,0x1e
8000883c:	f9 bc 01 20 	movne	r12,32
80008840:	f7 bc 00 ff 	subeq	r12,-1
80008844:	5e fc       	retal	r12

80008846 <__lo0bits>:
80008846:	18 99       	mov	r9,r12
80008848:	78 08       	ld.w	r8,r12[0x0]
8000884a:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000884e:	c1 50       	breq	80008878 <__lo0bits+0x32>
80008850:	ed b8 00 00 	bld	r8,0x0
80008854:	c0 21       	brne	80008858 <__lo0bits+0x12>
80008856:	5e fd       	retal	0
80008858:	10 9b       	mov	r11,r8
8000885a:	f0 0a 16 01 	lsr	r10,r8,0x1
8000885e:	e2 1b 00 02 	andl	r11,0x2,COH
80008862:	a3 88       	lsr	r8,0x2
80008864:	58 0b       	cp.w	r11,0
80008866:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000886a:	f9 bc 01 01 	movne	r12,1
8000886e:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80008872:	f9 bc 00 02 	moveq	r12,2
80008876:	5e fc       	retal	r12
80008878:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000887c:	f0 0b 16 10 	lsr	r11,r8,0x10
80008880:	58 0a       	cp.w	r10,0
80008882:	f6 08 17 00 	moveq	r8,r11
80008886:	f9 bc 00 10 	moveq	r12,16
8000888a:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000888e:	f0 0a 16 08 	lsr	r10,r8,0x8
80008892:	58 0b       	cp.w	r11,0
80008894:	f7 bc 00 f8 	subeq	r12,-8
80008898:	f4 08 17 00 	moveq	r8,r10
8000889c:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
800088a0:	f0 0a 16 04 	lsr	r10,r8,0x4
800088a4:	58 0b       	cp.w	r11,0
800088a6:	f7 bc 00 fc 	subeq	r12,-4
800088aa:	f4 08 17 00 	moveq	r8,r10
800088ae:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
800088b2:	f0 0a 16 02 	lsr	r10,r8,0x2
800088b6:	58 0b       	cp.w	r11,0
800088b8:	f7 bc 00 fe 	subeq	r12,-2
800088bc:	f4 08 17 00 	moveq	r8,r10
800088c0:	ed b8 00 00 	bld	r8,0x0
800088c4:	c0 60       	breq	800088d0 <__lo0bits+0x8a>
800088c6:	a1 98       	lsr	r8,0x1
800088c8:	c0 31       	brne	800088ce <__lo0bits+0x88>
800088ca:	32 0c       	mov	r12,32
800088cc:	5e fc       	retal	r12
800088ce:	2f fc       	sub	r12,-1
800088d0:	93 08       	st.w	r9[0x0],r8
800088d2:	5e fc       	retal	r12

800088d4 <__mcmp>:
800088d4:	d4 01       	pushm	lr
800088d6:	18 98       	mov	r8,r12
800088d8:	76 49       	ld.w	r9,r11[0x10]
800088da:	78 4c       	ld.w	r12,r12[0x10]
800088dc:	12 1c       	sub	r12,r9
800088de:	c1 31       	brne	80008904 <__mcmp+0x30>
800088e0:	2f b9       	sub	r9,-5
800088e2:	a3 69       	lsl	r9,0x2
800088e4:	12 0b       	add	r11,r9
800088e6:	f0 09 00 09 	add	r9,r8,r9
800088ea:	2e c8       	sub	r8,-20
800088ec:	13 4e       	ld.w	lr,--r9
800088ee:	17 4a       	ld.w	r10,--r11
800088f0:	14 3e       	cp.w	lr,r10
800088f2:	c0 60       	breq	800088fe <__mcmp+0x2a>
800088f4:	f9 bc 03 ff 	movlo	r12,-1
800088f8:	f9 bc 02 01 	movhs	r12,1
800088fc:	d8 02       	popm	pc
800088fe:	10 39       	cp.w	r9,r8
80008900:	fe 9b ff f6 	brhi	800088ec <__mcmp+0x18>
80008904:	d8 02       	popm	pc
80008906:	d7 03       	nop

80008908 <_Bfree>:
80008908:	d4 21       	pushm	r4-r7,lr
8000890a:	18 97       	mov	r7,r12
8000890c:	16 95       	mov	r5,r11
8000890e:	78 96       	ld.w	r6,r12[0x24]
80008910:	58 06       	cp.w	r6,0
80008912:	c0 91       	brne	80008924 <_Bfree+0x1c>
80008914:	31 0c       	mov	r12,16
80008916:	fe b0 fd 15 	rcall	80008340 <malloc>
8000891a:	99 36       	st.w	r12[0xc],r6
8000891c:	8f 9c       	st.w	r7[0x24],r12
8000891e:	99 16       	st.w	r12[0x4],r6
80008920:	99 26       	st.w	r12[0x8],r6
80008922:	99 06       	st.w	r12[0x0],r6
80008924:	58 05       	cp.w	r5,0
80008926:	c0 90       	breq	80008938 <_Bfree+0x30>
80008928:	6a 19       	ld.w	r9,r5[0x4]
8000892a:	6e 98       	ld.w	r8,r7[0x24]
8000892c:	70 38       	ld.w	r8,r8[0xc]
8000892e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80008932:	8b 0a       	st.w	r5[0x0],r10
80008934:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008938:	d8 22       	popm	r4-r7,pc
8000893a:	d7 03       	nop

8000893c <_Balloc>:
8000893c:	d4 21       	pushm	r4-r7,lr
8000893e:	18 97       	mov	r7,r12
80008940:	16 96       	mov	r6,r11
80008942:	78 95       	ld.w	r5,r12[0x24]
80008944:	58 05       	cp.w	r5,0
80008946:	c0 91       	brne	80008958 <_Balloc+0x1c>
80008948:	31 0c       	mov	r12,16
8000894a:	fe b0 fc fb 	rcall	80008340 <malloc>
8000894e:	99 35       	st.w	r12[0xc],r5
80008950:	8f 9c       	st.w	r7[0x24],r12
80008952:	99 15       	st.w	r12[0x4],r5
80008954:	99 25       	st.w	r12[0x8],r5
80008956:	99 05       	st.w	r12[0x0],r5
80008958:	6e 95       	ld.w	r5,r7[0x24]
8000895a:	6a 38       	ld.w	r8,r5[0xc]
8000895c:	58 08       	cp.w	r8,0
8000895e:	c0 b1       	brne	80008974 <_Balloc+0x38>
80008960:	31 0a       	mov	r10,16
80008962:	30 4b       	mov	r11,4
80008964:	0e 9c       	mov	r12,r7
80008966:	e0 a0 04 93 	rcall	8000928c <_calloc_r>
8000896a:	8b 3c       	st.w	r5[0xc],r12
8000896c:	6e 98       	ld.w	r8,r7[0x24]
8000896e:	70 3c       	ld.w	r12,r8[0xc]
80008970:	58 0c       	cp.w	r12,0
80008972:	c1 b0       	breq	800089a8 <_Balloc+0x6c>
80008974:	6e 98       	ld.w	r8,r7[0x24]
80008976:	70 38       	ld.w	r8,r8[0xc]
80008978:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000897c:	70 0c       	ld.w	r12,r8[0x0]
8000897e:	58 0c       	cp.w	r12,0
80008980:	c0 40       	breq	80008988 <_Balloc+0x4c>
80008982:	78 09       	ld.w	r9,r12[0x0]
80008984:	91 09       	st.w	r8[0x0],r9
80008986:	c0 e8       	rjmp	800089a2 <_Balloc+0x66>
80008988:	0e 9c       	mov	r12,r7
8000898a:	30 17       	mov	r7,1
8000898c:	0e 9b       	mov	r11,r7
8000898e:	ee 06 09 47 	lsl	r7,r7,r6
80008992:	ee ca ff fb 	sub	r10,r7,-5
80008996:	a3 6a       	lsl	r10,0x2
80008998:	e0 a0 04 7a 	rcall	8000928c <_calloc_r>
8000899c:	c0 60       	breq	800089a8 <_Balloc+0x6c>
8000899e:	99 16       	st.w	r12[0x4],r6
800089a0:	99 27       	st.w	r12[0x8],r7
800089a2:	30 08       	mov	r8,0
800089a4:	99 38       	st.w	r12[0xc],r8
800089a6:	99 48       	st.w	r12[0x10],r8
800089a8:	d8 22       	popm	r4-r7,pc
800089aa:	d7 03       	nop

800089ac <__d2b>:
800089ac:	d4 31       	pushm	r0-r7,lr
800089ae:	20 2d       	sub	sp,8
800089b0:	16 93       	mov	r3,r11
800089b2:	12 96       	mov	r6,r9
800089b4:	10 95       	mov	r5,r8
800089b6:	14 92       	mov	r2,r10
800089b8:	30 1b       	mov	r11,1
800089ba:	cc 1f       	rcall	8000893c <_Balloc>
800089bc:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
800089c0:	50 09       	stdsp	sp[0x0],r9
800089c2:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
800089c6:	b5 a9       	sbr	r9,0x14
800089c8:	f0 01 16 14 	lsr	r1,r8,0x14
800089cc:	fb f9 1a 00 	st.wne	sp[0x0],r9
800089d0:	18 94       	mov	r4,r12
800089d2:	58 02       	cp.w	r2,0
800089d4:	c1 d0       	breq	80008a0e <__d2b+0x62>
800089d6:	fa cc ff f8 	sub	r12,sp,-8
800089da:	18 d2       	st.w	--r12,r2
800089dc:	c3 5f       	rcall	80008846 <__lo0bits>
800089de:	40 18       	lddsp	r8,sp[0x4]
800089e0:	c0 d0       	breq	800089fa <__d2b+0x4e>
800089e2:	40 09       	lddsp	r9,sp[0x0]
800089e4:	f8 0a 11 20 	rsub	r10,r12,32
800089e8:	f2 0a 09 4a 	lsl	r10,r9,r10
800089ec:	f5 e8 10 08 	or	r8,r10,r8
800089f0:	89 58       	st.w	r4[0x14],r8
800089f2:	f2 0c 0a 49 	lsr	r9,r9,r12
800089f6:	50 09       	stdsp	sp[0x0],r9
800089f8:	c0 28       	rjmp	800089fc <__d2b+0x50>
800089fa:	89 58       	st.w	r4[0x14],r8
800089fc:	40 08       	lddsp	r8,sp[0x0]
800089fe:	58 08       	cp.w	r8,0
80008a00:	f9 b3 01 02 	movne	r3,2
80008a04:	f9 b3 00 01 	moveq	r3,1
80008a08:	89 68       	st.w	r4[0x18],r8
80008a0a:	89 43       	st.w	r4[0x10],r3
80008a0c:	c0 88       	rjmp	80008a1c <__d2b+0x70>
80008a0e:	1a 9c       	mov	r12,sp
80008a10:	c1 bf       	rcall	80008846 <__lo0bits>
80008a12:	30 13       	mov	r3,1
80008a14:	40 08       	lddsp	r8,sp[0x0]
80008a16:	2e 0c       	sub	r12,-32
80008a18:	89 43       	st.w	r4[0x10],r3
80008a1a:	89 58       	st.w	r4[0x14],r8
80008a1c:	58 01       	cp.w	r1,0
80008a1e:	c0 90       	breq	80008a30 <__d2b+0x84>
80008a20:	e2 c1 04 33 	sub	r1,r1,1075
80008a24:	18 01       	add	r1,r12
80008a26:	8d 01       	st.w	r6[0x0],r1
80008a28:	f8 0c 11 35 	rsub	r12,r12,53
80008a2c:	8b 0c       	st.w	r5[0x0],r12
80008a2e:	c0 c8       	rjmp	80008a46 <__d2b+0x9a>
80008a30:	e6 c8 ff fc 	sub	r8,r3,-4
80008a34:	f8 cc 04 32 	sub	r12,r12,1074
80008a38:	a5 73       	lsl	r3,0x5
80008a3a:	8d 0c       	st.w	r6[0x0],r12
80008a3c:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80008a40:	cd 3e       	rcall	800087e6 <__hi0bits>
80008a42:	18 13       	sub	r3,r12
80008a44:	8b 03       	st.w	r5[0x0],r3
80008a46:	08 9c       	mov	r12,r4
80008a48:	2f ed       	sub	sp,-8
80008a4a:	d8 32       	popm	r0-r7,pc

80008a4c <__mdiff>:
80008a4c:	d4 31       	pushm	r0-r7,lr
80008a4e:	74 48       	ld.w	r8,r10[0x10]
80008a50:	76 45       	ld.w	r5,r11[0x10]
80008a52:	16 97       	mov	r7,r11
80008a54:	14 96       	mov	r6,r10
80008a56:	10 15       	sub	r5,r8
80008a58:	c1 31       	brne	80008a7e <__mdiff+0x32>
80008a5a:	2f b8       	sub	r8,-5
80008a5c:	ee ce ff ec 	sub	lr,r7,-20
80008a60:	a3 68       	lsl	r8,0x2
80008a62:	f4 08 00 0b 	add	r11,r10,r8
80008a66:	ee 08 00 08 	add	r8,r7,r8
80008a6a:	11 4a       	ld.w	r10,--r8
80008a6c:	17 49       	ld.w	r9,--r11
80008a6e:	12 3a       	cp.w	r10,r9
80008a70:	c0 30       	breq	80008a76 <__mdiff+0x2a>
80008a72:	c0 e2       	brcc	80008a8e <__mdiff+0x42>
80008a74:	c0 78       	rjmp	80008a82 <__mdiff+0x36>
80008a76:	1c 38       	cp.w	r8,lr
80008a78:	fe 9b ff f9 	brhi	80008a6a <__mdiff+0x1e>
80008a7c:	c4 98       	rjmp	80008b0e <__mdiff+0xc2>
80008a7e:	58 05       	cp.w	r5,0
80008a80:	c0 64       	brge	80008a8c <__mdiff+0x40>
80008a82:	0e 98       	mov	r8,r7
80008a84:	30 15       	mov	r5,1
80008a86:	0c 97       	mov	r7,r6
80008a88:	10 96       	mov	r6,r8
80008a8a:	c0 28       	rjmp	80008a8e <__mdiff+0x42>
80008a8c:	30 05       	mov	r5,0
80008a8e:	6e 1b       	ld.w	r11,r7[0x4]
80008a90:	c5 6f       	rcall	8000893c <_Balloc>
80008a92:	6e 49       	ld.w	r9,r7[0x10]
80008a94:	6c 44       	ld.w	r4,r6[0x10]
80008a96:	99 35       	st.w	r12[0xc],r5
80008a98:	2f b4       	sub	r4,-5
80008a9a:	f2 c5 ff fb 	sub	r5,r9,-5
80008a9e:	ec 04 00 24 	add	r4,r6,r4<<0x2
80008aa2:	ee 05 00 25 	add	r5,r7,r5<<0x2
80008aa6:	2e c6       	sub	r6,-20
80008aa8:	2e c7       	sub	r7,-20
80008aaa:	f8 c8 ff ec 	sub	r8,r12,-20
80008aae:	30 0a       	mov	r10,0
80008ab0:	0f 0e       	ld.w	lr,r7++
80008ab2:	0d 0b       	ld.w	r11,r6++
80008ab4:	fc 02 16 10 	lsr	r2,lr,0x10
80008ab8:	f6 03 16 10 	lsr	r3,r11,0x10
80008abc:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008ac0:	e4 03 01 03 	sub	r3,r2,r3
80008ac4:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008ac8:	fc 0b 01 0b 	sub	r11,lr,r11
80008acc:	f6 0a 00 0a 	add	r10,r11,r10
80008ad0:	b0 1a       	st.h	r8[0x2],r10
80008ad2:	b1 4a       	asr	r10,0x10
80008ad4:	e6 0a 00 0a 	add	r10,r3,r10
80008ad8:	b0 0a       	st.h	r8[0x0],r10
80008ada:	2f c8       	sub	r8,-4
80008adc:	b1 4a       	asr	r10,0x10
80008ade:	08 36       	cp.w	r6,r4
80008ae0:	ce 83       	brcs	80008ab0 <__mdiff+0x64>
80008ae2:	c0 d8       	rjmp	80008afc <__mdiff+0xb0>
80008ae4:	0f 0b       	ld.w	r11,r7++
80008ae6:	f6 0e 16 10 	lsr	lr,r11,0x10
80008aea:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008aee:	16 0a       	add	r10,r11
80008af0:	b0 1a       	st.h	r8[0x2],r10
80008af2:	b1 4a       	asr	r10,0x10
80008af4:	1c 0a       	add	r10,lr
80008af6:	b0 0a       	st.h	r8[0x0],r10
80008af8:	2f c8       	sub	r8,-4
80008afa:	b1 4a       	asr	r10,0x10
80008afc:	0a 37       	cp.w	r7,r5
80008afe:	cf 33       	brcs	80008ae4 <__mdiff+0x98>
80008b00:	c0 28       	rjmp	80008b04 <__mdiff+0xb8>
80008b02:	20 19       	sub	r9,1
80008b04:	11 4a       	ld.w	r10,--r8
80008b06:	58 0a       	cp.w	r10,0
80008b08:	cf d0       	breq	80008b02 <__mdiff+0xb6>
80008b0a:	99 49       	st.w	r12[0x10],r9
80008b0c:	d8 32       	popm	r0-r7,pc
80008b0e:	30 0b       	mov	r11,0
80008b10:	c1 6f       	rcall	8000893c <_Balloc>
80008b12:	30 18       	mov	r8,1
80008b14:	99 48       	st.w	r12[0x10],r8
80008b16:	30 08       	mov	r8,0
80008b18:	99 58       	st.w	r12[0x14],r8
80008b1a:	d8 32       	popm	r0-r7,pc

80008b1c <__lshift>:
80008b1c:	d4 31       	pushm	r0-r7,lr
80008b1e:	16 97       	mov	r7,r11
80008b20:	76 46       	ld.w	r6,r11[0x10]
80008b22:	f4 02 14 05 	asr	r2,r10,0x5
80008b26:	2f f6       	sub	r6,-1
80008b28:	14 93       	mov	r3,r10
80008b2a:	18 94       	mov	r4,r12
80008b2c:	04 06       	add	r6,r2
80008b2e:	76 1b       	ld.w	r11,r11[0x4]
80008b30:	6e 28       	ld.w	r8,r7[0x8]
80008b32:	c0 38       	rjmp	80008b38 <__lshift+0x1c>
80008b34:	2f fb       	sub	r11,-1
80008b36:	a1 78       	lsl	r8,0x1
80008b38:	10 36       	cp.w	r6,r8
80008b3a:	fe 99 ff fd 	brgt	80008b34 <__lshift+0x18>
80008b3e:	08 9c       	mov	r12,r4
80008b40:	cf ee       	rcall	8000893c <_Balloc>
80008b42:	30 09       	mov	r9,0
80008b44:	18 95       	mov	r5,r12
80008b46:	f8 c8 ff ec 	sub	r8,r12,-20
80008b4a:	12 9a       	mov	r10,r9
80008b4c:	c0 38       	rjmp	80008b52 <__lshift+0x36>
80008b4e:	10 aa       	st.w	r8++,r10
80008b50:	2f f9       	sub	r9,-1
80008b52:	04 39       	cp.w	r9,r2
80008b54:	cf d5       	brlt	80008b4e <__lshift+0x32>
80008b56:	6e 4b       	ld.w	r11,r7[0x10]
80008b58:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80008b5c:	2f bb       	sub	r11,-5
80008b5e:	ee c9 ff ec 	sub	r9,r7,-20
80008b62:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80008b66:	58 03       	cp.w	r3,0
80008b68:	c1 30       	breq	80008b8e <__lshift+0x72>
80008b6a:	e6 0c 11 20 	rsub	r12,r3,32
80008b6e:	30 0a       	mov	r10,0
80008b70:	72 02       	ld.w	r2,r9[0x0]
80008b72:	e4 03 09 42 	lsl	r2,r2,r3
80008b76:	04 4a       	or	r10,r2
80008b78:	10 aa       	st.w	r8++,r10
80008b7a:	13 0a       	ld.w	r10,r9++
80008b7c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008b80:	16 39       	cp.w	r9,r11
80008b82:	cf 73       	brcs	80008b70 <__lshift+0x54>
80008b84:	91 0a       	st.w	r8[0x0],r10
80008b86:	58 0a       	cp.w	r10,0
80008b88:	c0 70       	breq	80008b96 <__lshift+0x7a>
80008b8a:	2f f6       	sub	r6,-1
80008b8c:	c0 58       	rjmp	80008b96 <__lshift+0x7a>
80008b8e:	13 0a       	ld.w	r10,r9++
80008b90:	10 aa       	st.w	r8++,r10
80008b92:	16 39       	cp.w	r9,r11
80008b94:	cf d3       	brcs	80008b8e <__lshift+0x72>
80008b96:	08 9c       	mov	r12,r4
80008b98:	20 16       	sub	r6,1
80008b9a:	0e 9b       	mov	r11,r7
80008b9c:	8b 46       	st.w	r5[0x10],r6
80008b9e:	cb 5e       	rcall	80008908 <_Bfree>
80008ba0:	0a 9c       	mov	r12,r5
80008ba2:	d8 32       	popm	r0-r7,pc

80008ba4 <__multiply>:
80008ba4:	d4 31       	pushm	r0-r7,lr
80008ba6:	20 2d       	sub	sp,8
80008ba8:	76 49       	ld.w	r9,r11[0x10]
80008baa:	74 48       	ld.w	r8,r10[0x10]
80008bac:	16 96       	mov	r6,r11
80008bae:	14 95       	mov	r5,r10
80008bb0:	10 39       	cp.w	r9,r8
80008bb2:	ec 08 17 50 	movlt	r8,r6
80008bb6:	ea 06 17 50 	movlt	r6,r5
80008bba:	f0 05 17 50 	movlt	r5,r8
80008bbe:	6c 28       	ld.w	r8,r6[0x8]
80008bc0:	76 43       	ld.w	r3,r11[0x10]
80008bc2:	74 42       	ld.w	r2,r10[0x10]
80008bc4:	76 1b       	ld.w	r11,r11[0x4]
80008bc6:	e4 03 00 07 	add	r7,r2,r3
80008bca:	10 37       	cp.w	r7,r8
80008bcc:	f7 bb 09 ff 	subgt	r11,-1
80008bd0:	cb 6e       	rcall	8000893c <_Balloc>
80008bd2:	ee c4 ff fb 	sub	r4,r7,-5
80008bd6:	f8 c9 ff ec 	sub	r9,r12,-20
80008bda:	f8 04 00 24 	add	r4,r12,r4<<0x2
80008bde:	30 0a       	mov	r10,0
80008be0:	12 98       	mov	r8,r9
80008be2:	c0 28       	rjmp	80008be6 <__multiply+0x42>
80008be4:	10 aa       	st.w	r8++,r10
80008be6:	08 38       	cp.w	r8,r4
80008be8:	cf e3       	brcs	80008be4 <__multiply+0x40>
80008bea:	2f b3       	sub	r3,-5
80008bec:	2f b2       	sub	r2,-5
80008bee:	ec 03 00 23 	add	r3,r6,r3<<0x2
80008bf2:	ea 02 00 22 	add	r2,r5,r2<<0x2
80008bf6:	ec cb ff ec 	sub	r11,r6,-20
80008bfa:	50 12       	stdsp	sp[0x4],r2
80008bfc:	ea ca ff ec 	sub	r10,r5,-20
80008c00:	c4 48       	rjmp	80008c88 <__multiply+0xe4>
80008c02:	94 95       	ld.uh	r5,r10[0x2]
80008c04:	58 05       	cp.w	r5,0
80008c06:	c2 00       	breq	80008c46 <__multiply+0xa2>
80008c08:	12 98       	mov	r8,r9
80008c0a:	16 96       	mov	r6,r11
80008c0c:	30 0e       	mov	lr,0
80008c0e:	50 09       	stdsp	sp[0x0],r9
80008c10:	0d 02       	ld.w	r2,r6++
80008c12:	e4 00 16 10 	lsr	r0,r2,0x10
80008c16:	70 01       	ld.w	r1,r8[0x0]
80008c18:	70 09       	ld.w	r9,r8[0x0]
80008c1a:	b1 81       	lsr	r1,0x10
80008c1c:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008c20:	e0 05 03 41 	mac	r1,r0,r5
80008c24:	ab 32       	mul	r2,r5
80008c26:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80008c2a:	00 02       	add	r2,r0
80008c2c:	e4 0e 00 0e 	add	lr,r2,lr
80008c30:	b0 1e       	st.h	r8[0x2],lr
80008c32:	b1 8e       	lsr	lr,0x10
80008c34:	1c 01       	add	r1,lr
80008c36:	b0 01       	st.h	r8[0x0],r1
80008c38:	e2 0e 16 10 	lsr	lr,r1,0x10
80008c3c:	2f c8       	sub	r8,-4
80008c3e:	06 36       	cp.w	r6,r3
80008c40:	ce 83       	brcs	80008c10 <__multiply+0x6c>
80008c42:	40 09       	lddsp	r9,sp[0x0]
80008c44:	91 0e       	st.w	r8[0x0],lr
80008c46:	94 86       	ld.uh	r6,r10[0x0]
80008c48:	58 06       	cp.w	r6,0
80008c4a:	c1 d0       	breq	80008c84 <__multiply+0xe0>
80008c4c:	72 02       	ld.w	r2,r9[0x0]
80008c4e:	12 98       	mov	r8,r9
80008c50:	16 9e       	mov	lr,r11
80008c52:	30 05       	mov	r5,0
80008c54:	b0 12       	st.h	r8[0x2],r2
80008c56:	1d 01       	ld.w	r1,lr++
80008c58:	90 82       	ld.uh	r2,r8[0x0]
80008c5a:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80008c5e:	ad 30       	mul	r0,r6
80008c60:	e0 02 00 02 	add	r2,r0,r2
80008c64:	e4 05 00 05 	add	r5,r2,r5
80008c68:	b0 05       	st.h	r8[0x0],r5
80008c6a:	b1 85       	lsr	r5,0x10
80008c6c:	b1 81       	lsr	r1,0x10
80008c6e:	2f c8       	sub	r8,-4
80008c70:	ad 31       	mul	r1,r6
80008c72:	90 92       	ld.uh	r2,r8[0x2]
80008c74:	e2 02 00 02 	add	r2,r1,r2
80008c78:	0a 02       	add	r2,r5
80008c7a:	e4 05 16 10 	lsr	r5,r2,0x10
80008c7e:	06 3e       	cp.w	lr,r3
80008c80:	ce a3       	brcs	80008c54 <__multiply+0xb0>
80008c82:	91 02       	st.w	r8[0x0],r2
80008c84:	2f ca       	sub	r10,-4
80008c86:	2f c9       	sub	r9,-4
80008c88:	40 18       	lddsp	r8,sp[0x4]
80008c8a:	10 3a       	cp.w	r10,r8
80008c8c:	cb b3       	brcs	80008c02 <__multiply+0x5e>
80008c8e:	c0 28       	rjmp	80008c92 <__multiply+0xee>
80008c90:	20 17       	sub	r7,1
80008c92:	58 07       	cp.w	r7,0
80008c94:	e0 8a 00 05 	brle	80008c9e <__multiply+0xfa>
80008c98:	09 48       	ld.w	r8,--r4
80008c9a:	58 08       	cp.w	r8,0
80008c9c:	cf a0       	breq	80008c90 <__multiply+0xec>
80008c9e:	99 47       	st.w	r12[0x10],r7
80008ca0:	2f ed       	sub	sp,-8
80008ca2:	d8 32       	popm	r0-r7,pc

80008ca4 <__i2b>:
80008ca4:	d4 21       	pushm	r4-r7,lr
80008ca6:	16 97       	mov	r7,r11
80008ca8:	30 1b       	mov	r11,1
80008caa:	c4 9e       	rcall	8000893c <_Balloc>
80008cac:	30 19       	mov	r9,1
80008cae:	99 57       	st.w	r12[0x14],r7
80008cb0:	99 49       	st.w	r12[0x10],r9
80008cb2:	d8 22       	popm	r4-r7,pc

80008cb4 <__multadd>:
80008cb4:	d4 31       	pushm	r0-r7,lr
80008cb6:	30 08       	mov	r8,0
80008cb8:	12 95       	mov	r5,r9
80008cba:	16 97       	mov	r7,r11
80008cbc:	18 96       	mov	r6,r12
80008cbe:	76 44       	ld.w	r4,r11[0x10]
80008cc0:	f6 c9 ff ec 	sub	r9,r11,-20
80008cc4:	72 0b       	ld.w	r11,r9[0x0]
80008cc6:	f6 0c 16 10 	lsr	r12,r11,0x10
80008cca:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008cce:	f4 0c 02 4c 	mul	r12,r10,r12
80008cd2:	f4 0b 03 45 	mac	r5,r10,r11
80008cd6:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80008cda:	b1 85       	lsr	r5,0x10
80008cdc:	18 05       	add	r5,r12
80008cde:	ea 0c 15 10 	lsl	r12,r5,0x10
80008ce2:	f8 0b 00 0b 	add	r11,r12,r11
80008ce6:	12 ab       	st.w	r9++,r11
80008ce8:	2f f8       	sub	r8,-1
80008cea:	b1 85       	lsr	r5,0x10
80008cec:	08 38       	cp.w	r8,r4
80008cee:	ce b5       	brlt	80008cc4 <__multadd+0x10>
80008cf0:	58 05       	cp.w	r5,0
80008cf2:	c1 c0       	breq	80008d2a <__multadd+0x76>
80008cf4:	6e 28       	ld.w	r8,r7[0x8]
80008cf6:	10 34       	cp.w	r4,r8
80008cf8:	c1 35       	brlt	80008d1e <__multadd+0x6a>
80008cfa:	6e 1b       	ld.w	r11,r7[0x4]
80008cfc:	0c 9c       	mov	r12,r6
80008cfe:	2f fb       	sub	r11,-1
80008d00:	c1 ee       	rcall	8000893c <_Balloc>
80008d02:	6e 4a       	ld.w	r10,r7[0x10]
80008d04:	ee cb ff f4 	sub	r11,r7,-12
80008d08:	18 93       	mov	r3,r12
80008d0a:	2f ea       	sub	r10,-2
80008d0c:	2f 4c       	sub	r12,-12
80008d0e:	a3 6a       	lsl	r10,0x2
80008d10:	fe b0 de 3a 	rcall	80004984 <memcpy>
80008d14:	0e 9b       	mov	r11,r7
80008d16:	0c 9c       	mov	r12,r6
80008d18:	fe b0 fd f8 	rcall	80008908 <_Bfree>
80008d1c:	06 97       	mov	r7,r3
80008d1e:	e8 c8 ff ff 	sub	r8,r4,-1
80008d22:	2f b4       	sub	r4,-5
80008d24:	8f 48       	st.w	r7[0x10],r8
80008d26:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80008d2a:	0e 9c       	mov	r12,r7
80008d2c:	d8 32       	popm	r0-r7,pc
80008d2e:	d7 03       	nop

80008d30 <__pow5mult>:
80008d30:	d4 31       	pushm	r0-r7,lr
80008d32:	14 96       	mov	r6,r10
80008d34:	18 97       	mov	r7,r12
80008d36:	16 94       	mov	r4,r11
80008d38:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80008d3c:	c0 90       	breq	80008d4e <__pow5mult+0x1e>
80008d3e:	20 18       	sub	r8,1
80008d40:	fe c9 d7 08 	sub	r9,pc,-10488
80008d44:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008d48:	30 09       	mov	r9,0
80008d4a:	cb 5f       	rcall	80008cb4 <__multadd>
80008d4c:	18 94       	mov	r4,r12
80008d4e:	a3 46       	asr	r6,0x2
80008d50:	c3 40       	breq	80008db8 <__pow5mult+0x88>
80008d52:	6e 95       	ld.w	r5,r7[0x24]
80008d54:	58 05       	cp.w	r5,0
80008d56:	c0 91       	brne	80008d68 <__pow5mult+0x38>
80008d58:	31 0c       	mov	r12,16
80008d5a:	fe b0 fa f3 	rcall	80008340 <malloc>
80008d5e:	99 35       	st.w	r12[0xc],r5
80008d60:	8f 9c       	st.w	r7[0x24],r12
80008d62:	99 15       	st.w	r12[0x4],r5
80008d64:	99 25       	st.w	r12[0x8],r5
80008d66:	99 05       	st.w	r12[0x0],r5
80008d68:	6e 93       	ld.w	r3,r7[0x24]
80008d6a:	66 25       	ld.w	r5,r3[0x8]
80008d6c:	58 05       	cp.w	r5,0
80008d6e:	c0 c1       	brne	80008d86 <__pow5mult+0x56>
80008d70:	e0 6b 02 71 	mov	r11,625
80008d74:	0e 9c       	mov	r12,r7
80008d76:	c9 7f       	rcall	80008ca4 <__i2b>
80008d78:	87 2c       	st.w	r3[0x8],r12
80008d7a:	30 08       	mov	r8,0
80008d7c:	18 95       	mov	r5,r12
80008d7e:	99 08       	st.w	r12[0x0],r8
80008d80:	c0 38       	rjmp	80008d86 <__pow5mult+0x56>
80008d82:	06 9c       	mov	r12,r3
80008d84:	18 95       	mov	r5,r12
80008d86:	ed b6 00 00 	bld	r6,0x0
80008d8a:	c0 b1       	brne	80008da0 <__pow5mult+0x70>
80008d8c:	08 9b       	mov	r11,r4
80008d8e:	0a 9a       	mov	r10,r5
80008d90:	0e 9c       	mov	r12,r7
80008d92:	c0 9f       	rcall	80008ba4 <__multiply>
80008d94:	08 9b       	mov	r11,r4
80008d96:	18 93       	mov	r3,r12
80008d98:	0e 9c       	mov	r12,r7
80008d9a:	06 94       	mov	r4,r3
80008d9c:	fe b0 fd b6 	rcall	80008908 <_Bfree>
80008da0:	a1 56       	asr	r6,0x1
80008da2:	c0 b0       	breq	80008db8 <__pow5mult+0x88>
80008da4:	6a 03       	ld.w	r3,r5[0x0]
80008da6:	58 03       	cp.w	r3,0
80008da8:	ce d1       	brne	80008d82 <__pow5mult+0x52>
80008daa:	0a 9a       	mov	r10,r5
80008dac:	0a 9b       	mov	r11,r5
80008dae:	0e 9c       	mov	r12,r7
80008db0:	cf ae       	rcall	80008ba4 <__multiply>
80008db2:	8b 0c       	st.w	r5[0x0],r12
80008db4:	99 03       	st.w	r12[0x0],r3
80008db6:	ce 7b       	rjmp	80008d84 <__pow5mult+0x54>
80008db8:	08 9c       	mov	r12,r4
80008dba:	d8 32       	popm	r0-r7,pc

80008dbc <_realloc_r>:
80008dbc:	d4 31       	pushm	r0-r7,lr
80008dbe:	20 1d       	sub	sp,4
80008dc0:	16 94       	mov	r4,r11
80008dc2:	18 92       	mov	r2,r12
80008dc4:	14 9b       	mov	r11,r10
80008dc6:	58 04       	cp.w	r4,0
80008dc8:	c0 51       	brne	80008dd2 <_realloc_r+0x16>
80008dca:	fe b0 fa c3 	rcall	80008350 <_malloc_r>
80008dce:	18 95       	mov	r5,r12
80008dd0:	c5 39       	rjmp	80009076 <_realloc_r+0x2ba>
80008dd2:	50 0a       	stdsp	sp[0x0],r10
80008dd4:	fe b0 fd 07 	rcall	800087e2 <__malloc_lock>
80008dd8:	40 0b       	lddsp	r11,sp[0x0]
80008dda:	f6 c8 ff f5 	sub	r8,r11,-11
80008dde:	e8 c1 00 08 	sub	r1,r4,8
80008de2:	10 96       	mov	r6,r8
80008de4:	62 1c       	ld.w	r12,r1[0x4]
80008de6:	e0 16 ff f8 	andl	r6,0xfff8
80008dea:	59 68       	cp.w	r8,22
80008dec:	f9 b6 08 10 	movls	r6,16
80008df0:	16 36       	cp.w	r6,r11
80008df2:	5f 38       	srlo	r8
80008df4:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008df8:	c0 50       	breq	80008e02 <_realloc_r+0x46>
80008dfa:	30 c8       	mov	r8,12
80008dfc:	30 05       	mov	r5,0
80008dfe:	85 38       	st.w	r2[0xc],r8
80008e00:	c3 b9       	rjmp	80009076 <_realloc_r+0x2ba>
80008e02:	18 90       	mov	r0,r12
80008e04:	e0 10 ff fc 	andl	r0,0xfffc
80008e08:	0c 30       	cp.w	r0,r6
80008e0a:	e0 84 01 0b 	brge	80009020 <_realloc_r+0x264>
80008e0e:	e0 68 01 1c 	mov	r8,284
80008e12:	e2 00 00 09 	add	r9,r1,r0
80008e16:	70 25       	ld.w	r5,r8[0x8]
80008e18:	0a 39       	cp.w	r9,r5
80008e1a:	c0 90       	breq	80008e2c <_realloc_r+0x70>
80008e1c:	72 1a       	ld.w	r10,r9[0x4]
80008e1e:	a1 ca       	cbr	r10,0x0
80008e20:	f2 0a 00 0a 	add	r10,r9,r10
80008e24:	74 1a       	ld.w	r10,r10[0x4]
80008e26:	ed ba 00 00 	bld	r10,0x0
80008e2a:	c2 20       	breq	80008e6e <_realloc_r+0xb2>
80008e2c:	72 1a       	ld.w	r10,r9[0x4]
80008e2e:	e0 1a ff fc 	andl	r10,0xfffc
80008e32:	f4 00 00 03 	add	r3,r10,r0
80008e36:	0a 39       	cp.w	r9,r5
80008e38:	c1 31       	brne	80008e5e <_realloc_r+0xa2>
80008e3a:	ec c7 ff f0 	sub	r7,r6,-16
80008e3e:	0e 33       	cp.w	r3,r7
80008e40:	c1 95       	brlt	80008e72 <_realloc_r+0xb6>
80008e42:	e2 06 00 09 	add	r9,r1,r6
80008e46:	0c 13       	sub	r3,r6
80008e48:	a1 a3       	sbr	r3,0x0
80008e4a:	93 13       	st.w	r9[0x4],r3
80008e4c:	91 29       	st.w	r8[0x8],r9
80008e4e:	04 9c       	mov	r12,r2
80008e50:	62 18       	ld.w	r8,r1[0x4]
80008e52:	08 95       	mov	r5,r4
80008e54:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008e58:	10 46       	or	r6,r8
80008e5a:	83 16       	st.w	r1[0x4],r6
80008e5c:	c0 b9       	rjmp	80009072 <_realloc_r+0x2b6>
80008e5e:	0c 33       	cp.w	r3,r6
80008e60:	c0 95       	brlt	80008e72 <_realloc_r+0xb6>
80008e62:	72 28       	ld.w	r8,r9[0x8]
80008e64:	02 97       	mov	r7,r1
80008e66:	72 39       	ld.w	r9,r9[0xc]
80008e68:	93 28       	st.w	r9[0x8],r8
80008e6a:	91 39       	st.w	r8[0xc],r9
80008e6c:	cd c8       	rjmp	80009024 <_realloc_r+0x268>
80008e6e:	30 0a       	mov	r10,0
80008e70:	14 99       	mov	r9,r10
80008e72:	ed bc 00 00 	bld	r12,0x0
80008e76:	e0 80 00 95 	breq	80008fa0 <_realloc_r+0x1e4>
80008e7a:	62 07       	ld.w	r7,r1[0x0]
80008e7c:	e2 07 01 07 	sub	r7,r1,r7
80008e80:	6e 1c       	ld.w	r12,r7[0x4]
80008e82:	e0 1c ff fc 	andl	r12,0xfffc
80008e86:	58 09       	cp.w	r9,0
80008e88:	c5 60       	breq	80008f34 <_realloc_r+0x178>
80008e8a:	f8 00 00 03 	add	r3,r12,r0
80008e8e:	0a 39       	cp.w	r9,r5
80008e90:	c4 81       	brne	80008f20 <_realloc_r+0x164>
80008e92:	14 03       	add	r3,r10
80008e94:	ec c9 ff f0 	sub	r9,r6,-16
80008e98:	12 33       	cp.w	r3,r9
80008e9a:	c4 d5       	brlt	80008f34 <_realloc_r+0x178>
80008e9c:	6e 3a       	ld.w	r10,r7[0xc]
80008e9e:	6e 29       	ld.w	r9,r7[0x8]
80008ea0:	95 29       	st.w	r10[0x8],r9
80008ea2:	93 3a       	st.w	r9[0xc],r10
80008ea4:	ee c5 ff f8 	sub	r5,r7,-8
80008ea8:	e0 ca 00 04 	sub	r10,r0,4
80008eac:	e0 4a 00 24 	cp.w	r10,36
80008eb0:	e0 8b 00 25 	brhi	80008efa <_realloc_r+0x13e>
80008eb4:	0a 99       	mov	r9,r5
80008eb6:	59 3a       	cp.w	r10,19
80008eb8:	e0 88 00 1a 	brls	80008eec <_realloc_r+0x130>
80008ebc:	09 09       	ld.w	r9,r4++
80008ebe:	8b 09       	st.w	r5[0x0],r9
80008ec0:	09 09       	ld.w	r9,r4++
80008ec2:	8f 39       	st.w	r7[0xc],r9
80008ec4:	ee c9 ff f0 	sub	r9,r7,-16
80008ec8:	59 ba       	cp.w	r10,27
80008eca:	e0 88 00 11 	brls	80008eec <_realloc_r+0x130>
80008ece:	09 0b       	ld.w	r11,r4++
80008ed0:	93 0b       	st.w	r9[0x0],r11
80008ed2:	09 09       	ld.w	r9,r4++
80008ed4:	8f 59       	st.w	r7[0x14],r9
80008ed6:	ee c9 ff e8 	sub	r9,r7,-24
80008eda:	e0 4a 00 24 	cp.w	r10,36
80008ede:	c0 71       	brne	80008eec <_realloc_r+0x130>
80008ee0:	09 0a       	ld.w	r10,r4++
80008ee2:	93 0a       	st.w	r9[0x0],r10
80008ee4:	ee c9 ff e0 	sub	r9,r7,-32
80008ee8:	09 0a       	ld.w	r10,r4++
80008eea:	8f 7a       	st.w	r7[0x1c],r10
80008eec:	09 0a       	ld.w	r10,r4++
80008eee:	12 aa       	st.w	r9++,r10
80008ef0:	68 0a       	ld.w	r10,r4[0x0]
80008ef2:	93 0a       	st.w	r9[0x0],r10
80008ef4:	68 1a       	ld.w	r10,r4[0x4]
80008ef6:	93 1a       	st.w	r9[0x4],r10
80008ef8:	c0 78       	rjmp	80008f06 <_realloc_r+0x14a>
80008efa:	50 08       	stdsp	sp[0x0],r8
80008efc:	08 9b       	mov	r11,r4
80008efe:	0a 9c       	mov	r12,r5
80008f00:	fe b0 fc 4b 	rcall	80008796 <memmove>
80008f04:	40 08       	lddsp	r8,sp[0x0]
80008f06:	ee 06 00 09 	add	r9,r7,r6
80008f0a:	0c 13       	sub	r3,r6
80008f0c:	a1 a3       	sbr	r3,0x0
80008f0e:	93 13       	st.w	r9[0x4],r3
80008f10:	91 29       	st.w	r8[0x8],r9
80008f12:	04 9c       	mov	r12,r2
80008f14:	6e 18       	ld.w	r8,r7[0x4]
80008f16:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008f1a:	10 46       	or	r6,r8
80008f1c:	8f 16       	st.w	r7[0x4],r6
80008f1e:	ca a8       	rjmp	80009072 <_realloc_r+0x2b6>
80008f20:	14 03       	add	r3,r10
80008f22:	0c 33       	cp.w	r3,r6
80008f24:	c0 85       	brlt	80008f34 <_realloc_r+0x178>
80008f26:	72 28       	ld.w	r8,r9[0x8]
80008f28:	72 39       	ld.w	r9,r9[0xc]
80008f2a:	93 28       	st.w	r9[0x8],r8
80008f2c:	91 39       	st.w	r8[0xc],r9
80008f2e:	6e 28       	ld.w	r8,r7[0x8]
80008f30:	6e 39       	ld.w	r9,r7[0xc]
80008f32:	c0 78       	rjmp	80008f40 <_realloc_r+0x184>
80008f34:	f8 00 00 03 	add	r3,r12,r0
80008f38:	0c 33       	cp.w	r3,r6
80008f3a:	c3 35       	brlt	80008fa0 <_realloc_r+0x1e4>
80008f3c:	6e 39       	ld.w	r9,r7[0xc]
80008f3e:	6e 28       	ld.w	r8,r7[0x8]
80008f40:	93 28       	st.w	r9[0x8],r8
80008f42:	91 39       	st.w	r8[0xc],r9
80008f44:	e0 ca 00 04 	sub	r10,r0,4
80008f48:	ee cc ff f8 	sub	r12,r7,-8
80008f4c:	e0 4a 00 24 	cp.w	r10,36
80008f50:	e0 8b 00 24 	brhi	80008f98 <_realloc_r+0x1dc>
80008f54:	59 3a       	cp.w	r10,19
80008f56:	e0 88 00 1a 	brls	80008f8a <_realloc_r+0x1ce>
80008f5a:	09 08       	ld.w	r8,r4++
80008f5c:	99 08       	st.w	r12[0x0],r8
80008f5e:	09 08       	ld.w	r8,r4++
80008f60:	8f 38       	st.w	r7[0xc],r8
80008f62:	ee cc ff f0 	sub	r12,r7,-16
80008f66:	59 ba       	cp.w	r10,27
80008f68:	e0 88 00 11 	brls	80008f8a <_realloc_r+0x1ce>
80008f6c:	09 08       	ld.w	r8,r4++
80008f6e:	99 08       	st.w	r12[0x0],r8
80008f70:	09 08       	ld.w	r8,r4++
80008f72:	8f 58       	st.w	r7[0x14],r8
80008f74:	ee cc ff e8 	sub	r12,r7,-24
80008f78:	e0 4a 00 24 	cp.w	r10,36
80008f7c:	c0 71       	brne	80008f8a <_realloc_r+0x1ce>
80008f7e:	09 08       	ld.w	r8,r4++
80008f80:	99 08       	st.w	r12[0x0],r8
80008f82:	ee cc ff e0 	sub	r12,r7,-32
80008f86:	09 08       	ld.w	r8,r4++
80008f88:	8f 78       	st.w	r7[0x1c],r8
80008f8a:	09 08       	ld.w	r8,r4++
80008f8c:	18 a8       	st.w	r12++,r8
80008f8e:	68 08       	ld.w	r8,r4[0x0]
80008f90:	99 08       	st.w	r12[0x0],r8
80008f92:	68 18       	ld.w	r8,r4[0x4]
80008f94:	99 18       	st.w	r12[0x4],r8
80008f96:	c4 78       	rjmp	80009024 <_realloc_r+0x268>
80008f98:	08 9b       	mov	r11,r4
80008f9a:	fe b0 fb fe 	rcall	80008796 <memmove>
80008f9e:	c4 38       	rjmp	80009024 <_realloc_r+0x268>
80008fa0:	04 9c       	mov	r12,r2
80008fa2:	fe b0 f9 d7 	rcall	80008350 <_malloc_r>
80008fa6:	18 95       	mov	r5,r12
80008fa8:	c3 a0       	breq	8000901c <_realloc_r+0x260>
80008faa:	62 18       	ld.w	r8,r1[0x4]
80008fac:	f8 c9 00 08 	sub	r9,r12,8
80008fb0:	a1 c8       	cbr	r8,0x0
80008fb2:	e2 08 00 08 	add	r8,r1,r8
80008fb6:	10 39       	cp.w	r9,r8
80008fb8:	c0 71       	brne	80008fc6 <_realloc_r+0x20a>
80008fba:	72 13       	ld.w	r3,r9[0x4]
80008fbc:	02 97       	mov	r7,r1
80008fbe:	e0 13 ff fc 	andl	r3,0xfffc
80008fc2:	00 03       	add	r3,r0
80008fc4:	c3 08       	rjmp	80009024 <_realloc_r+0x268>
80008fc6:	e0 ca 00 04 	sub	r10,r0,4
80008fca:	e0 4a 00 24 	cp.w	r10,36
80008fce:	e0 8b 00 20 	brhi	8000900e <_realloc_r+0x252>
80008fd2:	08 99       	mov	r9,r4
80008fd4:	18 98       	mov	r8,r12
80008fd6:	59 3a       	cp.w	r10,19
80008fd8:	e0 88 00 14 	brls	80009000 <_realloc_r+0x244>
80008fdc:	13 0b       	ld.w	r11,r9++
80008fde:	10 ab       	st.w	r8++,r11
80008fe0:	13 0b       	ld.w	r11,r9++
80008fe2:	10 ab       	st.w	r8++,r11
80008fe4:	59 ba       	cp.w	r10,27
80008fe6:	e0 88 00 0d 	brls	80009000 <_realloc_r+0x244>
80008fea:	13 0b       	ld.w	r11,r9++
80008fec:	10 ab       	st.w	r8++,r11
80008fee:	13 0b       	ld.w	r11,r9++
80008ff0:	10 ab       	st.w	r8++,r11
80008ff2:	e0 4a 00 24 	cp.w	r10,36
80008ff6:	c0 51       	brne	80009000 <_realloc_r+0x244>
80008ff8:	13 0a       	ld.w	r10,r9++
80008ffa:	10 aa       	st.w	r8++,r10
80008ffc:	13 0a       	ld.w	r10,r9++
80008ffe:	10 aa       	st.w	r8++,r10
80009000:	13 0a       	ld.w	r10,r9++
80009002:	10 aa       	st.w	r8++,r10
80009004:	72 0a       	ld.w	r10,r9[0x0]
80009006:	91 0a       	st.w	r8[0x0],r10
80009008:	72 19       	ld.w	r9,r9[0x4]
8000900a:	91 19       	st.w	r8[0x4],r9
8000900c:	c0 48       	rjmp	80009014 <_realloc_r+0x258>
8000900e:	08 9b       	mov	r11,r4
80009010:	fe b0 fb c3 	rcall	80008796 <memmove>
80009014:	08 9b       	mov	r11,r4
80009016:	04 9c       	mov	r12,r2
80009018:	fe b0 f6 f6 	rcall	80007e04 <_free_r>
8000901c:	04 9c       	mov	r12,r2
8000901e:	c2 a8       	rjmp	80009072 <_realloc_r+0x2b6>
80009020:	00 93       	mov	r3,r0
80009022:	02 97       	mov	r7,r1
80009024:	e6 06 01 09 	sub	r9,r3,r6
80009028:	6e 18       	ld.w	r8,r7[0x4]
8000902a:	58 f9       	cp.w	r9,15
8000902c:	e0 88 00 16 	brls	80009058 <_realloc_r+0x29c>
80009030:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009034:	ed e8 10 08 	or	r8,r6,r8
80009038:	8f 18       	st.w	r7[0x4],r8
8000903a:	12 98       	mov	r8,r9
8000903c:	a1 a8       	sbr	r8,0x0
8000903e:	ee 06 00 0b 	add	r11,r7,r6
80009042:	f6 09 00 09 	add	r9,r11,r9
80009046:	97 18       	st.w	r11[0x4],r8
80009048:	72 18       	ld.w	r8,r9[0x4]
8000904a:	a1 a8       	sbr	r8,0x0
8000904c:	2f 8b       	sub	r11,-8
8000904e:	93 18       	st.w	r9[0x4],r8
80009050:	04 9c       	mov	r12,r2
80009052:	fe b0 f6 d9 	rcall	80007e04 <_free_r>
80009056:	c0 b8       	rjmp	8000906c <_realloc_r+0x2b0>
80009058:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000905c:	e7 e8 10 08 	or	r8,r3,r8
80009060:	8f 18       	st.w	r7[0x4],r8
80009062:	ee 03 00 03 	add	r3,r7,r3
80009066:	66 18       	ld.w	r8,r3[0x4]
80009068:	a1 a8       	sbr	r8,0x0
8000906a:	87 18       	st.w	r3[0x4],r8
8000906c:	04 9c       	mov	r12,r2
8000906e:	ee c5 ff f8 	sub	r5,r7,-8
80009072:	fe b0 fb b9 	rcall	800087e4 <__malloc_unlock>
80009076:	0a 9c       	mov	r12,r5
80009078:	2f fd       	sub	sp,-4
8000907a:	d8 32       	popm	r0-r7,pc

8000907c <__isinfd>:
8000907c:	14 98       	mov	r8,r10
8000907e:	fc 19 7f f0 	movh	r9,0x7ff0
80009082:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009086:	f0 0b 11 00 	rsub	r11,r8,0
8000908a:	f7 e8 10 08 	or	r8,r11,r8
8000908e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80009092:	f2 08 01 08 	sub	r8,r9,r8
80009096:	f0 0c 11 00 	rsub	r12,r8,0
8000909a:	f9 e8 10 08 	or	r8,r12,r8
8000909e:	f0 0c 14 1f 	asr	r12,r8,0x1f
800090a2:	2f fc       	sub	r12,-1
800090a4:	5e fc       	retal	r12

800090a6 <__isnand>:
800090a6:	14 98       	mov	r8,r10
800090a8:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800090ac:	f0 0c 11 00 	rsub	r12,r8,0
800090b0:	10 4c       	or	r12,r8
800090b2:	fc 18 7f f0 	movh	r8,0x7ff0
800090b6:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
800090ba:	f0 0c 01 0c 	sub	r12,r8,r12
800090be:	bf 9c       	lsr	r12,0x1f
800090c0:	5e fc       	retal	r12
800090c2:	d7 03       	nop

800090c4 <_sbrk_r>:
800090c4:	d4 21       	pushm	r4-r7,lr
800090c6:	30 08       	mov	r8,0
800090c8:	18 97       	mov	r7,r12
800090ca:	e0 66 0b 90 	mov	r6,2960
800090ce:	16 9c       	mov	r12,r11
800090d0:	8d 08       	st.w	r6[0x0],r8
800090d2:	ca fc       	rcall	80009230 <_sbrk>
800090d4:	5b fc       	cp.w	r12,-1
800090d6:	c0 51       	brne	800090e0 <_sbrk_r+0x1c>
800090d8:	6c 08       	ld.w	r8,r6[0x0]
800090da:	58 08       	cp.w	r8,0
800090dc:	ef f8 1a 03 	st.wne	r7[0xc],r8
800090e0:	d8 22       	popm	r4-r7,pc
800090e2:	d7 03       	nop

800090e4 <__sclose>:
800090e4:	d4 01       	pushm	lr
800090e6:	96 7b       	ld.sh	r11,r11[0xe]
800090e8:	cf ec       	rcall	800092e4 <_close_r>
800090ea:	d8 02       	popm	pc

800090ec <__sseek>:
800090ec:	d4 21       	pushm	r4-r7,lr
800090ee:	16 97       	mov	r7,r11
800090f0:	96 7b       	ld.sh	r11,r11[0xe]
800090f2:	c8 5d       	rcall	800093fc <_lseek_r>
800090f4:	8e 68       	ld.sh	r8,r7[0xc]
800090f6:	10 99       	mov	r9,r8
800090f8:	ad c8       	cbr	r8,0xc
800090fa:	ad a9       	sbr	r9,0xc
800090fc:	5b fc       	cp.w	r12,-1
800090fe:	ef f8 0c 06 	st.heq	r7[0xc],r8
80009102:	ef f9 1c 06 	st.hne	r7[0xc],r9
80009106:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000910a:	d8 22       	popm	r4-r7,pc

8000910c <__swrite>:
8000910c:	d4 21       	pushm	r4-r7,lr
8000910e:	96 68       	ld.sh	r8,r11[0xc]
80009110:	16 97       	mov	r7,r11
80009112:	14 95       	mov	r5,r10
80009114:	12 94       	mov	r4,r9
80009116:	e2 18 01 00 	andl	r8,0x100,COH
8000911a:	18 96       	mov	r6,r12
8000911c:	c0 50       	breq	80009126 <__swrite+0x1a>
8000911e:	30 29       	mov	r9,2
80009120:	30 0a       	mov	r10,0
80009122:	96 7b       	ld.sh	r11,r11[0xe]
80009124:	c6 cd       	rcall	800093fc <_lseek_r>
80009126:	8e 68       	ld.sh	r8,r7[0xc]
80009128:	ad c8       	cbr	r8,0xc
8000912a:	08 99       	mov	r9,r4
8000912c:	0a 9a       	mov	r10,r5
8000912e:	8e 7b       	ld.sh	r11,r7[0xe]
80009130:	0c 9c       	mov	r12,r6
80009132:	ae 68       	st.h	r7[0xc],r8
80009134:	c9 ac       	rcall	80009268 <_write_r>
80009136:	d8 22       	popm	r4-r7,pc

80009138 <__sread>:
80009138:	d4 21       	pushm	r4-r7,lr
8000913a:	16 97       	mov	r7,r11
8000913c:	96 7b       	ld.sh	r11,r11[0xe]
8000913e:	c7 1d       	rcall	80009420 <_read_r>
80009140:	c0 65       	brlt	8000914c <__sread+0x14>
80009142:	6f 58       	ld.w	r8,r7[0x54]
80009144:	18 08       	add	r8,r12
80009146:	ef 48 00 54 	st.w	r7[84],r8
8000914a:	d8 22       	popm	r4-r7,pc
8000914c:	8e 68       	ld.sh	r8,r7[0xc]
8000914e:	ad c8       	cbr	r8,0xc
80009150:	ae 68       	st.h	r7[0xc],r8
80009152:	d8 22       	popm	r4-r7,pc

80009154 <strlen>:
80009154:	30 09       	mov	r9,0
80009156:	18 98       	mov	r8,r12
80009158:	c0 28       	rjmp	8000915c <strlen+0x8>
8000915a:	2f f8       	sub	r8,-1
8000915c:	11 8a       	ld.ub	r10,r8[0x0]
8000915e:	f2 0a 18 00 	cp.b	r10,r9
80009162:	cf c1       	brne	8000915a <strlen+0x6>
80009164:	f0 0c 01 0c 	sub	r12,r8,r12
80009168:	5e fc       	retal	r12
8000916a:	d7 03       	nop

8000916c <_close>:
8000916c:	30 28       	mov	r8,2
8000916e:	d6 73       	breakpoint
80009170:	3f fc       	mov	r12,-1
80009172:	35 8b       	mov	r11,88
80009174:	58 0c       	cp.w	r12,0
80009176:	5e 4c       	retge	r12
80009178:	e0 6a 0b 90 	mov	r10,2960
8000917c:	95 0b       	st.w	r10[0x0],r11
8000917e:	5e fc       	retal	r12

80009180 <_lseek>:
80009180:	30 58       	mov	r8,5
80009182:	d6 73       	breakpoint
80009184:	3f fc       	mov	r12,-1
80009186:	35 8b       	mov	r11,88
80009188:	58 0c       	cp.w	r12,0
8000918a:	5e 4c       	retge	r12
8000918c:	e0 6a 0b 90 	mov	r10,2960
80009190:	95 0b       	st.w	r10[0x0],r11
80009192:	5e fc       	retal	r12

80009194 <_read>:
80009194:	30 38       	mov	r8,3
80009196:	d6 73       	breakpoint
80009198:	3f fc       	mov	r12,-1
8000919a:	35 8b       	mov	r11,88
8000919c:	58 0c       	cp.w	r12,0
8000919e:	5e 4c       	retge	r12
800091a0:	e0 6a 0b 90 	mov	r10,2960
800091a4:	95 0b       	st.w	r10[0x0],r11
800091a6:	5e fc       	retal	r12

800091a8 <_write>:
800091a8:	30 48       	mov	r8,4
800091aa:	d6 73       	breakpoint
800091ac:	3f fc       	mov	r12,-1
800091ae:	35 8b       	mov	r11,88
800091b0:	58 0c       	cp.w	r12,0
800091b2:	5e 4c       	retge	r12
800091b4:	e0 6a 0b 90 	mov	r10,2960
800091b8:	95 0b       	st.w	r10[0x0],r11
800091ba:	5e fc       	retal	r12

800091bc <isatty>:
800091bc:	30 b8       	mov	r8,11
800091be:	d6 73       	breakpoint
800091c0:	3f fc       	mov	r12,-1
800091c2:	35 8b       	mov	r11,88
800091c4:	58 0c       	cp.w	r12,0
800091c6:	5e 4c       	retge	r12
800091c8:	e0 6a 0b 90 	mov	r10,2960
800091cc:	95 0b       	st.w	r10[0x0],r11
800091ce:	5e fc       	retal	r12

800091d0 <_fstat_host>:
800091d0:	30 98       	mov	r8,9
800091d2:	d6 73       	breakpoint
800091d4:	3f fc       	mov	r12,-1
800091d6:	35 8b       	mov	r11,88
800091d8:	58 0c       	cp.w	r12,0
800091da:	5e 4c       	retge	r12
800091dc:	e0 6a 0b 90 	mov	r10,2960
800091e0:	95 0b       	st.w	r10[0x0],r11
800091e2:	5e fc       	retal	r12

800091e4 <_fstat>:
800091e4:	d4 21       	pushm	r4-r7,lr
800091e6:	21 0d       	sub	sp,64
800091e8:	16 97       	mov	r7,r11
800091ea:	1a 9b       	mov	r11,sp
800091ec:	cf 2f       	rcall	800091d0 <_fstat_host>
800091ee:	c0 34       	brge	800091f4 <_fstat+0x10>
800091f0:	3f fc       	mov	r12,-1
800091f2:	c1 c8       	rjmp	8000922a <_fstat+0x46>
800091f4:	40 08       	lddsp	r8,sp[0x0]
800091f6:	ae 08       	st.h	r7[0x0],r8
800091f8:	40 18       	lddsp	r8,sp[0x4]
800091fa:	ae 18       	st.h	r7[0x2],r8
800091fc:	40 28       	lddsp	r8,sp[0x8]
800091fe:	8f 18       	st.w	r7[0x4],r8
80009200:	40 38       	lddsp	r8,sp[0xc]
80009202:	ae 48       	st.h	r7[0x8],r8
80009204:	40 48       	lddsp	r8,sp[0x10]
80009206:	ae 58       	st.h	r7[0xa],r8
80009208:	40 58       	lddsp	r8,sp[0x14]
8000920a:	ae 68       	st.h	r7[0xc],r8
8000920c:	40 68       	lddsp	r8,sp[0x18]
8000920e:	ae 78       	st.h	r7[0xe],r8
80009210:	40 88       	lddsp	r8,sp[0x20]
80009212:	8f 48       	st.w	r7[0x10],r8
80009214:	40 a8       	lddsp	r8,sp[0x28]
80009216:	8f b8       	st.w	r7[0x2c],r8
80009218:	40 c8       	lddsp	r8,sp[0x30]
8000921a:	8f c8       	st.w	r7[0x30],r8
8000921c:	40 d8       	lddsp	r8,sp[0x34]
8000921e:	8f 58       	st.w	r7[0x14],r8
80009220:	40 e8       	lddsp	r8,sp[0x38]
80009222:	30 0c       	mov	r12,0
80009224:	8f 78       	st.w	r7[0x1c],r8
80009226:	40 f8       	lddsp	r8,sp[0x3c]
80009228:	8f 98       	st.w	r7[0x24],r8
8000922a:	2f 0d       	sub	sp,-64
8000922c:	d8 22       	popm	r4-r7,pc
8000922e:	d7 03       	nop

80009230 <_sbrk>:
80009230:	d4 01       	pushm	lr
80009232:	e0 68 06 88 	mov	r8,1672
80009236:	70 09       	ld.w	r9,r8[0x0]
80009238:	58 09       	cp.w	r9,0
8000923a:	c0 41       	brne	80009242 <_sbrk+0x12>
8000923c:	e0 69 0b 98 	mov	r9,2968
80009240:	91 09       	st.w	r8[0x0],r9
80009242:	e0 69 06 88 	mov	r9,1672
80009246:	e0 6a f0 00 	mov	r10,61440
8000924a:	72 08       	ld.w	r8,r9[0x0]
8000924c:	f0 0c 00 0c 	add	r12,r8,r12
80009250:	14 3c       	cp.w	r12,r10
80009252:	e0 8b 00 04 	brhi	8000925a <_sbrk+0x2a>
80009256:	93 0c       	st.w	r9[0x0],r12
80009258:	c0 58       	rjmp	80009262 <_sbrk+0x32>
8000925a:	c5 5c       	rcall	80009304 <__errno>
8000925c:	30 c8       	mov	r8,12
8000925e:	99 08       	st.w	r12[0x0],r8
80009260:	3f f8       	mov	r8,-1
80009262:	10 9c       	mov	r12,r8
80009264:	d8 02       	popm	pc
80009266:	d7 03       	nop

80009268 <_write_r>:
80009268:	d4 21       	pushm	r4-r7,lr
8000926a:	16 98       	mov	r8,r11
8000926c:	18 97       	mov	r7,r12
8000926e:	10 9c       	mov	r12,r8
80009270:	30 08       	mov	r8,0
80009272:	14 9b       	mov	r11,r10
80009274:	e0 66 0b 90 	mov	r6,2960
80009278:	12 9a       	mov	r10,r9
8000927a:	8d 08       	st.w	r6[0x0],r8
8000927c:	c9 6f       	rcall	800091a8 <_write>
8000927e:	5b fc       	cp.w	r12,-1
80009280:	c0 51       	brne	8000928a <_write_r+0x22>
80009282:	6c 08       	ld.w	r8,r6[0x0]
80009284:	58 08       	cp.w	r8,0
80009286:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000928a:	d8 22       	popm	r4-r7,pc

8000928c <_calloc_r>:
8000928c:	d4 21       	pushm	r4-r7,lr
8000928e:	f4 0b 02 4b 	mul	r11,r10,r11
80009292:	fe b0 f8 5f 	rcall	80008350 <_malloc_r>
80009296:	18 97       	mov	r7,r12
80009298:	c2 30       	breq	800092de <_calloc_r+0x52>
8000929a:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000929e:	e0 1a ff fc 	andl	r10,0xfffc
800092a2:	20 4a       	sub	r10,4
800092a4:	e0 4a 00 24 	cp.w	r10,36
800092a8:	e0 8b 00 18 	brhi	800092d8 <_calloc_r+0x4c>
800092ac:	18 98       	mov	r8,r12
800092ae:	59 3a       	cp.w	r10,19
800092b0:	e0 88 00 0f 	brls	800092ce <_calloc_r+0x42>
800092b4:	30 09       	mov	r9,0
800092b6:	10 a9       	st.w	r8++,r9
800092b8:	10 a9       	st.w	r8++,r9
800092ba:	59 ba       	cp.w	r10,27
800092bc:	e0 88 00 09 	brls	800092ce <_calloc_r+0x42>
800092c0:	10 a9       	st.w	r8++,r9
800092c2:	10 a9       	st.w	r8++,r9
800092c4:	e0 4a 00 24 	cp.w	r10,36
800092c8:	c0 31       	brne	800092ce <_calloc_r+0x42>
800092ca:	10 a9       	st.w	r8++,r9
800092cc:	10 a9       	st.w	r8++,r9
800092ce:	30 09       	mov	r9,0
800092d0:	10 a9       	st.w	r8++,r9
800092d2:	91 19       	st.w	r8[0x4],r9
800092d4:	91 09       	st.w	r8[0x0],r9
800092d6:	c0 48       	rjmp	800092de <_calloc_r+0x52>
800092d8:	30 0b       	mov	r11,0
800092da:	fe b0 fa 7d 	rcall	800087d4 <memset>
800092de:	0e 9c       	mov	r12,r7
800092e0:	d8 22       	popm	r4-r7,pc
800092e2:	d7 03       	nop

800092e4 <_close_r>:
800092e4:	d4 21       	pushm	r4-r7,lr
800092e6:	30 08       	mov	r8,0
800092e8:	18 97       	mov	r7,r12
800092ea:	e0 66 0b 90 	mov	r6,2960
800092ee:	16 9c       	mov	r12,r11
800092f0:	8d 08       	st.w	r6[0x0],r8
800092f2:	c3 df       	rcall	8000916c <_close>
800092f4:	5b fc       	cp.w	r12,-1
800092f6:	c0 51       	brne	80009300 <_close_r+0x1c>
800092f8:	6c 08       	ld.w	r8,r6[0x0]
800092fa:	58 08       	cp.w	r8,0
800092fc:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009300:	d8 22       	popm	r4-r7,pc
80009302:	d7 03       	nop

80009304 <__errno>:
80009304:	e0 68 01 18 	mov	r8,280
80009308:	70 0c       	ld.w	r12,r8[0x0]
8000930a:	2f 4c       	sub	r12,-12
8000930c:	5e fc       	retal	r12
8000930e:	d7 03       	nop

80009310 <_fclose_r>:
80009310:	d4 21       	pushm	r4-r7,lr
80009312:	18 96       	mov	r6,r12
80009314:	16 97       	mov	r7,r11
80009316:	58 0b       	cp.w	r11,0
80009318:	c0 31       	brne	8000931e <_fclose_r+0xe>
8000931a:	16 95       	mov	r5,r11
8000931c:	c5 38       	rjmp	800093c2 <_fclose_r+0xb2>
8000931e:	fe b0 f4 87 	rcall	80007c2c <__sfp_lock_acquire>
80009322:	58 06       	cp.w	r6,0
80009324:	c0 70       	breq	80009332 <_fclose_r+0x22>
80009326:	6c 68       	ld.w	r8,r6[0x18]
80009328:	58 08       	cp.w	r8,0
8000932a:	c0 41       	brne	80009332 <_fclose_r+0x22>
8000932c:	0c 9c       	mov	r12,r6
8000932e:	fe b0 f4 d1 	rcall	80007cd0 <__sinit>
80009332:	fe c8 dd 9e 	sub	r8,pc,-8802
80009336:	10 37       	cp.w	r7,r8
80009338:	c0 31       	brne	8000933e <_fclose_r+0x2e>
8000933a:	6c 07       	ld.w	r7,r6[0x0]
8000933c:	c0 c8       	rjmp	80009354 <_fclose_r+0x44>
8000933e:	fe c8 dd 8a 	sub	r8,pc,-8822
80009342:	10 37       	cp.w	r7,r8
80009344:	c0 31       	brne	8000934a <_fclose_r+0x3a>
80009346:	6c 17       	ld.w	r7,r6[0x4]
80009348:	c0 68       	rjmp	80009354 <_fclose_r+0x44>
8000934a:	fe c8 dd 76 	sub	r8,pc,-8842
8000934e:	10 37       	cp.w	r7,r8
80009350:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80009354:	8e 69       	ld.sh	r9,r7[0xc]
80009356:	30 08       	mov	r8,0
80009358:	f0 09 19 00 	cp.h	r9,r8
8000935c:	c0 51       	brne	80009366 <_fclose_r+0x56>
8000935e:	fe b0 f4 68 	rcall	80007c2e <__sfp_lock_release>
80009362:	30 05       	mov	r5,0
80009364:	c2 f8       	rjmp	800093c2 <_fclose_r+0xb2>
80009366:	0e 9b       	mov	r11,r7
80009368:	0c 9c       	mov	r12,r6
8000936a:	fe b0 f3 db 	rcall	80007b20 <_fflush_r>
8000936e:	6e c8       	ld.w	r8,r7[0x30]
80009370:	18 95       	mov	r5,r12
80009372:	58 08       	cp.w	r8,0
80009374:	c0 60       	breq	80009380 <_fclose_r+0x70>
80009376:	6e 8b       	ld.w	r11,r7[0x20]
80009378:	0c 9c       	mov	r12,r6
8000937a:	5d 18       	icall	r8
8000937c:	f9 b5 05 ff 	movlt	r5,-1
80009380:	8e 68       	ld.sh	r8,r7[0xc]
80009382:	ed b8 00 07 	bld	r8,0x7
80009386:	c0 51       	brne	80009390 <_fclose_r+0x80>
80009388:	6e 4b       	ld.w	r11,r7[0x10]
8000938a:	0c 9c       	mov	r12,r6
8000938c:	fe b0 f5 3c 	rcall	80007e04 <_free_r>
80009390:	6e db       	ld.w	r11,r7[0x34]
80009392:	58 0b       	cp.w	r11,0
80009394:	c0 a0       	breq	800093a8 <_fclose_r+0x98>
80009396:	ee c8 ff bc 	sub	r8,r7,-68
8000939a:	10 3b       	cp.w	r11,r8
8000939c:	c0 40       	breq	800093a4 <_fclose_r+0x94>
8000939e:	0c 9c       	mov	r12,r6
800093a0:	fe b0 f5 32 	rcall	80007e04 <_free_r>
800093a4:	30 08       	mov	r8,0
800093a6:	8f d8       	st.w	r7[0x34],r8
800093a8:	6f 2b       	ld.w	r11,r7[0x48]
800093aa:	58 0b       	cp.w	r11,0
800093ac:	c0 70       	breq	800093ba <_fclose_r+0xaa>
800093ae:	0c 9c       	mov	r12,r6
800093b0:	fe b0 f5 2a 	rcall	80007e04 <_free_r>
800093b4:	30 08       	mov	r8,0
800093b6:	ef 48 00 48 	st.w	r7[72],r8
800093ba:	30 08       	mov	r8,0
800093bc:	ae 68       	st.h	r7[0xc],r8
800093be:	fe b0 f4 38 	rcall	80007c2e <__sfp_lock_release>
800093c2:	0a 9c       	mov	r12,r5
800093c4:	d8 22       	popm	r4-r7,pc
800093c6:	d7 03       	nop

800093c8 <fclose>:
800093c8:	d4 01       	pushm	lr
800093ca:	e0 68 01 18 	mov	r8,280
800093ce:	18 9b       	mov	r11,r12
800093d0:	70 0c       	ld.w	r12,r8[0x0]
800093d2:	c9 ff       	rcall	80009310 <_fclose_r>
800093d4:	d8 02       	popm	pc
800093d6:	d7 03       	nop

800093d8 <_fstat_r>:
800093d8:	d4 21       	pushm	r4-r7,lr
800093da:	16 98       	mov	r8,r11
800093dc:	18 97       	mov	r7,r12
800093de:	10 9c       	mov	r12,r8
800093e0:	30 08       	mov	r8,0
800093e2:	e0 66 0b 90 	mov	r6,2960
800093e6:	14 9b       	mov	r11,r10
800093e8:	8d 08       	st.w	r6[0x0],r8
800093ea:	cf de       	rcall	800091e4 <_fstat>
800093ec:	5b fc       	cp.w	r12,-1
800093ee:	c0 51       	brne	800093f8 <_fstat_r+0x20>
800093f0:	6c 08       	ld.w	r8,r6[0x0]
800093f2:	58 08       	cp.w	r8,0
800093f4:	ef f8 1a 03 	st.wne	r7[0xc],r8
800093f8:	d8 22       	popm	r4-r7,pc
800093fa:	d7 03       	nop

800093fc <_lseek_r>:
800093fc:	d4 21       	pushm	r4-r7,lr
800093fe:	16 98       	mov	r8,r11
80009400:	18 97       	mov	r7,r12
80009402:	10 9c       	mov	r12,r8
80009404:	30 08       	mov	r8,0
80009406:	14 9b       	mov	r11,r10
80009408:	e0 66 0b 90 	mov	r6,2960
8000940c:	12 9a       	mov	r10,r9
8000940e:	8d 08       	st.w	r6[0x0],r8
80009410:	cb 8e       	rcall	80009180 <_lseek>
80009412:	5b fc       	cp.w	r12,-1
80009414:	c0 51       	brne	8000941e <_lseek_r+0x22>
80009416:	6c 08       	ld.w	r8,r6[0x0]
80009418:	58 08       	cp.w	r8,0
8000941a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000941e:	d8 22       	popm	r4-r7,pc

80009420 <_read_r>:
80009420:	d4 21       	pushm	r4-r7,lr
80009422:	16 98       	mov	r8,r11
80009424:	18 97       	mov	r7,r12
80009426:	10 9c       	mov	r12,r8
80009428:	30 08       	mov	r8,0
8000942a:	14 9b       	mov	r11,r10
8000942c:	e0 66 0b 90 	mov	r6,2960
80009430:	12 9a       	mov	r10,r9
80009432:	8d 08       	st.w	r6[0x0],r8
80009434:	cb 0e       	rcall	80009194 <_read>
80009436:	5b fc       	cp.w	r12,-1
80009438:	c0 51       	brne	80009442 <_read_r+0x22>
8000943a:	6c 08       	ld.w	r8,r6[0x0]
8000943c:	58 08       	cp.w	r8,0
8000943e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009442:	d8 22       	popm	r4-r7,pc

80009444 <__avr32_f64_mul>:
80009444:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80009448:	e0 80 00 dc 	breq	80009600 <__avr32_f64_mul_op1_zero>
8000944c:	d4 21       	pushm	r4-r7,lr
8000944e:	f7 e9 20 0e 	eor	lr,r11,r9
80009452:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80009456:	30 15       	mov	r5,1
80009458:	c4 30       	breq	800094de <__avr32_f64_mul_op1_subnormal>
8000945a:	ab 6b       	lsl	r11,0xa
8000945c:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80009460:	ab 6a       	lsl	r10,0xa
80009462:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80009466:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000946a:	c5 c0       	breq	80009522 <__avr32_f64_mul_op2_subnormal>
8000946c:	a1 78       	lsl	r8,0x1
8000946e:	5c f9       	rol	r9
80009470:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80009474:	e0 47 07 ff 	cp.w	r7,2047
80009478:	c7 70       	breq	80009566 <__avr32_f64_mul_op_nan_or_inf>
8000947a:	e0 46 07 ff 	cp.w	r6,2047
8000947e:	c7 40       	breq	80009566 <__avr32_f64_mul_op_nan_or_inf>
80009480:	ee 06 00 0c 	add	r12,r7,r6
80009484:	e0 2c 03 fe 	sub	r12,1022
80009488:	f6 08 06 44 	mulu.d	r4,r11,r8
8000948c:	f4 09 07 44 	macu.d	r4,r10,r9
80009490:	f4 08 06 46 	mulu.d	r6,r10,r8
80009494:	f6 09 06 4a 	mulu.d	r10,r11,r9
80009498:	08 07       	add	r7,r4
8000949a:	f4 05 00 4a 	adc	r10,r10,r5
8000949e:	5c 0b       	acr	r11
800094a0:	ed bb 00 14 	bld	r11,0x14
800094a4:	c0 50       	breq	800094ae <__avr32_f64_mul+0x6a>
800094a6:	a1 77       	lsl	r7,0x1
800094a8:	5c fa       	rol	r10
800094aa:	5c fb       	rol	r11
800094ac:	20 1c       	sub	r12,1
800094ae:	58 0c       	cp.w	r12,0
800094b0:	e0 8a 00 6f 	brle	8000958e <__avr32_f64_mul_res_subnormal>
800094b4:	e0 4c 07 ff 	cp.w	r12,2047
800094b8:	e0 84 00 9c 	brge	800095f0 <__avr32_f64_mul_res_inf>
800094bc:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
800094c0:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
800094c4:	ef e6 12 17 	or	r7,r7,r6>>0x1
800094c8:	ee 17 80 00 	eorh	r7,0x8000
800094cc:	f1 b7 04 20 	satu	r7,0x1
800094d0:	0e 0a       	add	r10,r7
800094d2:	5c 0b       	acr	r11
800094d4:	ed be 00 1f 	bld	lr,0x1f
800094d8:	ef bb 00 1f 	bst	r11,0x1f
800094dc:	d8 22       	popm	r4-r7,pc

800094de <__avr32_f64_mul_op1_subnormal>:
800094de:	e4 1b 00 0f 	andh	r11,0xf
800094e2:	f4 0c 12 00 	clz	r12,r10
800094e6:	f6 06 12 00 	clz	r6,r11
800094ea:	f7 bc 03 e1 	sublo	r12,-31
800094ee:	f8 06 17 30 	movlo	r6,r12
800094f2:	f7 b6 02 01 	subhs	r6,1
800094f6:	e0 46 00 20 	cp.w	r6,32
800094fa:	c0 d4       	brge	80009514 <__avr32_f64_mul_op1_subnormal+0x36>
800094fc:	ec 0c 11 20 	rsub	r12,r6,32
80009500:	f6 06 09 4b 	lsl	r11,r11,r6
80009504:	f4 0c 0a 4c 	lsr	r12,r10,r12
80009508:	18 4b       	or	r11,r12
8000950a:	f4 06 09 4a 	lsl	r10,r10,r6
8000950e:	20 b6       	sub	r6,11
80009510:	0c 17       	sub	r7,r6
80009512:	ca ab       	rjmp	80009466 <__avr32_f64_mul+0x22>
80009514:	f4 06 09 4b 	lsl	r11,r10,r6
80009518:	c6 40       	breq	800095e0 <__avr32_f64_mul_res_zero>
8000951a:	30 0a       	mov	r10,0
8000951c:	20 b6       	sub	r6,11
8000951e:	0c 17       	sub	r7,r6
80009520:	ca 3b       	rjmp	80009466 <__avr32_f64_mul+0x22>

80009522 <__avr32_f64_mul_op2_subnormal>:
80009522:	e4 19 00 0f 	andh	r9,0xf
80009526:	f0 0c 12 00 	clz	r12,r8
8000952a:	f2 05 12 00 	clz	r5,r9
8000952e:	f7 bc 03 ea 	sublo	r12,-22
80009532:	f8 05 17 30 	movlo	r5,r12
80009536:	f7 b5 02 0a 	subhs	r5,10
8000953a:	e0 45 00 20 	cp.w	r5,32
8000953e:	c0 d4       	brge	80009558 <__avr32_f64_mul_op2_subnormal+0x36>
80009540:	ea 0c 11 20 	rsub	r12,r5,32
80009544:	f2 05 09 49 	lsl	r9,r9,r5
80009548:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000954c:	18 49       	or	r9,r12
8000954e:	f0 05 09 48 	lsl	r8,r8,r5
80009552:	20 25       	sub	r5,2
80009554:	0a 16       	sub	r6,r5
80009556:	c8 fb       	rjmp	80009474 <__avr32_f64_mul+0x30>
80009558:	f0 05 09 49 	lsl	r9,r8,r5
8000955c:	c4 20       	breq	800095e0 <__avr32_f64_mul_res_zero>
8000955e:	30 08       	mov	r8,0
80009560:	20 25       	sub	r5,2
80009562:	0a 16       	sub	r6,r5
80009564:	c8 8b       	rjmp	80009474 <__avr32_f64_mul+0x30>

80009566 <__avr32_f64_mul_op_nan_or_inf>:
80009566:	e4 19 00 0f 	andh	r9,0xf
8000956a:	e4 1b 00 0f 	andh	r11,0xf
8000956e:	14 4b       	or	r11,r10
80009570:	10 49       	or	r9,r8
80009572:	e0 47 07 ff 	cp.w	r7,2047
80009576:	c0 91       	brne	80009588 <__avr32_f64_mul_op1_not_naninf>
80009578:	58 0b       	cp.w	r11,0
8000957a:	c3 81       	brne	800095ea <__avr32_f64_mul_res_nan>
8000957c:	e0 46 07 ff 	cp.w	r6,2047
80009580:	c3 81       	brne	800095f0 <__avr32_f64_mul_res_inf>
80009582:	58 09       	cp.w	r9,0
80009584:	c3 60       	breq	800095f0 <__avr32_f64_mul_res_inf>
80009586:	c3 28       	rjmp	800095ea <__avr32_f64_mul_res_nan>

80009588 <__avr32_f64_mul_op1_not_naninf>:
80009588:	58 09       	cp.w	r9,0
8000958a:	c3 30       	breq	800095f0 <__avr32_f64_mul_res_inf>
8000958c:	c2 f8       	rjmp	800095ea <__avr32_f64_mul_res_nan>

8000958e <__avr32_f64_mul_res_subnormal>:
8000958e:	5c 3c       	neg	r12
80009590:	2f fc       	sub	r12,-1
80009592:	f1 bc 04 c0 	satu	r12,0x6
80009596:	e0 4c 00 20 	cp.w	r12,32
8000959a:	c1 14       	brge	800095bc <__avr32_f64_mul_res_subnormal+0x2e>
8000959c:	f8 08 11 20 	rsub	r8,r12,32
800095a0:	0e 46       	or	r6,r7
800095a2:	ee 0c 0a 47 	lsr	r7,r7,r12
800095a6:	f4 08 09 49 	lsl	r9,r10,r8
800095aa:	12 47       	or	r7,r9
800095ac:	f4 0c 0a 4a 	lsr	r10,r10,r12
800095b0:	f6 08 09 49 	lsl	r9,r11,r8
800095b4:	12 4a       	or	r10,r9
800095b6:	f6 0c 0a 4b 	lsr	r11,r11,r12
800095ba:	c8 3b       	rjmp	800094c0 <__avr32_f64_mul+0x7c>
800095bc:	f8 08 11 20 	rsub	r8,r12,32
800095c0:	f9 b9 00 00 	moveq	r9,0
800095c4:	c0 30       	breq	800095ca <__avr32_f64_mul_res_subnormal+0x3c>
800095c6:	f6 08 09 49 	lsl	r9,r11,r8
800095ca:	0e 46       	or	r6,r7
800095cc:	ed ea 10 16 	or	r6,r6,r10<<0x1
800095d0:	f4 0c 0a 4a 	lsr	r10,r10,r12
800095d4:	f3 ea 10 07 	or	r7,r9,r10
800095d8:	f6 0c 0a 4a 	lsr	r10,r11,r12
800095dc:	30 0b       	mov	r11,0
800095de:	c7 1b       	rjmp	800094c0 <__avr32_f64_mul+0x7c>

800095e0 <__avr32_f64_mul_res_zero>:
800095e0:	1c 9b       	mov	r11,lr
800095e2:	e6 1b 80 00 	andh	r11,0x8000,COH
800095e6:	30 0a       	mov	r10,0
800095e8:	d8 22       	popm	r4-r7,pc

800095ea <__avr32_f64_mul_res_nan>:
800095ea:	3f fb       	mov	r11,-1
800095ec:	3f fa       	mov	r10,-1
800095ee:	d8 22       	popm	r4-r7,pc

800095f0 <__avr32_f64_mul_res_inf>:
800095f0:	f0 6b 00 00 	mov	r11,-1048576
800095f4:	ed be 00 1f 	bld	lr,0x1f
800095f8:	ef bb 00 1f 	bst	r11,0x1f
800095fc:	30 0a       	mov	r10,0
800095fe:	d8 22       	popm	r4-r7,pc

80009600 <__avr32_f64_mul_op1_zero>:
80009600:	f7 e9 20 0b 	eor	r11,r11,r9
80009604:	e6 1b 80 00 	andh	r11,0x8000,COH
80009608:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000960c:	e0 4c 07 ff 	cp.w	r12,2047
80009610:	5e 1c       	retne	r12
80009612:	3f fa       	mov	r10,-1
80009614:	3f fb       	mov	r11,-1
80009616:	5e fc       	retal	r12

80009618 <__avr32_f64_sub_from_add>:
80009618:	ee 19 80 00 	eorh	r9,0x8000

8000961c <__avr32_f64_sub>:
8000961c:	f7 e9 20 0c 	eor	r12,r11,r9
80009620:	e0 86 00 ca 	brmi	800097b4 <__avr32_f64_add_from_sub>
80009624:	eb cd 40 e0 	pushm	r5-r7,lr
80009628:	16 9c       	mov	r12,r11
8000962a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000962e:	bf db       	cbr	r11,0x1f
80009630:	bf d9       	cbr	r9,0x1f
80009632:	10 3a       	cp.w	r10,r8
80009634:	f2 0b 13 00 	cpc	r11,r9
80009638:	c0 92       	brcc	8000964a <__avr32_f64_sub+0x2e>
8000963a:	16 97       	mov	r7,r11
8000963c:	12 9b       	mov	r11,r9
8000963e:	0e 99       	mov	r9,r7
80009640:	14 97       	mov	r7,r10
80009642:	10 9a       	mov	r10,r8
80009644:	0e 98       	mov	r8,r7
80009646:	ee 1c 80 00 	eorh	r12,0x8000
8000964a:	f6 07 16 14 	lsr	r7,r11,0x14
8000964e:	ab 7b       	lsl	r11,0xb
80009650:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80009654:	ab 7a       	lsl	r10,0xb
80009656:	bf bb       	sbr	r11,0x1f
80009658:	f2 06 16 14 	lsr	r6,r9,0x14
8000965c:	c4 40       	breq	800096e4 <__avr32_f64_sub_opL_subnormal>
8000965e:	ab 79       	lsl	r9,0xb
80009660:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80009664:	ab 78       	lsl	r8,0xb
80009666:	bf b9       	sbr	r9,0x1f

80009668 <__avr32_f64_sub_opL_subnormal_done>:
80009668:	e0 47 07 ff 	cp.w	r7,2047
8000966c:	c4 f0       	breq	8000970a <__avr32_f64_sub_opH_nan_or_inf>
8000966e:	0e 26       	rsub	r6,r7
80009670:	c1 20       	breq	80009694 <__avr32_f64_sub_shift_done>
80009672:	ec 05 11 20 	rsub	r5,r6,32
80009676:	e0 46 00 20 	cp.w	r6,32
8000967a:	c7 c2       	brcc	80009772 <__avr32_f64_sub_longshift>
8000967c:	f0 05 09 4e 	lsl	lr,r8,r5
80009680:	f2 05 09 45 	lsl	r5,r9,r5
80009684:	f0 06 0a 48 	lsr	r8,r8,r6
80009688:	f2 06 0a 49 	lsr	r9,r9,r6
8000968c:	0a 48       	or	r8,r5
8000968e:	58 0e       	cp.w	lr,0
80009690:	5f 1e       	srne	lr
80009692:	1c 48       	or	r8,lr

80009694 <__avr32_f64_sub_shift_done>:
80009694:	10 1a       	sub	r10,r8
80009696:	f6 09 01 4b 	sbc	r11,r11,r9
8000969a:	f6 06 12 00 	clz	r6,r11
8000969e:	c0 e0       	breq	800096ba <__avr32_f64_sub_longnormalize_done>
800096a0:	c7 83       	brcs	80009790 <__avr32_f64_sub_longnormalize>
800096a2:	ec 0e 11 20 	rsub	lr,r6,32
800096a6:	f6 06 09 4b 	lsl	r11,r11,r6
800096aa:	f4 0e 0a 4e 	lsr	lr,r10,lr
800096ae:	1c 4b       	or	r11,lr
800096b0:	f4 06 09 4a 	lsl	r10,r10,r6
800096b4:	0c 17       	sub	r7,r6
800096b6:	e0 8a 00 39 	brle	80009728 <__avr32_f64_sub_subnormal_result>

800096ba <__avr32_f64_sub_longnormalize_done>:
800096ba:	f4 09 15 15 	lsl	r9,r10,0x15
800096be:	ab 9a       	lsr	r10,0xb
800096c0:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800096c4:	ab 9b       	lsr	r11,0xb
800096c6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800096ca:	18 4b       	or	r11,r12

800096cc <__avr32_f64_sub_round>:
800096cc:	fc 17 80 00 	movh	r7,0x8000
800096d0:	ed ba 00 00 	bld	r10,0x0
800096d4:	f7 b7 01 ff 	subne	r7,-1
800096d8:	0e 39       	cp.w	r9,r7
800096da:	5f 29       	srhs	r9
800096dc:	12 0a       	add	r10,r9
800096de:	5c 0b       	acr	r11
800096e0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800096e4 <__avr32_f64_sub_opL_subnormal>:
800096e4:	ab 79       	lsl	r9,0xb
800096e6:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800096ea:	ab 78       	lsl	r8,0xb
800096ec:	f3 e8 10 0e 	or	lr,r9,r8
800096f0:	f9 b6 01 01 	movne	r6,1
800096f4:	ee 0e 11 00 	rsub	lr,r7,0
800096f8:	f9 b7 00 01 	moveq	r7,1
800096fc:	ef bb 00 1f 	bst	r11,0x1f
80009700:	f7 ea 10 0e 	or	lr,r11,r10
80009704:	f9 b7 00 00 	moveq	r7,0
80009708:	cb 0b       	rjmp	80009668 <__avr32_f64_sub_opL_subnormal_done>

8000970a <__avr32_f64_sub_opH_nan_or_inf>:
8000970a:	bf db       	cbr	r11,0x1f
8000970c:	f7 ea 10 0e 	or	lr,r11,r10
80009710:	c0 81       	brne	80009720 <__avr32_f64_sub_return_nan>
80009712:	e0 46 07 ff 	cp.w	r6,2047
80009716:	c0 50       	breq	80009720 <__avr32_f64_sub_return_nan>
80009718:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000971c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009720 <__avr32_f64_sub_return_nan>:
80009720:	3f fa       	mov	r10,-1
80009722:	3f fb       	mov	r11,-1
80009724:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009728 <__avr32_f64_sub_subnormal_result>:
80009728:	5c 37       	neg	r7
8000972a:	2f f7       	sub	r7,-1
8000972c:	f1 b7 04 c0 	satu	r7,0x6
80009730:	e0 47 00 20 	cp.w	r7,32
80009734:	c1 14       	brge	80009756 <__avr32_f64_sub_subnormal_result+0x2e>
80009736:	ee 08 11 20 	rsub	r8,r7,32
8000973a:	f4 08 09 49 	lsl	r9,r10,r8
8000973e:	5f 16       	srne	r6
80009740:	f4 07 0a 4a 	lsr	r10,r10,r7
80009744:	0c 4a       	or	r10,r6
80009746:	f6 08 09 49 	lsl	r9,r11,r8
8000974a:	f5 e9 10 0a 	or	r10,r10,r9
8000974e:	f4 07 0a 4b 	lsr	r11,r10,r7
80009752:	30 07       	mov	r7,0
80009754:	cb 3b       	rjmp	800096ba <__avr32_f64_sub_longnormalize_done>
80009756:	ee 08 11 40 	rsub	r8,r7,64
8000975a:	f6 08 09 49 	lsl	r9,r11,r8
8000975e:	14 49       	or	r9,r10
80009760:	5f 16       	srne	r6
80009762:	f6 07 0a 4a 	lsr	r10,r11,r7
80009766:	0c 4a       	or	r10,r6
80009768:	30 0b       	mov	r11,0
8000976a:	30 07       	mov	r7,0
8000976c:	ca 7b       	rjmp	800096ba <__avr32_f64_sub_longnormalize_done>
8000976e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009772 <__avr32_f64_sub_longshift>:
80009772:	f1 b6 04 c0 	satu	r6,0x6
80009776:	f0 0e 17 00 	moveq	lr,r8
8000977a:	c0 40       	breq	80009782 <__avr32_f64_sub_longshift+0x10>
8000977c:	f2 05 09 4e 	lsl	lr,r9,r5
80009780:	10 4e       	or	lr,r8
80009782:	f2 06 0a 48 	lsr	r8,r9,r6
80009786:	30 09       	mov	r9,0
80009788:	58 0e       	cp.w	lr,0
8000978a:	5f 1e       	srne	lr
8000978c:	1c 48       	or	r8,lr
8000978e:	c8 3b       	rjmp	80009694 <__avr32_f64_sub_shift_done>

80009790 <__avr32_f64_sub_longnormalize>:
80009790:	f4 06 12 00 	clz	r6,r10
80009794:	f9 b7 03 00 	movlo	r7,0
80009798:	f9 b6 03 00 	movlo	r6,0
8000979c:	f9 bc 03 00 	movlo	r12,0
800097a0:	f7 b6 02 e0 	subhs	r6,-32
800097a4:	f4 06 09 4b 	lsl	r11,r10,r6
800097a8:	30 0a       	mov	r10,0
800097aa:	0c 17       	sub	r7,r6
800097ac:	fe 9a ff be 	brle	80009728 <__avr32_f64_sub_subnormal_result>
800097b0:	c8 5b       	rjmp	800096ba <__avr32_f64_sub_longnormalize_done>
800097b2:	d7 03       	nop

800097b4 <__avr32_f64_add_from_sub>:
800097b4:	ee 19 80 00 	eorh	r9,0x8000

800097b8 <__avr32_f64_add>:
800097b8:	f7 e9 20 0c 	eor	r12,r11,r9
800097bc:	fe 96 ff 2e 	brmi	80009618 <__avr32_f64_sub_from_add>
800097c0:	eb cd 40 e0 	pushm	r5-r7,lr
800097c4:	16 9c       	mov	r12,r11
800097c6:	e6 1c 80 00 	andh	r12,0x8000,COH
800097ca:	bf db       	cbr	r11,0x1f
800097cc:	bf d9       	cbr	r9,0x1f
800097ce:	12 3b       	cp.w	r11,r9
800097d0:	c0 72       	brcc	800097de <__avr32_f64_add+0x26>
800097d2:	16 97       	mov	r7,r11
800097d4:	12 9b       	mov	r11,r9
800097d6:	0e 99       	mov	r9,r7
800097d8:	14 97       	mov	r7,r10
800097da:	10 9a       	mov	r10,r8
800097dc:	0e 98       	mov	r8,r7
800097de:	30 0e       	mov	lr,0
800097e0:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800097e4:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
800097e8:	b5 ab       	sbr	r11,0x14
800097ea:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800097ee:	c6 20       	breq	800098b2 <__avr32_f64_add_op2_subnormal>
800097f0:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
800097f4:	b5 a9       	sbr	r9,0x14
800097f6:	e0 47 07 ff 	cp.w	r7,2047
800097fa:	c2 80       	breq	8000984a <__avr32_f64_add_opH_nan_or_inf>
800097fc:	0e 26       	rsub	r6,r7
800097fe:	c1 20       	breq	80009822 <__avr32_f64_add_shift_done>
80009800:	e0 46 00 36 	cp.w	r6,54
80009804:	c1 52       	brcc	8000982e <__avr32_f64_add_res_of_done>
80009806:	ec 05 11 20 	rsub	r5,r6,32
8000980a:	e0 46 00 20 	cp.w	r6,32
8000980e:	c3 52       	brcc	80009878 <__avr32_f64_add_longshift>
80009810:	f0 05 09 4e 	lsl	lr,r8,r5
80009814:	f2 05 09 45 	lsl	r5,r9,r5
80009818:	f0 06 0a 48 	lsr	r8,r8,r6
8000981c:	f2 06 0a 49 	lsr	r9,r9,r6
80009820:	0a 48       	or	r8,r5

80009822 <__avr32_f64_add_shift_done>:
80009822:	10 0a       	add	r10,r8
80009824:	f6 09 00 4b 	adc	r11,r11,r9
80009828:	ed bb 00 15 	bld	r11,0x15
8000982c:	c3 40       	breq	80009894 <__avr32_f64_add_res_of>

8000982e <__avr32_f64_add_res_of_done>:
8000982e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009832:	18 4b       	or	r11,r12

80009834 <__avr32_f64_add_round>:
80009834:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80009838:	18 4e       	or	lr,r12
8000983a:	ee 1e 80 00 	eorh	lr,0x8000
8000983e:	f1 be 04 20 	satu	lr,0x1
80009842:	1c 0a       	add	r10,lr
80009844:	5c 0b       	acr	r11
80009846:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000984a <__avr32_f64_add_opH_nan_or_inf>:
8000984a:	b5 cb       	cbr	r11,0x14
8000984c:	f7 ea 10 0e 	or	lr,r11,r10
80009850:	c1 01       	brne	80009870 <__avr32_f64_add_return_nan>
80009852:	e0 46 07 ff 	cp.w	r6,2047
80009856:	c0 30       	breq	8000985c <__avr32_f64_add_opL_nan_or_inf>
80009858:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000985c <__avr32_f64_add_opL_nan_or_inf>:
8000985c:	b5 c9       	cbr	r9,0x14
8000985e:	f3 e8 10 0e 	or	lr,r9,r8
80009862:	c0 71       	brne	80009870 <__avr32_f64_add_return_nan>
80009864:	30 0a       	mov	r10,0
80009866:	fc 1b 7f f0 	movh	r11,0x7ff0
8000986a:	18 4b       	or	r11,r12
8000986c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009870 <__avr32_f64_add_return_nan>:
80009870:	3f fa       	mov	r10,-1
80009872:	3f fb       	mov	r11,-1
80009874:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009878 <__avr32_f64_add_longshift>:
80009878:	f1 b6 04 c0 	satu	r6,0x6
8000987c:	f0 0e 17 00 	moveq	lr,r8
80009880:	c0 60       	breq	8000988c <__avr32_f64_add_longshift+0x14>
80009882:	f2 05 09 4e 	lsl	lr,r9,r5
80009886:	58 08       	cp.w	r8,0
80009888:	5f 18       	srne	r8
8000988a:	10 4e       	or	lr,r8
8000988c:	f2 06 0a 48 	lsr	r8,r9,r6
80009890:	30 09       	mov	r9,0
80009892:	cc 8b       	rjmp	80009822 <__avr32_f64_add_shift_done>

80009894 <__avr32_f64_add_res_of>:
80009894:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80009898:	a1 9b       	lsr	r11,0x1
8000989a:	5d 0a       	ror	r10
8000989c:	5d 0e       	ror	lr
8000989e:	2f f7       	sub	r7,-1
800098a0:	e0 47 07 ff 	cp.w	r7,2047
800098a4:	f9 ba 00 00 	moveq	r10,0
800098a8:	f9 bb 00 00 	moveq	r11,0
800098ac:	f9 be 00 00 	moveq	lr,0
800098b0:	cb fb       	rjmp	8000982e <__avr32_f64_add_res_of_done>

800098b2 <__avr32_f64_add_op2_subnormal>:
800098b2:	30 16       	mov	r6,1
800098b4:	58 07       	cp.w	r7,0
800098b6:	ca 01       	brne	800097f6 <__avr32_f64_add+0x3e>
800098b8:	b5 cb       	cbr	r11,0x14
800098ba:	10 0a       	add	r10,r8
800098bc:	f6 09 00 4b 	adc	r11,r11,r9
800098c0:	18 4b       	or	r11,r12
800098c2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800098c6:	d7 03       	nop

800098c8 <__avr32_f64_to_u32>:
800098c8:	58 0b       	cp.w	r11,0
800098ca:	5e 6d       	retmi	0

800098cc <__avr32_f64_to_s32>:
800098cc:	f6 0c 15 01 	lsl	r12,r11,0x1
800098d0:	b5 9c       	lsr	r12,0x15
800098d2:	e0 2c 03 ff 	sub	r12,1023
800098d6:	5e 3d       	retlo	0
800098d8:	f8 0c 11 1f 	rsub	r12,r12,31
800098dc:	16 99       	mov	r9,r11
800098de:	ab 7b       	lsl	r11,0xb
800098e0:	bf bb       	sbr	r11,0x1f
800098e2:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800098e6:	f6 0c 0a 4b 	lsr	r11,r11,r12
800098ea:	a1 79       	lsl	r9,0x1
800098ec:	5e 2b       	reths	r11
800098ee:	5c 3b       	neg	r11
800098f0:	5e fb       	retal	r11

800098f2 <__avr32_u32_to_f64>:
800098f2:	f8 cb 00 00 	sub	r11,r12,0
800098f6:	30 0c       	mov	r12,0
800098f8:	c0 38       	rjmp	800098fe <__avr32_s32_to_f64+0x4>

800098fa <__avr32_s32_to_f64>:
800098fa:	18 9b       	mov	r11,r12
800098fc:	5c 4b       	abs	r11
800098fe:	30 0a       	mov	r10,0
80009900:	5e 0b       	reteq	r11
80009902:	d4 01       	pushm	lr
80009904:	e0 69 04 1e 	mov	r9,1054
80009908:	f6 08 12 00 	clz	r8,r11
8000990c:	c1 70       	breq	8000993a <__avr32_s32_to_f64+0x40>
8000990e:	c0 c3       	brcs	80009926 <__avr32_s32_to_f64+0x2c>
80009910:	f0 0e 11 20 	rsub	lr,r8,32
80009914:	f6 08 09 4b 	lsl	r11,r11,r8
80009918:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000991c:	1c 4b       	or	r11,lr
8000991e:	f4 08 09 4a 	lsl	r10,r10,r8
80009922:	10 19       	sub	r9,r8
80009924:	c0 b8       	rjmp	8000993a <__avr32_s32_to_f64+0x40>
80009926:	f4 08 12 00 	clz	r8,r10
8000992a:	f9 b8 03 00 	movlo	r8,0
8000992e:	f7 b8 02 e0 	subhs	r8,-32
80009932:	f4 08 09 4b 	lsl	r11,r10,r8
80009936:	30 0a       	mov	r10,0
80009938:	10 19       	sub	r9,r8
8000993a:	58 09       	cp.w	r9,0
8000993c:	e0 89 00 30 	brgt	8000999c <__avr32_s32_to_f64+0xa2>
80009940:	5c 39       	neg	r9
80009942:	2f f9       	sub	r9,-1
80009944:	e0 49 00 36 	cp.w	r9,54
80009948:	c0 43       	brcs	80009950 <__avr32_s32_to_f64+0x56>
8000994a:	30 0b       	mov	r11,0
8000994c:	30 0a       	mov	r10,0
8000994e:	c2 68       	rjmp	8000999a <__avr32_s32_to_f64+0xa0>
80009950:	2f 69       	sub	r9,-10
80009952:	f2 08 11 20 	rsub	r8,r9,32
80009956:	e0 49 00 20 	cp.w	r9,32
8000995a:	c0 b2       	brcc	80009970 <__avr32_s32_to_f64+0x76>
8000995c:	f4 08 09 4e 	lsl	lr,r10,r8
80009960:	f6 08 09 48 	lsl	r8,r11,r8
80009964:	f4 09 0a 4a 	lsr	r10,r10,r9
80009968:	f6 09 0a 4b 	lsr	r11,r11,r9
8000996c:	10 4b       	or	r11,r8
8000996e:	c0 88       	rjmp	8000997e <__avr32_s32_to_f64+0x84>
80009970:	f6 08 09 4e 	lsl	lr,r11,r8
80009974:	14 4e       	or	lr,r10
80009976:	16 9a       	mov	r10,r11
80009978:	30 0b       	mov	r11,0
8000997a:	f4 09 0a 4a 	lsr	r10,r10,r9
8000997e:	ed ba 00 00 	bld	r10,0x0
80009982:	c0 92       	brcc	80009994 <__avr32_s32_to_f64+0x9a>
80009984:	1c 7e       	tst	lr,lr
80009986:	c0 41       	brne	8000998e <__avr32_s32_to_f64+0x94>
80009988:	ed ba 00 01 	bld	r10,0x1
8000998c:	c0 42       	brcc	80009994 <__avr32_s32_to_f64+0x9a>
8000998e:	2f fa       	sub	r10,-1
80009990:	f7 bb 02 ff 	subhs	r11,-1
80009994:	5c fc       	rol	r12
80009996:	5d 0b       	ror	r11
80009998:	5d 0a       	ror	r10
8000999a:	d8 02       	popm	pc
8000999c:	e0 68 03 ff 	mov	r8,1023
800099a0:	ed ba 00 0b 	bld	r10,0xb
800099a4:	f7 b8 00 ff 	subeq	r8,-1
800099a8:	10 0a       	add	r10,r8
800099aa:	5c 0b       	acr	r11
800099ac:	f7 b9 03 fe 	sublo	r9,-2
800099b0:	e0 49 07 ff 	cp.w	r9,2047
800099b4:	c0 55       	brlt	800099be <__avr32_s32_to_f64+0xc4>
800099b6:	30 0a       	mov	r10,0
800099b8:	fc 1b ff e0 	movh	r11,0xffe0
800099bc:	c0 c8       	rjmp	800099d4 <__floatsidf_return_op1>
800099be:	ed bb 00 1f 	bld	r11,0x1f
800099c2:	f7 b9 01 01 	subne	r9,1
800099c6:	ab 9a       	lsr	r10,0xb
800099c8:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800099cc:	a1 7b       	lsl	r11,0x1
800099ce:	ab 9b       	lsr	r11,0xb
800099d0:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800099d4 <__floatsidf_return_op1>:
800099d4:	a1 7c       	lsl	r12,0x1
800099d6:	5d 0b       	ror	r11
800099d8:	d8 02       	popm	pc

800099da <__avr32_f64_cmp_eq>:
800099da:	10 3a       	cp.w	r10,r8
800099dc:	f2 0b 13 00 	cpc	r11,r9
800099e0:	c0 80       	breq	800099f0 <__avr32_f64_cmp_eq+0x16>
800099e2:	a1 7b       	lsl	r11,0x1
800099e4:	a1 79       	lsl	r9,0x1
800099e6:	14 4b       	or	r11,r10
800099e8:	12 4b       	or	r11,r9
800099ea:	10 4b       	or	r11,r8
800099ec:	5e 0f       	reteq	1
800099ee:	5e fd       	retal	0
800099f0:	a1 7b       	lsl	r11,0x1
800099f2:	fc 1c ff e0 	movh	r12,0xffe0
800099f6:	58 0a       	cp.w	r10,0
800099f8:	f8 0b 13 00 	cpc	r11,r12
800099fc:	5e 8f       	retls	1
800099fe:	5e fd       	retal	0

80009a00 <__avr32_f64_cmp_ge>:
80009a00:	1a de       	st.w	--sp,lr
80009a02:	1a d7       	st.w	--sp,r7
80009a04:	a1 7b       	lsl	r11,0x1
80009a06:	5f 3c       	srlo	r12
80009a08:	a1 79       	lsl	r9,0x1
80009a0a:	5f 37       	srlo	r7
80009a0c:	5c fc       	rol	r12
80009a0e:	fc 1e ff e0 	movh	lr,0xffe0
80009a12:	58 0a       	cp.w	r10,0
80009a14:	fc 0b 13 00 	cpc	r11,lr
80009a18:	e0 8b 00 1d 	brhi	80009a52 <__avr32_f64_cmp_ge+0x52>
80009a1c:	58 08       	cp.w	r8,0
80009a1e:	fc 09 13 00 	cpc	r9,lr
80009a22:	e0 8b 00 18 	brhi	80009a52 <__avr32_f64_cmp_ge+0x52>
80009a26:	58 0b       	cp.w	r11,0
80009a28:	f5 ba 00 00 	subfeq	r10,0
80009a2c:	c1 50       	breq	80009a56 <__avr32_f64_cmp_ge+0x56>
80009a2e:	1b 07       	ld.w	r7,sp++
80009a30:	1b 0e       	ld.w	lr,sp++
80009a32:	58 3c       	cp.w	r12,3
80009a34:	c0 a0       	breq	80009a48 <__avr32_f64_cmp_ge+0x48>
80009a36:	58 1c       	cp.w	r12,1
80009a38:	c0 33       	brcs	80009a3e <__avr32_f64_cmp_ge+0x3e>
80009a3a:	5e 0f       	reteq	1
80009a3c:	5e 1d       	retne	0
80009a3e:	10 3a       	cp.w	r10,r8
80009a40:	f2 0b 13 00 	cpc	r11,r9
80009a44:	5e 2f       	reths	1
80009a46:	5e 3d       	retlo	0
80009a48:	14 38       	cp.w	r8,r10
80009a4a:	f6 09 13 00 	cpc	r9,r11
80009a4e:	5e 2f       	reths	1
80009a50:	5e 3d       	retlo	0
80009a52:	1b 07       	ld.w	r7,sp++
80009a54:	d8 0a       	popm	pc,r12=0
80009a56:	58 17       	cp.w	r7,1
80009a58:	5f 0c       	sreq	r12
80009a5a:	58 09       	cp.w	r9,0
80009a5c:	f5 b8 00 00 	subfeq	r8,0
80009a60:	1b 07       	ld.w	r7,sp++
80009a62:	1b 0e       	ld.w	lr,sp++
80009a64:	5e 0f       	reteq	1
80009a66:	5e fc       	retal	r12

80009a68 <__avr32_f64_cmp_lt>:
80009a68:	1a de       	st.w	--sp,lr
80009a6a:	1a d7       	st.w	--sp,r7
80009a6c:	a1 7b       	lsl	r11,0x1
80009a6e:	5f 3c       	srlo	r12
80009a70:	a1 79       	lsl	r9,0x1
80009a72:	5f 37       	srlo	r7
80009a74:	5c fc       	rol	r12
80009a76:	fc 1e ff e0 	movh	lr,0xffe0
80009a7a:	58 0a       	cp.w	r10,0
80009a7c:	fc 0b 13 00 	cpc	r11,lr
80009a80:	e0 8b 00 1d 	brhi	80009aba <__avr32_f64_cmp_lt+0x52>
80009a84:	58 08       	cp.w	r8,0
80009a86:	fc 09 13 00 	cpc	r9,lr
80009a8a:	e0 8b 00 18 	brhi	80009aba <__avr32_f64_cmp_lt+0x52>
80009a8e:	58 0b       	cp.w	r11,0
80009a90:	f5 ba 00 00 	subfeq	r10,0
80009a94:	c1 50       	breq	80009abe <__avr32_f64_cmp_lt+0x56>
80009a96:	1b 07       	ld.w	r7,sp++
80009a98:	1b 0e       	ld.w	lr,sp++
80009a9a:	58 3c       	cp.w	r12,3
80009a9c:	c0 a0       	breq	80009ab0 <__avr32_f64_cmp_lt+0x48>
80009a9e:	58 1c       	cp.w	r12,1
80009aa0:	c0 33       	brcs	80009aa6 <__avr32_f64_cmp_lt+0x3e>
80009aa2:	5e 0d       	reteq	0
80009aa4:	5e 1f       	retne	1
80009aa6:	10 3a       	cp.w	r10,r8
80009aa8:	f2 0b 13 00 	cpc	r11,r9
80009aac:	5e 2d       	reths	0
80009aae:	5e 3f       	retlo	1
80009ab0:	14 38       	cp.w	r8,r10
80009ab2:	f6 09 13 00 	cpc	r9,r11
80009ab6:	5e 2d       	reths	0
80009ab8:	5e 3f       	retlo	1
80009aba:	1b 07       	ld.w	r7,sp++
80009abc:	d8 0a       	popm	pc,r12=0
80009abe:	58 17       	cp.w	r7,1
80009ac0:	5f 1c       	srne	r12
80009ac2:	58 09       	cp.w	r9,0
80009ac4:	f5 b8 00 00 	subfeq	r8,0
80009ac8:	1b 07       	ld.w	r7,sp++
80009aca:	1b 0e       	ld.w	lr,sp++
80009acc:	5e 0d       	reteq	0
80009ace:	5e fc       	retal	r12

80009ad0 <__avr32_f64_div>:
80009ad0:	eb cd 40 ff 	pushm	r0-r7,lr
80009ad4:	f7 e9 20 0e 	eor	lr,r11,r9
80009ad8:	f6 07 16 14 	lsr	r7,r11,0x14
80009adc:	a9 7b       	lsl	r11,0x9
80009ade:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80009ae2:	a9 7a       	lsl	r10,0x9
80009ae4:	bd bb       	sbr	r11,0x1d
80009ae6:	e4 1b 3f ff 	andh	r11,0x3fff
80009aea:	ab d7       	cbr	r7,0xb
80009aec:	e0 80 00 cc 	breq	80009c84 <__avr32_f64_div_round_subnormal+0x54>
80009af0:	e0 47 07 ff 	cp.w	r7,2047
80009af4:	e0 84 00 b5 	brge	80009c5e <__avr32_f64_div_round_subnormal+0x2e>
80009af8:	f2 06 16 14 	lsr	r6,r9,0x14
80009afc:	a9 79       	lsl	r9,0x9
80009afe:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80009b02:	a9 78       	lsl	r8,0x9
80009b04:	bd b9       	sbr	r9,0x1d
80009b06:	e4 19 3f ff 	andh	r9,0x3fff
80009b0a:	ab d6       	cbr	r6,0xb
80009b0c:	e0 80 00 e2 	breq	80009cd0 <__avr32_f64_div_round_subnormal+0xa0>
80009b10:	e0 46 07 ff 	cp.w	r6,2047
80009b14:	e0 84 00 b2 	brge	80009c78 <__avr32_f64_div_round_subnormal+0x48>
80009b18:	0c 17       	sub	r7,r6
80009b1a:	fe 37 fc 01 	sub	r7,-1023
80009b1e:	fc 1c 80 00 	movh	r12,0x8000
80009b22:	f8 03 16 01 	lsr	r3,r12,0x1
80009b26:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80009b2a:	5c d4       	com	r4
80009b2c:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80009b30:	e6 09 06 44 	mulu.d	r4,r3,r9
80009b34:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009b38:	e6 05 06 44 	mulu.d	r4,r3,r5
80009b3c:	ea 03 15 02 	lsl	r3,r5,0x2
80009b40:	e6 09 06 44 	mulu.d	r4,r3,r9
80009b44:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009b48:	e6 05 06 44 	mulu.d	r4,r3,r5
80009b4c:	ea 03 15 02 	lsl	r3,r5,0x2
80009b50:	e6 09 06 44 	mulu.d	r4,r3,r9
80009b54:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009b58:	e6 05 06 44 	mulu.d	r4,r3,r5
80009b5c:	ea 03 15 02 	lsl	r3,r5,0x2
80009b60:	e6 08 06 40 	mulu.d	r0,r3,r8
80009b64:	e4 09 07 40 	macu.d	r0,r2,r9
80009b68:	e6 09 06 44 	mulu.d	r4,r3,r9
80009b6c:	02 04       	add	r4,r1
80009b6e:	5c 05       	acr	r5
80009b70:	a3 65       	lsl	r5,0x2
80009b72:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009b76:	a3 64       	lsl	r4,0x2
80009b78:	5c 34       	neg	r4
80009b7a:	f8 05 01 45 	sbc	r5,r12,r5
80009b7e:	e6 04 06 40 	mulu.d	r0,r3,r4
80009b82:	e4 05 07 40 	macu.d	r0,r2,r5
80009b86:	e6 05 06 44 	mulu.d	r4,r3,r5
80009b8a:	02 04       	add	r4,r1
80009b8c:	5c 05       	acr	r5
80009b8e:	ea 03 15 02 	lsl	r3,r5,0x2
80009b92:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009b96:	e8 02 15 02 	lsl	r2,r4,0x2
80009b9a:	e6 08 06 40 	mulu.d	r0,r3,r8
80009b9e:	e4 09 07 40 	macu.d	r0,r2,r9
80009ba2:	e6 09 06 44 	mulu.d	r4,r3,r9
80009ba6:	02 04       	add	r4,r1
80009ba8:	5c 05       	acr	r5
80009baa:	a3 65       	lsl	r5,0x2
80009bac:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009bb0:	a3 64       	lsl	r4,0x2
80009bb2:	5c 34       	neg	r4
80009bb4:	f8 05 01 45 	sbc	r5,r12,r5
80009bb8:	e6 04 06 40 	mulu.d	r0,r3,r4
80009bbc:	e4 05 07 40 	macu.d	r0,r2,r5
80009bc0:	e6 05 06 44 	mulu.d	r4,r3,r5
80009bc4:	02 04       	add	r4,r1
80009bc6:	5c 05       	acr	r5
80009bc8:	ea 03 15 02 	lsl	r3,r5,0x2
80009bcc:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009bd0:	e8 02 15 02 	lsl	r2,r4,0x2
80009bd4:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009bd8:	e4 0b 07 40 	macu.d	r0,r2,r11
80009bdc:	e6 0b 06 42 	mulu.d	r2,r3,r11
80009be0:	02 02       	add	r2,r1
80009be2:	5c 03       	acr	r3
80009be4:	ed b3 00 1c 	bld	r3,0x1c
80009be8:	c0 90       	breq	80009bfa <__avr32_f64_div+0x12a>
80009bea:	a1 72       	lsl	r2,0x1
80009bec:	5c f3       	rol	r3
80009bee:	20 17       	sub	r7,1
80009bf0:	a3 9a       	lsr	r10,0x3
80009bf2:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80009bf6:	a3 9b       	lsr	r11,0x3
80009bf8:	c0 58       	rjmp	80009c02 <__avr32_f64_div+0x132>
80009bfa:	a5 8a       	lsr	r10,0x4
80009bfc:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80009c00:	a5 8b       	lsr	r11,0x4
80009c02:	58 07       	cp.w	r7,0
80009c04:	e0 8a 00 8b 	brle	80009d1a <__avr32_f64_div_res_subnormal>
80009c08:	e0 12 ff 00 	andl	r2,0xff00
80009c0c:	e8 12 00 80 	orl	r2,0x80
80009c10:	e6 08 06 40 	mulu.d	r0,r3,r8
80009c14:	e4 09 07 40 	macu.d	r0,r2,r9
80009c18:	e4 08 06 44 	mulu.d	r4,r2,r8
80009c1c:	e6 09 06 48 	mulu.d	r8,r3,r9
80009c20:	00 05       	add	r5,r0
80009c22:	f0 01 00 48 	adc	r8,r8,r1
80009c26:	5c 09       	acr	r9
80009c28:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009c2c:	58 04       	cp.w	r4,0
80009c2e:	5c 25       	cpc	r5

80009c30 <__avr32_f64_div_round_subnormal>:
80009c30:	f4 08 13 00 	cpc	r8,r10
80009c34:	f6 09 13 00 	cpc	r9,r11
80009c38:	5f 36       	srlo	r6
80009c3a:	f8 06 17 00 	moveq	r6,r12
80009c3e:	e4 0a 16 08 	lsr	r10,r2,0x8
80009c42:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80009c46:	e6 0b 16 08 	lsr	r11,r3,0x8
80009c4a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009c4e:	ed be 00 1f 	bld	lr,0x1f
80009c52:	ef bb 00 1f 	bst	r11,0x1f
80009c56:	0c 0a       	add	r10,r6
80009c58:	5c 0b       	acr	r11
80009c5a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009c5e:	e4 1b 00 0f 	andh	r11,0xf
80009c62:	14 4b       	or	r11,r10
80009c64:	e0 81 00 a7 	brne	80009db2 <__avr32_f64_div_res_subnormal+0x98>
80009c68:	f2 06 16 14 	lsr	r6,r9,0x14
80009c6c:	ab d6       	cbr	r6,0xb
80009c6e:	e0 46 07 ff 	cp.w	r6,2047
80009c72:	e0 81 00 a4 	brne	80009dba <__avr32_f64_div_res_subnormal+0xa0>
80009c76:	c9 e8       	rjmp	80009db2 <__avr32_f64_div_res_subnormal+0x98>
80009c78:	e4 19 00 0f 	andh	r9,0xf
80009c7c:	10 49       	or	r9,r8
80009c7e:	e0 81 00 9a 	brne	80009db2 <__avr32_f64_div_res_subnormal+0x98>
80009c82:	c9 28       	rjmp	80009da6 <__avr32_f64_div_res_subnormal+0x8c>
80009c84:	a3 7b       	lsl	r11,0x3
80009c86:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80009c8a:	a3 7a       	lsl	r10,0x3
80009c8c:	f5 eb 10 04 	or	r4,r10,r11
80009c90:	e0 80 00 a0 	breq	80009dd0 <__avr32_f64_div_op1_zero>
80009c94:	f6 04 12 00 	clz	r4,r11
80009c98:	c1 70       	breq	80009cc6 <__avr32_f64_div_round_subnormal+0x96>
80009c9a:	c0 c3       	brcs	80009cb2 <__avr32_f64_div_round_subnormal+0x82>
80009c9c:	e8 05 11 20 	rsub	r5,r4,32
80009ca0:	f6 04 09 4b 	lsl	r11,r11,r4
80009ca4:	f4 05 0a 45 	lsr	r5,r10,r5
80009ca8:	0a 4b       	or	r11,r5
80009caa:	f4 04 09 4a 	lsl	r10,r10,r4
80009cae:	08 17       	sub	r7,r4
80009cb0:	c0 b8       	rjmp	80009cc6 <__avr32_f64_div_round_subnormal+0x96>
80009cb2:	f4 04 12 00 	clz	r4,r10
80009cb6:	f9 b4 03 00 	movlo	r4,0
80009cba:	f7 b4 02 e0 	subhs	r4,-32
80009cbe:	f4 04 09 4b 	lsl	r11,r10,r4
80009cc2:	30 0a       	mov	r10,0
80009cc4:	08 17       	sub	r7,r4
80009cc6:	a3 8a       	lsr	r10,0x2
80009cc8:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009ccc:	a3 8b       	lsr	r11,0x2
80009cce:	c1 1b       	rjmp	80009af0 <__avr32_f64_div+0x20>
80009cd0:	a3 79       	lsl	r9,0x3
80009cd2:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80009cd6:	a3 78       	lsl	r8,0x3
80009cd8:	f3 e8 10 04 	or	r4,r9,r8
80009cdc:	c6 f0       	breq	80009dba <__avr32_f64_div_res_subnormal+0xa0>
80009cde:	f2 04 12 00 	clz	r4,r9
80009ce2:	c1 70       	breq	80009d10 <__avr32_f64_div_round_subnormal+0xe0>
80009ce4:	c0 c3       	brcs	80009cfc <__avr32_f64_div_round_subnormal+0xcc>
80009ce6:	e8 05 11 20 	rsub	r5,r4,32
80009cea:	f2 04 09 49 	lsl	r9,r9,r4
80009cee:	f0 05 0a 45 	lsr	r5,r8,r5
80009cf2:	0a 49       	or	r9,r5
80009cf4:	f0 04 09 48 	lsl	r8,r8,r4
80009cf8:	08 16       	sub	r6,r4
80009cfa:	c0 b8       	rjmp	80009d10 <__avr32_f64_div_round_subnormal+0xe0>
80009cfc:	f0 04 12 00 	clz	r4,r8
80009d00:	f9 b4 03 00 	movlo	r4,0
80009d04:	f7 b4 02 e0 	subhs	r4,-32
80009d08:	f0 04 09 49 	lsl	r9,r8,r4
80009d0c:	30 08       	mov	r8,0
80009d0e:	08 16       	sub	r6,r4
80009d10:	a3 88       	lsr	r8,0x2
80009d12:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80009d16:	a3 89       	lsr	r9,0x2
80009d18:	cf ca       	rjmp	80009b10 <__avr32_f64_div+0x40>

80009d1a <__avr32_f64_div_res_subnormal>:
80009d1a:	5c 37       	neg	r7
80009d1c:	2f f7       	sub	r7,-1
80009d1e:	f1 b7 04 c0 	satu	r7,0x6
80009d22:	e0 47 00 20 	cp.w	r7,32
80009d26:	c1 54       	brge	80009d50 <__avr32_f64_div_res_subnormal+0x36>
80009d28:	ee 06 11 20 	rsub	r6,r7,32
80009d2c:	e4 07 0a 42 	lsr	r2,r2,r7
80009d30:	e6 06 09 4c 	lsl	r12,r3,r6
80009d34:	18 42       	or	r2,r12
80009d36:	e6 07 0a 43 	lsr	r3,r3,r7
80009d3a:	f4 06 09 41 	lsl	r1,r10,r6
80009d3e:	f4 07 0a 4a 	lsr	r10,r10,r7
80009d42:	f6 06 09 4c 	lsl	r12,r11,r6
80009d46:	18 4a       	or	r10,r12
80009d48:	f6 07 0a 4b 	lsr	r11,r11,r7
80009d4c:	30 00       	mov	r0,0
80009d4e:	c1 58       	rjmp	80009d78 <__avr32_f64_div_res_subnormal+0x5e>
80009d50:	ee 06 11 20 	rsub	r6,r7,32
80009d54:	f9 b0 00 00 	moveq	r0,0
80009d58:	f9 bc 00 00 	moveq	r12,0
80009d5c:	c0 50       	breq	80009d66 <__avr32_f64_div_res_subnormal+0x4c>
80009d5e:	f4 06 09 40 	lsl	r0,r10,r6
80009d62:	f6 06 09 4c 	lsl	r12,r11,r6
80009d66:	e6 07 0a 42 	lsr	r2,r3,r7
80009d6a:	30 03       	mov	r3,0
80009d6c:	f4 07 0a 41 	lsr	r1,r10,r7
80009d70:	18 41       	or	r1,r12
80009d72:	f6 07 0a 4a 	lsr	r10,r11,r7
80009d76:	30 0b       	mov	r11,0
80009d78:	e0 12 ff 00 	andl	r2,0xff00
80009d7c:	e8 12 00 80 	orl	r2,0x80
80009d80:	e6 08 06 46 	mulu.d	r6,r3,r8
80009d84:	e4 09 07 46 	macu.d	r6,r2,r9
80009d88:	e4 08 06 44 	mulu.d	r4,r2,r8
80009d8c:	e6 09 06 48 	mulu.d	r8,r3,r9
80009d90:	0c 05       	add	r5,r6
80009d92:	f0 07 00 48 	adc	r8,r8,r7
80009d96:	5c 09       	acr	r9
80009d98:	30 07       	mov	r7,0
80009d9a:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009d9e:	00 34       	cp.w	r4,r0
80009da0:	e2 05 13 00 	cpc	r5,r1
80009da4:	c4 6b       	rjmp	80009c30 <__avr32_f64_div_round_subnormal>
80009da6:	1c 9b       	mov	r11,lr
80009da8:	e6 1b 80 00 	andh	r11,0x8000,COH
80009dac:	30 0a       	mov	r10,0
80009dae:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009db2:	3f fb       	mov	r11,-1
80009db4:	30 0a       	mov	r10,0
80009db6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009dba:	f5 eb 10 04 	or	r4,r10,r11
80009dbe:	c0 90       	breq	80009dd0 <__avr32_f64_div_op1_zero>
80009dc0:	1c 9b       	mov	r11,lr
80009dc2:	e6 1b 80 00 	andh	r11,0x8000,COH
80009dc6:	ea 1b 7f f0 	orh	r11,0x7ff0
80009dca:	30 0a       	mov	r10,0
80009dcc:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80009dd0 <__avr32_f64_div_op1_zero>:
80009dd0:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009dd4:	ce f0       	breq	80009db2 <__avr32_f64_div_res_subnormal+0x98>
80009dd6:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009dda:	e0 44 07 ff 	cp.w	r4,2047
80009dde:	ce 41       	brne	80009da6 <__avr32_f64_div_res_subnormal+0x8c>
80009de0:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80009de4:	ce 10       	breq	80009da6 <__avr32_f64_div_res_subnormal+0x8c>
80009de6:	ce 6b       	rjmp	80009db2 <__avr32_f64_div_res_subnormal+0x98>

80009de8 <__avr32_umod64>:
80009de8:	d4 31       	pushm	r0-r7,lr
80009dea:	1a 97       	mov	r7,sp
80009dec:	20 3d       	sub	sp,12
80009dee:	10 9c       	mov	r12,r8
80009df0:	12 95       	mov	r5,r9
80009df2:	14 9e       	mov	lr,r10
80009df4:	16 91       	mov	r1,r11
80009df6:	16 96       	mov	r6,r11
80009df8:	58 09       	cp.w	r9,0
80009dfa:	e0 81 00 81 	brne	80009efc <__avr32_umod64+0x114>
80009dfe:	16 38       	cp.w	r8,r11
80009e00:	e0 88 00 12 	brls	80009e24 <__avr32_umod64+0x3c>
80009e04:	f0 08 12 00 	clz	r8,r8
80009e08:	c4 e0       	breq	80009ea4 <__avr32_umod64+0xbc>
80009e0a:	f6 08 09 46 	lsl	r6,r11,r8
80009e0e:	f8 08 09 4c 	lsl	r12,r12,r8
80009e12:	f0 0b 11 20 	rsub	r11,r8,32
80009e16:	f4 08 09 4e 	lsl	lr,r10,r8
80009e1a:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009e1e:	f7 e6 10 06 	or	r6,r11,r6
80009e22:	c4 18       	rjmp	80009ea4 <__avr32_umod64+0xbc>
80009e24:	58 08       	cp.w	r8,0
80009e26:	c0 51       	brne	80009e30 <__avr32_umod64+0x48>
80009e28:	30 19       	mov	r9,1
80009e2a:	f2 08 0d 08 	divu	r8,r9,r8
80009e2e:	10 9c       	mov	r12,r8
80009e30:	f8 08 12 00 	clz	r8,r12
80009e34:	c0 31       	brne	80009e3a <__avr32_umod64+0x52>
80009e36:	18 16       	sub	r6,r12
80009e38:	c3 68       	rjmp	80009ea4 <__avr32_umod64+0xbc>
80009e3a:	f0 03 11 20 	rsub	r3,r8,32
80009e3e:	f4 03 0a 4b 	lsr	r11,r10,r3
80009e42:	f8 08 09 4c 	lsl	r12,r12,r8
80009e46:	ec 08 09 49 	lsl	r9,r6,r8
80009e4a:	ec 03 0a 43 	lsr	r3,r6,r3
80009e4e:	f7 e9 10 09 	or	r9,r11,r9
80009e52:	f8 05 16 10 	lsr	r5,r12,0x10
80009e56:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009e5a:	e6 05 0d 02 	divu	r2,r3,r5
80009e5e:	f2 0e 16 10 	lsr	lr,r9,0x10
80009e62:	ec 02 02 4b 	mul	r11,r6,r2
80009e66:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009e6a:	16 3e       	cp.w	lr,r11
80009e6c:	c0 72       	brcc	80009e7a <__avr32_umod64+0x92>
80009e6e:	18 0e       	add	lr,r12
80009e70:	18 3e       	cp.w	lr,r12
80009e72:	c0 43       	brcs	80009e7a <__avr32_umod64+0x92>
80009e74:	16 3e       	cp.w	lr,r11
80009e76:	fd dc e3 0e 	addcs	lr,lr,r12
80009e7a:	fc 0b 01 03 	sub	r3,lr,r11
80009e7e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80009e82:	e6 05 0d 02 	divu	r2,r3,r5
80009e86:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009e8a:	a5 36       	mul	r6,r2
80009e8c:	0c 39       	cp.w	r9,r6
80009e8e:	c0 72       	brcc	80009e9c <__avr32_umod64+0xb4>
80009e90:	18 09       	add	r9,r12
80009e92:	18 39       	cp.w	r9,r12
80009e94:	c0 43       	brcs	80009e9c <__avr32_umod64+0xb4>
80009e96:	0c 39       	cp.w	r9,r6
80009e98:	f3 dc e3 09 	addcs	r9,r9,r12
80009e9c:	f2 06 01 06 	sub	r6,r9,r6
80009ea0:	f4 08 09 4e 	lsl	lr,r10,r8
80009ea4:	f8 0a 16 10 	lsr	r10,r12,0x10
80009ea8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009eac:	ec 0a 0d 02 	divu	r2,r6,r10
80009eb0:	fc 09 16 10 	lsr	r9,lr,0x10
80009eb4:	ea 02 02 4b 	mul	r11,r5,r2
80009eb8:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009ebc:	16 39       	cp.w	r9,r11
80009ebe:	c0 72       	brcc	80009ecc <__avr32_umod64+0xe4>
80009ec0:	18 09       	add	r9,r12
80009ec2:	18 39       	cp.w	r9,r12
80009ec4:	c0 43       	brcs	80009ecc <__avr32_umod64+0xe4>
80009ec6:	16 39       	cp.w	r9,r11
80009ec8:	f3 dc e3 09 	addcs	r9,r9,r12
80009ecc:	f2 0b 01 0b 	sub	r11,r9,r11
80009ed0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009ed4:	f6 0a 0d 0a 	divu	r10,r11,r10
80009ed8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009edc:	ea 0a 02 4a 	mul	r10,r5,r10
80009ee0:	14 3e       	cp.w	lr,r10
80009ee2:	c0 72       	brcc	80009ef0 <__avr32_umod64+0x108>
80009ee4:	18 0e       	add	lr,r12
80009ee6:	18 3e       	cp.w	lr,r12
80009ee8:	c0 43       	brcs	80009ef0 <__avr32_umod64+0x108>
80009eea:	14 3e       	cp.w	lr,r10
80009eec:	fd dc e3 0e 	addcs	lr,lr,r12
80009ef0:	fc 0a 01 0a 	sub	r10,lr,r10
80009ef4:	30 0b       	mov	r11,0
80009ef6:	f4 08 0a 4a 	lsr	r10,r10,r8
80009efa:	c7 b8       	rjmp	80009ff0 <__avr32_umod64+0x208>
80009efc:	16 39       	cp.w	r9,r11
80009efe:	e0 8b 00 79 	brhi	80009ff0 <__avr32_umod64+0x208>
80009f02:	f2 09 12 00 	clz	r9,r9
80009f06:	c1 21       	brne	80009f2a <__avr32_umod64+0x142>
80009f08:	10 3a       	cp.w	r10,r8
80009f0a:	5f 2b       	srhs	r11
80009f0c:	0a 31       	cp.w	r1,r5
80009f0e:	5f ba       	srhi	r10
80009f10:	f7 ea 10 0a 	or	r10,r11,r10
80009f14:	f2 0a 18 00 	cp.b	r10,r9
80009f18:	c0 60       	breq	80009f24 <__avr32_umod64+0x13c>
80009f1a:	fc 08 01 0c 	sub	r12,lr,r8
80009f1e:	e2 05 01 46 	sbc	r6,r1,r5
80009f22:	18 9e       	mov	lr,r12
80009f24:	0c 9b       	mov	r11,r6
80009f26:	1c 9a       	mov	r10,lr
80009f28:	c6 48       	rjmp	80009ff0 <__avr32_umod64+0x208>
80009f2a:	ea 09 09 4c 	lsl	r12,r5,r9
80009f2e:	f2 06 11 20 	rsub	r6,r9,32
80009f32:	f6 09 09 4b 	lsl	r11,r11,r9
80009f36:	f0 09 09 42 	lsl	r2,r8,r9
80009f3a:	ef 46 ff f4 	st.w	r7[-12],r6
80009f3e:	f0 06 0a 48 	lsr	r8,r8,r6
80009f42:	18 48       	or	r8,r12
80009f44:	e2 06 0a 4c 	lsr	r12,r1,r6
80009f48:	f4 09 09 43 	lsl	r3,r10,r9
80009f4c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009f50:	f4 06 0a 4a 	lsr	r10,r10,r6
80009f54:	16 4a       	or	r10,r11
80009f56:	f0 0b 16 10 	lsr	r11,r8,0x10
80009f5a:	f8 0b 0d 04 	divu	r4,r12,r11
80009f5e:	f4 0c 16 10 	lsr	r12,r10,0x10
80009f62:	08 91       	mov	r1,r4
80009f64:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009f68:	e8 0e 02 46 	mul	r6,r4,lr
80009f6c:	0c 3c       	cp.w	r12,r6
80009f6e:	c0 a2       	brcc	80009f82 <__avr32_umod64+0x19a>
80009f70:	20 11       	sub	r1,1
80009f72:	10 0c       	add	r12,r8
80009f74:	10 3c       	cp.w	r12,r8
80009f76:	c0 63       	brcs	80009f82 <__avr32_umod64+0x19a>
80009f78:	0c 3c       	cp.w	r12,r6
80009f7a:	f7 b1 03 01 	sublo	r1,1
80009f7e:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009f82:	0c 1c       	sub	r12,r6
80009f84:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009f88:	f8 0b 0d 04 	divu	r4,r12,r11
80009f8c:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009f90:	08 96       	mov	r6,r4
80009f92:	e8 0e 02 4e 	mul	lr,r4,lr
80009f96:	1c 3b       	cp.w	r11,lr
80009f98:	c0 a2       	brcc	80009fac <__avr32_umod64+0x1c4>
80009f9a:	20 16       	sub	r6,1
80009f9c:	10 0b       	add	r11,r8
80009f9e:	10 3b       	cp.w	r11,r8
80009fa0:	c0 63       	brcs	80009fac <__avr32_umod64+0x1c4>
80009fa2:	1c 3b       	cp.w	r11,lr
80009fa4:	f7 b6 03 01 	sublo	r6,1
80009fa8:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009fac:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009fb0:	1c 1b       	sub	r11,lr
80009fb2:	e2 02 06 40 	mulu.d	r0,r1,r2
80009fb6:	00 9e       	mov	lr,r0
80009fb8:	02 9c       	mov	r12,r1
80009fba:	16 3c       	cp.w	r12,r11
80009fbc:	e0 8b 00 08 	brhi	80009fcc <__avr32_umod64+0x1e4>
80009fc0:	5f 06       	sreq	r6
80009fc2:	06 30       	cp.w	r0,r3
80009fc4:	5f ba       	srhi	r10
80009fc6:	ed ea 00 0a 	and	r10,r6,r10
80009fca:	c0 60       	breq	80009fd6 <__avr32_umod64+0x1ee>
80009fcc:	fc 02 01 04 	sub	r4,lr,r2
80009fd0:	f8 08 01 4c 	sbc	r12,r12,r8
80009fd4:	08 9e       	mov	lr,r4
80009fd6:	e6 0e 01 0a 	sub	r10,r3,lr
80009fda:	f6 0c 01 4c 	sbc	r12,r11,r12
80009fde:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009fe2:	f8 09 0a 4b 	lsr	r11,r12,r9
80009fe6:	f4 09 0a 4a 	lsr	r10,r10,r9
80009fea:	f8 01 09 4c 	lsl	r12,r12,r1
80009fee:	18 4a       	or	r10,r12
80009ff0:	2f dd       	sub	sp,-12
80009ff2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000a000 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000a000:	c0 08       	rjmp	8000a000 <_evba>
	...

8000a004 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000a004:	c0 08       	rjmp	8000a004 <_handle_TLB_Multiple_Hit>
	...

8000a008 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000a008:	c0 08       	rjmp	8000a008 <_handle_Bus_Error_Data_Fetch>
	...

8000a00c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000a00c:	c0 08       	rjmp	8000a00c <_handle_Bus_Error_Instruction_Fetch>
	...

8000a010 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000a010:	c0 08       	rjmp	8000a010 <_handle_NMI>
	...

8000a014 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000a014:	c0 08       	rjmp	8000a014 <_handle_Instruction_Address>
	...

8000a018 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000a018:	c0 08       	rjmp	8000a018 <_handle_ITLB_Protection>
	...

8000a01c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000a01c:	c0 08       	rjmp	8000a01c <_handle_Breakpoint>
	...

8000a020 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000a020:	c0 08       	rjmp	8000a020 <_handle_Illegal_Opcode>
	...

8000a024 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000a024:	c0 08       	rjmp	8000a024 <_handle_Unimplemented_Instruction>
	...

8000a028 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000a028:	c0 08       	rjmp	8000a028 <_handle_Privilege_Violation>
	...

8000a02c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000a02c:	c0 08       	rjmp	8000a02c <_handle_Floating_Point>
	...

8000a030 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000a030:	c0 08       	rjmp	8000a030 <_handle_Coprocessor_Absent>
	...

8000a034 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000a034:	c0 08       	rjmp	8000a034 <_handle_Data_Address_Read>
	...

8000a038 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000a038:	c0 08       	rjmp	8000a038 <_handle_Data_Address_Write>
	...

8000a03c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000a03c:	c0 08       	rjmp	8000a03c <_handle_DTLB_Protection_Read>
	...

8000a040 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000a040:	c0 08       	rjmp	8000a040 <_handle_DTLB_Protection_Write>
	...

8000a044 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000a044:	c0 08       	rjmp	8000a044 <_handle_DTLB_Modified>
	...

8000a050 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000a050:	c0 08       	rjmp	8000a050 <_handle_ITLB_Miss>
	...

8000a060 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000a060:	c0 08       	rjmp	8000a060 <_handle_DTLB_Miss_Read>
	...

8000a070 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000a070:	c0 08       	rjmp	8000a070 <_handle_DTLB_Miss_Write>
	...

8000a100 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000a100:	c0 08       	rjmp	8000a100 <_handle_Supervisor_Call>
8000a102:	d7 03       	nop

8000a104 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a104:	30 0c       	mov	r12,0
8000a106:	fe b0 ce 03 	rcall	80003d0c <_get_interrupt_handler>
8000a10a:	58 0c       	cp.w	r12,0
8000a10c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a110:	d6 03       	rete

8000a112 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a112:	30 1c       	mov	r12,1
8000a114:	fe b0 cd fc 	rcall	80003d0c <_get_interrupt_handler>
8000a118:	58 0c       	cp.w	r12,0
8000a11a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a11e:	d6 03       	rete

8000a120 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a120:	30 2c       	mov	r12,2
8000a122:	fe b0 cd f5 	rcall	80003d0c <_get_interrupt_handler>
8000a126:	58 0c       	cp.w	r12,0
8000a128:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a12c:	d6 03       	rete

8000a12e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a12e:	30 3c       	mov	r12,3
8000a130:	fe b0 cd ee 	rcall	80003d0c <_get_interrupt_handler>
8000a134:	58 0c       	cp.w	r12,0
8000a136:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a13a:	d6 03       	rete
8000a13c:	d7 03       	nop
8000a13e:	d7 03       	nop
8000a140:	d7 03       	nop
8000a142:	d7 03       	nop
8000a144:	d7 03       	nop
8000a146:	d7 03       	nop
8000a148:	d7 03       	nop
8000a14a:	d7 03       	nop
8000a14c:	d7 03       	nop
8000a14e:	d7 03       	nop
8000a150:	d7 03       	nop
8000a152:	d7 03       	nop
8000a154:	d7 03       	nop
8000a156:	d7 03       	nop
8000a158:	d7 03       	nop
8000a15a:	d7 03       	nop
8000a15c:	d7 03       	nop
8000a15e:	d7 03       	nop
8000a160:	d7 03       	nop
8000a162:	d7 03       	nop
8000a164:	d7 03       	nop
8000a166:	d7 03       	nop
8000a168:	d7 03       	nop
8000a16a:	d7 03       	nop
8000a16c:	d7 03       	nop
8000a16e:	d7 03       	nop
8000a170:	d7 03       	nop
8000a172:	d7 03       	nop
8000a174:	d7 03       	nop
8000a176:	d7 03       	nop
8000a178:	d7 03       	nop
8000a17a:	d7 03       	nop
8000a17c:	d7 03       	nop
8000a17e:	d7 03       	nop
8000a180:	d7 03       	nop
8000a182:	d7 03       	nop
8000a184:	d7 03       	nop
8000a186:	d7 03       	nop
8000a188:	d7 03       	nop
8000a18a:	d7 03       	nop
8000a18c:	d7 03       	nop
8000a18e:	d7 03       	nop
8000a190:	d7 03       	nop
8000a192:	d7 03       	nop
8000a194:	d7 03       	nop
8000a196:	d7 03       	nop
8000a198:	d7 03       	nop
8000a19a:	d7 03       	nop
8000a19c:	d7 03       	nop
8000a19e:	d7 03       	nop
8000a1a0:	d7 03       	nop
8000a1a2:	d7 03       	nop
8000a1a4:	d7 03       	nop
8000a1a6:	d7 03       	nop
8000a1a8:	d7 03       	nop
8000a1aa:	d7 03       	nop
8000a1ac:	d7 03       	nop
8000a1ae:	d7 03       	nop
8000a1b0:	d7 03       	nop
8000a1b2:	d7 03       	nop
8000a1b4:	d7 03       	nop
8000a1b6:	d7 03       	nop
8000a1b8:	d7 03       	nop
8000a1ba:	d7 03       	nop
8000a1bc:	d7 03       	nop
8000a1be:	d7 03       	nop
8000a1c0:	d7 03       	nop
8000a1c2:	d7 03       	nop
8000a1c4:	d7 03       	nop
8000a1c6:	d7 03       	nop
8000a1c8:	d7 03       	nop
8000a1ca:	d7 03       	nop
8000a1cc:	d7 03       	nop
8000a1ce:	d7 03       	nop
8000a1d0:	d7 03       	nop
8000a1d2:	d7 03       	nop
8000a1d4:	d7 03       	nop
8000a1d6:	d7 03       	nop
8000a1d8:	d7 03       	nop
8000a1da:	d7 03       	nop
8000a1dc:	d7 03       	nop
8000a1de:	d7 03       	nop
8000a1e0:	d7 03       	nop
8000a1e2:	d7 03       	nop
8000a1e4:	d7 03       	nop
8000a1e6:	d7 03       	nop
8000a1e8:	d7 03       	nop
8000a1ea:	d7 03       	nop
8000a1ec:	d7 03       	nop
8000a1ee:	d7 03       	nop
8000a1f0:	d7 03       	nop
8000a1f2:	d7 03       	nop
8000a1f4:	d7 03       	nop
8000a1f6:	d7 03       	nop
8000a1f8:	d7 03       	nop
8000a1fa:	d7 03       	nop
8000a1fc:	d7 03       	nop
8000a1fe:	d7 03       	nop
