Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: PCPU_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PCPU_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PCPU_main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : PCPU_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/ROM.v" in library work
Compiling verilog file "W_Reg.v" in library work
Module <ROM> compiled
Compiling verilog file "RegFile.v" in library work
Module <W_Reg> compiled
Compiling verilog file "RegDstE_MUX.v" in library work
Module <RegFile> compiled
Compiling verilog file "PC_Reg.v" in library work
Module <RegDstE_MUX> compiled
Compiling verilog file "PCSrc_MUX.v" in library work
Module <PC_Reg> compiled
Compiling verilog file "PCSrc_BranchD.v" in library work
Module <PCSrcD_MUX> compiled
Compiling verilog file "NPC.v" in library work
Module <PCSrc_BranchD> compiled
Compiling verilog file "M_Reg.v" in library work
Module <PC_Plus> compiled
Compiling verilog file "MemtoRegW_MUX.v" in library work
Module <M_Reg> compiled
Compiling verilog file "ipcore_dir/RAM.v" in library work
Module <MemtoRegW_MUX> compiled
Compiling verilog file "HC.v" in library work
Module <RAM> compiled
Compiling verilog file "ForwardBE_MUX.v" in library work
Module <HU> compiled
Compiling verilog file "ForwardBD_MUX.v" in library work
Module <ForwardBE_MUX> compiled
Compiling verilog file "ForwardAE_MUX.v" in library work
Module <ForwardBD_MUX> compiled
Compiling verilog file "ForwardAD_MUX.v" in library work
Module <ForwardAE_MUX> compiled
Compiling verilog file "E_Reg.v" in library work
Module <ForwardAD_MUX> compiled
Compiling verilog file "D_reg.v" in library work
Module <E_Reg> compiled
Compiling verilog file "CU.v" in library work
Module <D_Reg> compiled
Compiling verilog file "ALUSrcE_MUX.v" in library work
Module <CU> compiled
Compiling verilog file "ALU.v" in library work
Module <ALUSrcE_MUX> compiled
Module <ALU> compiled
No errors in compilation
Analysis of file <"PCPU_main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <PCPU_main> in library <work>.

Analyzing hierarchy for module <PCSrcD_MUX> in library <work>.

Analyzing hierarchy for module <PC_Reg> in library <work>.

Analyzing hierarchy for module <D_Reg> in library <work>.

Analyzing hierarchy for module <CU> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <ForwardAD_MUX> in library <work>.

Analyzing hierarchy for module <ForwardBD_MUX> in library <work>.

Analyzing hierarchy for module <PCSrc_BranchD> in library <work>.

Analyzing hierarchy for module <PC_Plus> in library <work>.

Analyzing hierarchy for module <E_Reg> in library <work>.

Analyzing hierarchy for module <RegDstE_MUX> in library <work>.

Analyzing hierarchy for module <ForwardAE_MUX> in library <work>.

Analyzing hierarchy for module <ForwardBE_MUX> in library <work>.

Analyzing hierarchy for module <ALUSrcE_MUX> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	A_ADD = "00001"
	A_ADDU = "00111"
	A_AND = "00011"
	A_LL = "01001"
	A_LUI = "01110"
	A_NOP = "00000"
	A_NOR = "00110"
	A_OR = "00100"
	A_RR = "01010"
	A_RRU = "01011"
	A_SMALL = "01100"
	A_SMALLU = "01101"
	A_SUB = "00010"
	A_SUBU = "01000"
	A_XOR = "00101"

Analyzing hierarchy for module <M_Reg> in library <work>.

Analyzing hierarchy for module <W_Reg> in library <work>.

Analyzing hierarchy for module <MemtoRegW_MUX> in library <work>.

Analyzing hierarchy for module <HU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PCPU_main>.
Module <PCPU_main> is correct for synthesis.
 
Analyzing module <PCSrcD_MUX> in library <work>.
Module <PCSrcD_MUX> is correct for synthesis.
 
Analyzing module <PC_Reg> in library <work>.
Module <PC_Reg> is correct for synthesis.
 
Analyzing module <D_Reg> in library <work>.
Module <D_Reg> is correct for synthesis.
 
Analyzing module <CU> in library <work>.
Module <CU> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
Module <RegFile> is correct for synthesis.
 
Analyzing module <ForwardAD_MUX> in library <work>.
Module <ForwardAD_MUX> is correct for synthesis.
 
Analyzing module <ForwardBD_MUX> in library <work>.
Module <ForwardBD_MUX> is correct for synthesis.
 
Analyzing module <PCSrc_BranchD> in library <work>.
Module <PCSrc_BranchD> is correct for synthesis.
 
Analyzing module <PC_Plus> in library <work>.
Module <PC_Plus> is correct for synthesis.
 
Analyzing module <E_Reg> in library <work>.
Module <E_Reg> is correct for synthesis.
 
Analyzing module <RegDstE_MUX> in library <work>.
Module <RegDstE_MUX> is correct for synthesis.
 
Analyzing module <ForwardAE_MUX> in library <work>.
Module <ForwardAE_MUX> is correct for synthesis.
 
Analyzing module <ForwardBE_MUX> in library <work>.
Module <ForwardBE_MUX> is correct for synthesis.
 
Analyzing module <ALUSrcE_MUX> in library <work>.
Module <ALUSrcE_MUX> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	A_ADD = 5'b00001
	A_ADDU = 5'b00111
	A_AND = 5'b00011
	A_LL = 5'b01001
	A_LUI = 5'b01110
	A_NOP = 5'b00000
	A_NOR = 5'b00110
	A_OR = 5'b00100
	A_RR = 5'b01010
	A_RRU = 5'b01011
	A_SMALL = 5'b01100
	A_SMALLU = 5'b01101
	A_SUB = 5'b00010
	A_SUBU = 5'b01000
	A_XOR = 5'b00101
Module <ALU> is correct for synthesis.
 
Analyzing module <M_Reg> in library <work>.
Module <M_Reg> is correct for synthesis.
 
Analyzing module <W_Reg> in library <work>.
Module <W_Reg> is correct for synthesis.
 
Analyzing module <MemtoRegW_MUX> in library <work>.
Module <MemtoRegW_MUX> is correct for synthesis.
 
Analyzing module <HU> in library <work>.
Module <HU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <RegFile> has a constant value of 100000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PCSrcD_MUX>.
    Related source file is "PCSrc_MUX.v".
    Found 7-bit 4-to-1 multiplexer for signal <PC>.
    Summary:
	inferred   7 Multiplexer(s).
Unit <PCSrcD_MUX> synthesized.


Synthesizing Unit <PC_Reg>.
    Related source file is "PC_Reg.v".
    Found 7-bit register for signal <PCF>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <PC_Reg> synthesized.


Synthesizing Unit <D_Reg>.
    Related source file is "D_reg.v".
    Found 7-bit register for signal <PC_plus1D>.
    Found 32-bit register for signal <insD>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <D_Reg> synthesized.


Synthesizing Unit <CU>.
    Related source file is "CU.v".
Unit <CU> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "RegFile.v".
    Found 32-bit 32-to-1 multiplexer for signal <r1_dout>.
    Found 32-bit 32-to-1 multiplexer for signal <r2_dout>.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <RegFile> synthesized.


Synthesizing Unit <ForwardAD_MUX>.
    Related source file is "ForwardAD_MUX.v".
    Found 32-bit 4-to-1 multiplexer for signal <r1_out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ForwardAD_MUX> synthesized.


Synthesizing Unit <ForwardBD_MUX>.
    Related source file is "ForwardBD_MUX.v".
    Found 32-bit 4-to-1 multiplexer for signal <r2_out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ForwardBD_MUX> synthesized.


Synthesizing Unit <PCSrc_BranchD>.
    Related source file is "PCSrc_BranchD.v".
    Found 32-bit comparator equal for signal <EqualD$cmp_eq0000> created at line 33.
    Found 33-bit comparator greatequal for signal <PCSrc$cmp_ge0000> created at line 44.
    Found 33-bit comparator greater for signal <PCSrc$cmp_gt0000> created at line 57.
    Found 33-bit comparator lessequal for signal <PCSrc$cmp_le0000> created at line 54.
    Summary:
	inferred   4 Comparator(s).
Unit <PCSrc_BranchD> synthesized.


Synthesizing Unit <PC_Plus>.
    Related source file is "NPC.v".
    Found 7-bit adder for signal <PCBranchD>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_Plus> synthesized.


Synthesizing Unit <E_Reg>.
    Related source file is "E_Reg.v".
    Found 1-bit register for signal <RegDstE>.
    Found 5-bit register for signal <RsE>.
    Found 5-bit register for signal <RtE>.
    Found 1-bit register for signal <MemWriteE>.
    Found 1-bit register for signal <RegWriteE>.
    Found 16-bit register for signal <extend_out>.
    Found 1-bit register for signal <ALUSrcE>.
    Found 4-bit register for signal <ALUControlE>.
    Found 32-bit register for signal <RD1_out>.
    Found 5-bit register for signal <RdE>.
    Found 1-bit register for signal <MemtoRegE>.
    Found 32-bit register for signal <RD2_out>.
    Summary:
	inferred 104 D-type flip-flop(s).
Unit <E_Reg> synthesized.


Synthesizing Unit <RegDstE_MUX>.
    Related source file is "RegDstE_MUX.v".
Unit <RegDstE_MUX> synthesized.


Synthesizing Unit <ForwardAE_MUX>.
    Related source file is "ForwardAE_MUX.v".
    Found 32-bit 4-to-1 multiplexer for signal <SrcAE>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ForwardAE_MUX> synthesized.


Synthesizing Unit <ForwardBE_MUX>.
    Related source file is "ForwardBE_MUX.v".
    Found 32-bit 4-to-1 multiplexer for signal <RD2_outE>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ForwardBE_MUX> synthesized.


Synthesizing Unit <ALUSrcE_MUX>.
    Related source file is "ALUSrcE_MUX.v".
Unit <ALUSrcE_MUX> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <alu_out$addsub0000>.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0000> created at line 63.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0001> created at line 64.
    Found 32-bit shifter logical left for signal <alu_out$shift0002> created at line 60.
    Found 32-bit shifter logical right for signal <alu_out$shift0003> created at line 61.
    Found 32-bit xor2 for signal <alu_out$xor0000> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <M_Reg>.
    Related source file is "M_Reg.v".
    Found 32-bit register for signal <WriteDataM>.
    Found 1-bit register for signal <MemWriteM>.
    Found 1-bit register for signal <RegWriteM>.
    Found 5-bit register for signal <WriteRegM>.
    Found 32-bit register for signal <ALUOutM>.
    Found 1-bit register for signal <MemtoRegM>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <M_Reg> synthesized.


Synthesizing Unit <W_Reg>.
    Related source file is "W_Reg.v".
    Found 32-bit register for signal <ReadDataW>.
    Found 1-bit register for signal <RegWriteW>.
    Found 5-bit register for signal <WriteRegW>.
    Found 32-bit register for signal <ALUOutW>.
    Found 1-bit register for signal <MemtoRegW>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <W_Reg> synthesized.


Synthesizing Unit <MemtoRegW_MUX>.
    Related source file is "MemtoRegW_MUX.v".
Unit <MemtoRegW_MUX> synthesized.


Synthesizing Unit <HU>.
    Related source file is "HC.v".
    Found 5-bit comparator equal for signal <ForwardAD$cmp_eq0002> created at line 67.
    Found 5-bit comparator equal for signal <ForwardAD$cmp_eq0003> created at line 69.
    Found 5-bit comparator equal for signal <ForwardAE$cmp_eq0000> created at line 44.
    Found 5-bit comparator equal for signal <ForwardAE$cmp_eq0001> created at line 46.
    Found 5-bit comparator equal for signal <ForwardBD$cmp_eq0000> created at line 76.
    Found 5-bit comparator equal for signal <ForwardBE$cmp_eq0000> created at line 53.
    Found 5-bit comparator equal for signal <ForwardBE$cmp_eq0001> created at line 55.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0000> created at line 61.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0001> created at line 61.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0002> created at line 61.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0003> created at line 61.
    Summary:
	inferred  11 Comparator(s).
Unit <HU> synthesized.


Synthesizing Unit <PCPU_main>.
    Related source file is "PCPU_main.v".
    Found 7-bit adder for signal <$add0000> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCPU_main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 7-bit adder                                           : 2
# Registers                                            : 58
 1-bit register                                        : 10
 16-bit register                                       : 1
 32-bit register                                       : 39
 4-bit register                                        : 1
 5-bit register                                        : 5
 7-bit register                                        : 2
# Comparators                                          : 17
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 11
# Multiplexers                                         : 8
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 4
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM.ngc>.
Reading core <ipcore_dir/RAM.ngc>.
Loading core <ROM> for timing and area information for instance <ROM>.
Loading core <RAM> for timing and area information for instance <Ram>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 7-bit adder                                           : 2
# Registers                                            : 1317
 Flip-Flops                                            : 1317
# Comparators                                          : 17
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 11
# Multiplexers                                         : 8
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 4
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <extend_out_13> in Unit <E_Reg> is equivalent to the following FF/Latch, which will be removed : <RdE_2> 
INFO:Xst:2261 - The FF/Latch <extend_out_12> in Unit <E_Reg> is equivalent to the following FF/Latch, which will be removed : <RdE_1> 
INFO:Xst:2261 - The FF/Latch <extend_out_11> in Unit <E_Reg> is equivalent to the following FF/Latch, which will be removed : <RdE_0> 
INFO:Xst:2261 - The FF/Latch <extend_out_15> in Unit <E_Reg> is equivalent to the following FF/Latch, which will be removed : <RdE_4> 
INFO:Xst:2261 - The FF/Latch <extend_out_14> in Unit <E_Reg> is equivalent to the following FF/Latch, which will be removed : <RdE_3> 

Optimizing unit <PCPU_main> ...

Optimizing unit <PC_Reg> ...

Optimizing unit <D_Reg> ...

Optimizing unit <RegFile> ...

Optimizing unit <PCSrc_BranchD> ...

Optimizing unit <E_Reg> ...

Optimizing unit <ALU> ...

Optimizing unit <M_Reg> ...

Optimizing unit <W_Reg> ...

Optimizing unit <HU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PCPU_main, actual ratio is 47.
FlipFlop D_Reg/insD_16 has been replicated 1 time(s)
FlipFlop D_Reg/insD_21 has been replicated 1 time(s)
FlipFlop W_Reg/WriteRegW_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1315
 Flip-Flops                                            : 1315

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PCPU_main.ngr
Top Level Output File Name         : PCPU_main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 4737
#      BUF                         : 4
#      GND                         : 5
#      INV                         : 6
#      LUT2                        : 40
#      LUT2_L                      : 8
#      LUT3                        : 2014
#      LUT3_D                      : 92
#      LUT3_L                      : 24
#      LUT4                        : 694
#      LUT4_D                      : 13
#      LUT4_L                      : 40
#      MUXCY                       : 132
#      MUXF5                       : 951
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 3
#      XORCY                       : 39
# FlipFlops/Latches                : 1347
#      FD                          : 144
#      FDCE                        : 1031
#      FDE                         : 41
#      FDR                         : 97
#      FDRS                        : 2
#      FDS                         : 32
# RAMS                             : 128
#      RAM32X1S                    : 128
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     2234  out of   4656    47%  
 Number of Slice Flip Flops:           1347  out of   9312    14%  
 Number of 4 input LUTs:               3187  out of   9312    34%  
    Number used as logic:              2931
    Number used as RAMs:                256
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
M_Reg/MemWriteM1                   | BUFG                   | 160   |
clk                                | IBUF+BUFG              | 1315  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------+------------------------+-------+
Control Signal                                      | Buffer(FF name)        | Load  |
----------------------------------------------------+------------------------+-------+
PC_Reg/rst_n_inv(Reg/rst_n_inv321_INV_0:O)          | NONE(PC_Reg/PCF_0)     | 344   |
Reg/rst_n_inv321_INV_0_2(Reg/rst_n_inv321_INV_0_2:O)| NONE(Reg/mem_19_24)    | 344   |
Reg/rst_n_inv321_INV_0_1(Reg/rst_n_inv321_INV_0_1:O)| NONE(Reg/mem_29_17)    | 343   |
----------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 23.481ns (Maximum Frequency: 42.588MHz)
   Minimum input arrival time before clock: 15.288ns
   Maximum output required time after clock: 4.759ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 23.481ns (frequency: 42.588MHz)
  Total number of paths / destination ports: 9770611 / 2520
-------------------------------------------------------------------------
Delay:               11.740ns (Levels of Logic = 18)
  Source:            Reg/mem_0_0 (FF)
  Destination:       E_Reg/RtE_4 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: Reg/mem_0_0 to E_Reg/RtE_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.520  Reg/mem_0_0 (Reg/mem_0_0)
     LUT3:I1->O            1   0.612   0.000  Reg/Mmux_r1_dout_10 (Reg/Mmux_r1_dout_10)
     MUXF5:I0->O           1   0.278   0.000  Reg/Mmux_r1_dout_8_f5 (Reg/Mmux_r1_dout_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Reg/Mmux_r1_dout_6_f6 (Reg/Mmux_r1_dout_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Reg/Mmux_r1_dout_4_f7 (Reg/Mmux_r1_dout_4_f7)
     MUXF8:I0->O           2   0.451   0.380  Reg/Mmux_r1_dout_2_f8 (RD1<0>)
     MUXF5:S->O            3   0.641   0.603  ForwardAD_Mux/Mmux_r1_out2 (r1_out<0>)
     LUT4:I0->O            1   0.612   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_lut<0> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<0> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<1> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<2> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<3> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<4> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<5> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<6> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<6>)
     MUXCY:CI->O           8   0.399   0.643  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<7> (PCSrc_BranchD/PCSrc_cmp_le0000)
     MUXF5:S->O            1   0.641   0.360  PCSrc_BranchD/PCSrc<0>103_SW1 (N533)
     LUT4:I3->O            1   0.612   0.360  PCSrc_BranchD/PCSrc<0>113_SW2 (N520)
     LUT4:I3->O           99   0.612   1.091  HU/FlushE1 (FlushE)
     FDR:R                     0.795          E_Reg/MemWriteE
    ----------------------------------------
    Total                     11.740ns (7.782ns logic, 3.958ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_Reg/MemWriteM1'
  Clock period: 3.516ns (frequency: 284.414MHz)
  Total number of paths / destination ports: 128 / 32
-------------------------------------------------------------------------
Delay:               3.516ns (Levels of Logic = 2)
  Source:            Ram/BU2/U0/gen_sp_ram.spram_inst/Mram_ram125 (RAM)
  Destination:       Ram/BU2/U0/gen_sp_ram.spram_inst/qspo_int_31 (FF)
  Source Clock:      M_Reg/MemWriteM1 rising
  Destination Clock: M_Reg/MemWriteM1 rising

  Data Path: Ram/BU2/U0/gen_sp_ram.spram_inst/Mram_ram125 to Ram/BU2/U0/gen_sp_ram.spram_inst/qspo_int_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1S:WCLK->O      1   1.932   0.426  U0/gen_sp_ram.spram_inst/Mram_ram125 (U0/gen_sp_ram.spram_inst/N254)
     LUT3:I1->O            1   0.612   0.000  U0/gen_sp_ram.spram_inst/inst_LPM_MUX31_2_f5_F (N2)
     MUXF5:I0->O           2   0.278   0.000  U0/gen_sp_ram.spram_inst/inst_LPM_MUX31_2_f5 (spo(31))
     FD:D                      0.268          U0/gen_sp_ram.spram_inst/qspo_int_31
    ----------------------------------------
    Total                      3.516ns (3.090ns logic, 0.426ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M_Reg/MemWriteM1'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              3.700ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       Ram/BU2/U0/gen_sp_ram.spram_inst/Mram_ram127 (RAM)
  Destination Clock: M_Reg/MemWriteM1 rising

  Data Path: clk to Ram/BU2/U0/gen_sp_ram.spram_inst/Mram_ram127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.568  clk_IBUF (clk_IBUF1)
     begin scope: 'Ram'
     begin scope: 'BU2'
     LUT3:I2->O           32   0.612   1.073  U0/gen_sp_ram.spram_inst/write_ctrl3 (U0/gen_sp_ram.spram_inst/write_ctrl3)
     RAM32X1S:WE               0.341          U0/gen_sp_ram.spram_inst/Mram_ram128
    ----------------------------------------
    Total                      3.700ns (2.059ns logic, 1.641ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 404886 / 206
-------------------------------------------------------------------------
Offset:              15.288ns (Levels of Logic = 19)
  Source:            rst_n (PAD)
  Destination:       E_Reg/RtE_4 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to E_Reg/RtE_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   1.002  rst_n_IBUF (rst_n_IBUF)
     LUT4_D:I0->O          9   0.612   0.849  PCSrc_BranchD/PCSrc<0>31 (PCSrc_BranchD/N5)
     LUT4:I0->O            1   0.612   0.000  HU/ForwardAD_or000012 (HU/ForwardAD_or000011)
     MUXF5:I0->O           4   0.278   0.651  HU/ForwardAD_or00001_f5 (HU/ForwardAD_or0000)
     LUT4:I0->O           64   0.612   1.233  HU/ForwardAD_and000094 (ForwardAD<0>)
     LUT4:I0->O            1   0.612   0.000  ForwardAD_Mux/Mmux_r1_out2_F (N806)
     MUXF5:I0->O           3   0.278   0.603  ForwardAD_Mux/Mmux_r1_out2 (r1_out<0>)
     LUT4:I0->O            1   0.612   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_lut<0> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<0> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<1> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<2> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<3> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<4> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<5> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<6> (PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<6>)
     MUXCY:CI->O           8   0.399   0.643  PCSrc_BranchD/Mcompar_PCSrc_cmp_le0000_cy<7> (PCSrc_BranchD/PCSrc_cmp_le0000)
     MUXF5:S->O            1   0.641   0.360  PCSrc_BranchD/PCSrc<0>103_SW1 (N533)
     LUT4:I3->O            1   0.612   0.360  PCSrc_BranchD/PCSrc<0>113_SW2 (N520)
     LUT4:I3->O           99   0.612   1.091  HU/FlushE1 (FlushE)
     FDR:R                     0.795          E_Reg/MemWriteE
    ----------------------------------------
    Total                     15.288ns (8.495ns logic, 6.793ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.759ns (Levels of Logic = 1)
  Source:            PC_Reg/PCF_0 (FF)
  Destination:       PCF<0> (PAD)
  Source Clock:      clk rising

  Data Path: PC_Reg/PCF_0 to PCF<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            42   0.514   1.076  PC_Reg/PCF_0 (PC_Reg/PCF_0)
     OBUF:I->O                 3.169          PCF_0_OBUF (PCF<0>)
    ----------------------------------------
    Total                      4.759ns (3.683ns logic, 1.076ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.60 secs
 
--> 

Total memory usage is 208608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

