Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May  2 22:47:22 2022
| Host         : GSXAMPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALU_4bit_timing_summary_routed.rpt -pb ALU_4bit_timing_summary_routed.pb -rpx ALU_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: DIO (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din0[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din0[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din0[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din0[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din1[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din1[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din1[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Din1[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SS (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Sel[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Sel[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.272        0.000                      0                   41        0.275        0.000                      0                   41        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.272        0.000                      0                   41        0.275        0.000                      0                   41        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.828ns (25.536%)  route 2.414ns (74.464%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.894     8.388    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.509    14.850    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.828ns (25.536%)  route 2.414ns (74.464%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.894     8.388    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.509    14.850    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.828ns (25.536%)  route 2.414ns (74.464%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.894     8.388    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.509    14.850    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.828ns (26.675%)  route 2.276ns (73.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.755     8.249    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.828ns (26.675%)  route 2.276ns (73.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.755     8.249    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.828ns (26.675%)  route 2.276ns (73.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.755     8.249    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.828ns (26.675%)  route 2.276ns (73.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.755     8.249    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.828ns (27.532%)  route 2.179ns (72.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.659     8.153    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X63Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.659    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.828ns (27.493%)  route 2.184ns (72.507%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.663     8.157    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.681    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.828ns (27.493%)  route 2.184ns (72.507%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.106     6.708    Display_sweep_LED_7seg/Clock_divider_50hz/counter[5]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.832 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4/O
                         net (fo=1, routed)           0.263     7.095    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_4_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.219 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.370    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.494 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]_i_1/O
                         net (fo=21, routed)          0.663     8.157    Display_sweep_LED_7seg/Clock_divider_50hz/temporal
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[6]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.681    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  6.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.790    Display_sweep_LED_7seg/Clock_divider_50hz/counter[0]
    SLICE_X63Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Display_sweep_LED_7seg/Clock_divider_50hz/counter[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.091     1.559    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/Q
                         net (fo=3, routed)           0.180     1.790    Display_sweep_LED_7seg/Clock_divider_50hz/CLK
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  Display_sweep_LED_7seg/Clock_divider_50hz/temporal_i_1/O
                         net (fo=1, routed)           0.000     1.835    Display_sweep_LED_7seg/Clock_divider_50hz/temporal_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.091     1.559    Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.743    Display_sweep_LED_7seg/Clock_divider_50hz/counter[11]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.854    Display_sweep_LED_7seg/Clock_divider_50hz/data0[11]
    SLICE_X62Y29         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     1.982    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.745    Display_sweep_LED_7seg/Clock_divider_50hz/counter[15]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.856    Display_sweep_LED_7seg/Clock_divider_50hz/data0[15]
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.743    Display_sweep_LED_7seg/Clock_divider_50hz/counter[7]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.854    Display_sweep_LED_7seg/Clock_divider_50hz/data0[7]
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.588     1.471    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.134     1.746    Display_sweep_LED_7seg/Clock_divider_50hz/counter[19]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.857    Display_sweep_LED_7seg/Clock_divider_50hz/data0[19]
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.857     1.984    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.431%)  route 0.139ns (32.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.139     1.748    Display_sweep_LED_7seg/Clock_divider_50hz/counter[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.895 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.895    Display_sweep_LED_7seg/Clock_divider_50hz/data0[1]
    SLICE_X62Y27         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.586    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.743    Display_sweep_LED_7seg/Clock_divider_50hz/counter[11]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.887    Display_sweep_LED_7seg/Clock_divider_50hz/data0[12]
    SLICE_X62Y29         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     1.982    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.745    Display_sweep_LED_7seg/Clock_divider_50hz/counter[15]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.889 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.889    Display_sweep_LED_7seg/Clock_divider_50hz/data0[16]
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.743    Display_sweep_LED_7seg/Clock_divider_50hz/counter[7]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  Display_sweep_LED_7seg/Clock_divider_50hz/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.887    Display_sweep_LED_7seg/Clock_divider_50hz/data0[8]
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    Display_sweep_LED_7seg/Clock_divider_50hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   Display_sweep_LED_7seg/Clock_divider_50hz/temporal_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y29   Display_sweep_LED_7seg/Clock_divider_50hz/counter_reg[12]/C



