
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v' to AST representation.
Generating RTLIL representation for module `\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:135
Generating RTLIL representation for module `\mesi_isc_breq_fifos_cntl'.
Generating RTLIL representation for module `\mesi_isc_breq_fifos'.
Generating RTLIL representation for module `\mesi_isc_broad_cntl'.
Generating RTLIL representation for module `\mesi_isc_broad'.
Generating RTLIL representation for module `\mesi_isc'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   2 design levels: mesi_isc            
root of   1 design levels: mesi_isc_broad      
root of   0 design levels: mesi_isc_broad_cntl 
root of   1 design levels: mesi_isc_breq_fifos 
root of   0 design levels: mesi_isc_breq_fifos_cntl
root of   0 design levels: mesi_isc_basic_fifo 
Automatically selected mesi_isc as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mesi_isc
Used module:     \mesi_isc_breq_fifos
Used module:         \mesi_isc_basic_fifo
Used module:         \mesi_isc_breq_fifos_cntl
Used module:     \mesi_isc_broad
Used module:         \mesi_isc_broad_cntl
Parameter 1 (\DATA_WIDTH) = 43
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 43
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Generating RTLIL representation for module `$paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:135
Parameter 1 (\DATA_WIDTH) = 43
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Found cached RTLIL representation for module `$paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 43
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Found cached RTLIL representation for module `$paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 43
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Found cached RTLIL representation for module `$paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo'.
Parameter 1 (\MBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 7

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_breq_fifos_cntl'.
Parameter 1 (\MBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 7
Generating RTLIL representation for module `$paramod$fa124f254fc07247d3616d7140cad4eee82db7a3\mesi_isc_breq_fifos_cntl'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 4
Parameter 3 (\FIFO_SIZE_LOG2) = 2

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 4
Parameter 3 (\FIFO_SIZE_LOG2) = 2
Generating RTLIL representation for module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:135
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_broad_cntl'.
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5
Generating RTLIL representation for module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
Parameter 1 (\MBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 5
Parameter 5 (\BREQ_FIFO_SIZE) = 2
Parameter 6 (\BREQ_FIFO_SIZE_LOG2) = 1

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_breq_fifos'.
Parameter 1 (\MBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 5
Parameter 5 (\BREQ_FIFO_SIZE) = 2
Parameter 6 (\BREQ_FIFO_SIZE_LOG2) = 1
Generating RTLIL representation for module `$paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos'.
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 5
Parameter 5 (\BROAD_REQ_FIFO_SIZE) = 4
Parameter 6 (\BROAD_REQ_FIFO_SIZE_LOG2) = 2

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_broad'.
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 5
Parameter 5 (\BROAD_REQ_FIFO_SIZE) = 4
Parameter 6 (\BROAD_REQ_FIFO_SIZE_LOG2) = 2
Generating RTLIL representation for module `$paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad'.

2.9. Analyzing design hierarchy..
Top module:  \mesi_isc
Used module:     $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos
Used module:         \mesi_isc_basic_fifo
Used module:         \mesi_isc_breq_fifos_cntl
Used module:     $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad
Used module:         \mesi_isc_broad_cntl
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Generating RTLIL representation for module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:135
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Found cached RTLIL representation for module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Found cached RTLIL representation for module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 2
Parameter 3 (\FIFO_SIZE_LOG2) = 1
Found cached RTLIL representation for module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Parameter 1 (\MBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 5

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_breq_fifos_cntl'.
Parameter 1 (\MBUS_CMD_WIDTH) = 3
Parameter 2 (\ADDR_WIDTH) = 32
Parameter 3 (\BROAD_TYPE_WIDTH) = 2
Parameter 4 (\BROAD_ID_WIDTH) = 5
Generating RTLIL representation for module `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl'.
Parameter 1 (\DATA_WIDTH) = 41
Parameter 2 (\FIFO_SIZE) = 4
Parameter 3 (\FIFO_SIZE_LOG2) = 2
Found cached RTLIL representation for module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5
Found cached RTLIL representation for module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.

2.12. Analyzing design hierarchy..
Top module:  \mesi_isc
Used module:     $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos
Used module:         $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo
Used module:         $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl
Used module:     $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad
Used module:         $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo
Used module:         $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl

2.13. Analyzing design hierarchy..
Top module:  \mesi_isc
Used module:     $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos
Used module:         $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo
Used module:         $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl
Used module:     $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad
Used module:         $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo
Used module:         $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl
Removing unused module `$paramod$fa124f254fc07247d3616d7140cad4eee82db7a3\mesi_isc_breq_fifos_cntl'.
Removing unused module `$paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo'.
Removing unused module `\mesi_isc_broad'.
Removing unused module `\mesi_isc_broad_cntl'.
Removing unused module `\mesi_isc_breq_fifos'.
Removing unused module `\mesi_isc_breq_fifos_cntl'.
Removing unused module `\mesi_isc_basic_fifo'.
Removed 7 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$497 in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$491 in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$488 in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469 in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469 in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461 in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446 in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446 in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$391 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$385 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$382 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355 in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:617$602 in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:545$585 in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:508$556 in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:425$511 in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Removed a total of 5 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 15 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$497'.
Found async reset \rst in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$491'.
Found async reset \rst in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$488'.
Found async reset \rst in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
Found async reset \rst in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
Found async reset \rst in `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$391'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$385'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$382'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
Found async reset \rst in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
Found async reset \rst in `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:617$602'.
Found async reset \rst in `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:545$585'.
Found async reset \rst in `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:508$556'.
Found async reset \rst in `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:425$511'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$497'.
     1/1: $0\status_full[0:0]
Creating decoders for process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$491'.
     1/1: $0\status_empty[0:0]
Creating decoders for process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$488'.
     1/1: $0\ptr_rd[0:0]
Creating decoders for process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
     1/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_DATA[40:0]$487
     2/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_DATA[40:0]$486
     3/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_DATA[40:0]$483
     4/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_ADDR[0:0]$482
     5/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_DATA[40:0]$485
     6/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_ADDR[0:0]$484
     7/15: $0\data_o[40:0]
     8/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_DATA[40:0]$481
     9/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_ADDR[0:0]$480
    10/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_DATA[40:0]$479
    11/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_ADDR[0:0]$478
    12/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_DATA[40:0]$477
    13/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_ADDR[0:0]$476
    14/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_DATA[40:0]$475
    15/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_ADDR[0:0]$474
Creating decoders for process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
     1/8: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$458_ADDR[0:0]$466
     2/8: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$458_DATA[40:0]$467
     3/8: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$458_DATA[40:0]$465
     4/8: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$458_ADDR[0:0]$464
     5/8: $1\i[31:0]
     6/8: $0\entry[1][40:0]
     7/8: $0\entry[0][40:0]
     8/8: $0\ptr_wr[0:0]
Creating decoders for process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
     1/4: $0\broad_fifo_rd_o[0:0]
     2/4: $0\cbus_active_en_access_array[3:0]
     3/4: $0\cbus_active_broad_array[3:0]
     4/4: $0\broadcast_in_progress[0:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$391'.
     1/1: $0\status_full[0:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$385'.
     1/1: $0\status_empty[0:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$382'.
     1/1: $0\ptr_rd[1:0]
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
     1/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_DATA[40:0]$381
     2/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_DATA[40:0]$380
     3/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_DATA[40:0]$377
     4/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_ADDR[1:0]$376
     5/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_DATA[40:0]$379
     6/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_ADDR[1:0]$378
     7/15: $0\data_o[40:0]
     8/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_DATA[40:0]$375
     9/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_ADDR[1:0]$374
    10/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_DATA[40:0]$373
    11/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_ADDR[1:0]$372
    12/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_DATA[40:0]$371
    13/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_ADDR[1:0]$370
    14/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_DATA[40:0]$369
    15/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_ADDR[1:0]$368
Creating decoders for process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
     1/10: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$352_ADDR[1:0]$360
     2/10: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$352_DATA[40:0]$361
     3/10: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$352_DATA[40:0]$359
     4/10: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$352_ADDR[1:0]$358
     5/10: $1\i[31:0]
     6/10: $0\entry[3][40:0]
     7/10: $0\entry[2][40:0]
     8/10: $0\entry[1][40:0]
     9/10: $0\entry[0][40:0]
    10/10: $0\ptr_wr[1:0]
Creating decoders for process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:617$602'.
     1/1: $0\breq_id_base[2:0]
Creating decoders for process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:545$585'.
     1/4: $1\breq_type_array_o[7:0] [1:0]
     2/4: $1\breq_type_array_o[7:0] [3:2]
     3/4: $1\breq_type_array_o[7:0] [5:4]
     4/4: $1\breq_type_array_o[7:0] [7:6]
Creating decoders for process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:508$556'.
     1/4: $0\mbus_ack_array[3:0] [0]
     2/4: $0\mbus_ack_array[3:0] [1]
     3/4: $0\mbus_ack_array[3:0] [2]
     4/4: $0\mbus_ack_array[3:0] [3]
Creating decoders for process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:425$511'.
     1/1: $0\fifos_priority[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\status_full' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$497'.
  created $adff cell `$procdff$869' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\status_empty' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$491'.
  created $adff cell `$procdff$870' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\ptr_rd' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$488'.
  created $adff cell `$procdff$871' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\data_o' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
  created $adff cell `$procdff$872' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_ADDR' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
  created $adff cell `$procdff$873' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$459_DATA' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
  created $adff cell `$procdff$874' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_ADDR' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
  created $adff cell `$procdff$875' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$460_DATA' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
  created $adff cell `$procdff$876' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\ptr_wr' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
  created $adff cell `$procdff$877' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\i' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
  created $adff cell `$procdff$878' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\entry[0]' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
  created $adff cell `$procdff$879' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.\entry[1]' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
  created $adff cell `$procdff$880' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$458_ADDR' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
  created $adff cell `$procdff$881' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$458_DATA' using process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
  created $adff cell `$procdff$882' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\broad_fifo_rd_o' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
  created $adff cell `$procdff$883' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\broadcast_in_progress' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
  created $adff cell `$procdff$884' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\cbus_active_broad_array' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
  created $adff cell `$procdff$885' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\cbus_active_en_access_array' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
  created $adff cell `$procdff$886' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\status_full' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$391'.
  created $adff cell `$procdff$887' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\status_empty' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$385'.
  created $adff cell `$procdff$888' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\ptr_rd' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$382'.
  created $adff cell `$procdff$889' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\data_o' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
  created $adff cell `$procdff$890' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_ADDR' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
  created $adff cell `$procdff$891' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:163$353_DATA' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
  created $adff cell `$procdff$892' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_ADDR' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
  created $adff cell `$procdff$893' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:166$354_DATA' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
  created $adff cell `$procdff$894' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\ptr_wr' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$895' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\i' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$896' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[0]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$897' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[1]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$898' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[2]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$899' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.\entry[3]' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$900' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$352_ADDR' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$901' with positive edge clock and positive level reset.
Creating register for signal `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:140$352_DATA' using process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
  created $adff cell `$procdff$902' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.\breq_id_base' using process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:617$602'.
  created $adff cell `$procdff$903' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.\breq_type_array_o' using process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:545$585'.
  created $adff cell `$procdff$904' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.\mbus_ack_array' using process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:508$556'.
  created $adff cell `$procdff$905' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.\fifos_priority' using process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:425$511'.
  created $adff cell `$procdff$906' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$497'.
Removing empty process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$497'.
Found and cleaned up 2 empty switches in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$491'.
Removing empty process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$491'.
Found and cleaned up 1 empty switch in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$488'.
Removing empty process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$488'.
Found and cleaned up 4 empty switches in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
Removing empty process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$469'.
Found and cleaned up 2 empty switches in `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
Removing empty process `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$461'.
Found and cleaned up 5 empty switches in `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
Removing empty process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:1253$446'.
Found and cleaned up 2 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$391'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:199$391'.
Found and cleaned up 2 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$385'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:185$385'.
Found and cleaned up 1 empty switch in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$382'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:169$382'.
Found and cleaned up 4 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:151$363'.
Found and cleaned up 2 empty switches in `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
Removing empty process `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:131$355'.
Found and cleaned up 1 empty switch in `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:617$602'.
Removing empty process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:617$602'.
Removing empty process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:545$585'.
Removing empty process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:508$556'.
Found and cleaned up 1 empty switch in `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:425$511'.
Removing empty process `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:425$511'.
Cleaned up 29 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
<suppressed ~8 debug messages>
Optimizing module mesi_isc.
Optimizing module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
Optimizing module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
<suppressed ~5 debug messages>
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
<suppressed ~5 debug messages>
Optimizing module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
<suppressed ~4 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Optimizing module mesi_isc.
Optimizing module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
Optimizing module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Optimizing module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
<suppressed ~18 debug messages>
Finding identical cells in module `\mesi_isc'.
Finding identical cells in module `$paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad'.
Finding identical cells in module `$paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos'.
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~69 debug messages>
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl'.
<suppressed ~33 debug messages>
Removed a total of 46 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$681.
    dead port 2/2 on $mux $procmux$681.
    dead port 1/2 on $mux $procmux$678.
    dead port 2/2 on $mux $procmux$678.
    dead port 1/2 on $mux $procmux$675.
    dead port 2/2 on $mux $procmux$675.
    dead port 1/2 on $mux $procmux$672.
    dead port 2/2 on $mux $procmux$672.
    dead port 1/2 on $mux $procmux$669.
    dead port 2/2 on $mux $procmux$669.
    dead port 1/2 on $mux $procmux$666.
    dead port 2/2 on $mux $procmux$666.
    dead port 1/2 on $mux $procmux$657.
    dead port 2/2 on $mux $procmux$657.
    dead port 1/2 on $mux $procmux$654.
    dead port 2/2 on $mux $procmux$654.
    dead port 1/2 on $mux $procmux$651.
    dead port 2/2 on $mux $procmux$651.
    dead port 1/2 on $mux $procmux$648.
    dead port 2/2 on $mux $procmux$648.
    dead port 1/2 on $mux $procmux$645.
    dead port 2/2 on $mux $procmux$645.
    dead port 1/2 on $mux $procmux$642.
    dead port 2/2 on $mux $procmux$642.
    dead port 1/2 on $mux $procmux$639.
    dead port 2/2 on $mux $procmux$639.
    dead port 1/2 on $mux $procmux$636.
    dead port 2/2 on $mux $procmux$636.
    dead port 1/2 on $mux $procmux$633.
    dead port 2/2 on $mux $procmux$630.
    dead port 1/2 on $mux $procmux$624.
    dead port 1/2 on $mux $procmux$621.
Running muxtree optimizer on module \mesi_isc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$834.
    dead port 2/2 on $mux $procmux$834.
    dead port 1/2 on $mux $procmux$831.
    dead port 2/2 on $mux $procmux$831.
    dead port 1/2 on $mux $procmux$828.
    dead port 2/2 on $mux $procmux$828.
    dead port 1/2 on $mux $procmux$825.
    dead port 2/2 on $mux $procmux$825.
    dead port 1/2 on $mux $procmux$822.
    dead port 2/2 on $mux $procmux$822.
    dead port 1/2 on $mux $procmux$819.
    dead port 2/2 on $mux $procmux$819.
    dead port 1/2 on $mux $procmux$810.
    dead port 2/2 on $mux $procmux$810.
    dead port 1/2 on $mux $procmux$807.
    dead port 2/2 on $mux $procmux$807.
    dead port 1/2 on $mux $procmux$804.
    dead port 2/2 on $mux $procmux$804.
    dead port 1/2 on $mux $procmux$801.
    dead port 2/2 on $mux $procmux$801.
    dead port 1/2 on $mux $procmux$798.
    dead port 2/2 on $mux $procmux$798.
    dead port 1/2 on $mux $procmux$795.
    dead port 2/2 on $mux $procmux$795.
    dead port 1/2 on $mux $procmux$792.
    dead port 2/2 on $mux $procmux$792.
    dead port 1/2 on $mux $procmux$789.
    dead port 2/2 on $mux $procmux$789.
    dead port 1/2 on $mux $procmux$786.
    dead port 2/2 on $mux $procmux$783.
    dead port 1/2 on $mux $procmux$775.
    dead port 1/2 on $mux $procmux$772.
Running muxtree optimizer on module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 64 multiplexer ports.
<suppressed ~35 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
  Optimizing cells in module \mesi_isc.
  Optimizing cells in module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
  Optimizing cells in module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
  Optimizing cells in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Finding identical cells in module `\mesi_isc'.
Finding identical cells in module `$paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad'.
Finding identical cells in module `$paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos'.
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Finding identical cells in module `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl'.
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$875 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 0 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 3 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 4 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 5 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 6 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 7 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 8 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 9 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 10 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 11 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 12 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 13 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 14 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 15 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 16 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 17 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 18 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 19 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 20 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 21 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 22 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 23 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 24 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 25 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 26 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 27 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 28 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 29 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 30 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 31 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 32 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 33 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 34 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 35 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 36 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 37 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 38 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 39 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 40 on $procdff$876 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Adding EN signal on $procdff$877 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:141$468_Y [0], Q = \ptr_wr).
Handling D = Q on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (removing D path).
Setting constant 0-bit at position 0 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 2 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 3 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 4 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 5 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 6 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 7 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 8 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 9 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 10 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 11 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 12 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 13 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 14 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 15 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 16 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 17 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 18 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 19 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 20 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 21 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 22 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 23 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 24 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 25 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 26 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 27 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 28 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 29 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 30 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Setting constant 0-bit at position 31 on $procdff$878 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Adding EN signal on $procdff$869 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (D = $procmux$608_Y, Q = \status_full).
Adding EN signal on $procdff$870 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (D = $procmux$613_Y, Q = \status_empty).
Adding EN signal on $procdff$871 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:176$490_Y [0], Q = \ptr_rd).
Adding EN signal on $procdff$879 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (D = \data_i, Q = \entry[0]).
Adding EN signal on $procdff$880 ($adff) from module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo (D = \data_i, Q = \entry[1]).
Adding EN signal on $procdff$886 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$723_Y, Q = \cbus_active_en_access_array).
Adding EN signal on $procdff$884 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$752_Y, Q = \broadcast_in_progress).
Adding EN signal on $procdff$885 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$740_Y, Q = \cbus_active_broad_array).
Adding EN signal on $procdff$897 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[0]).
Adding EN signal on $procdff$898 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[1]).
Adding EN signal on $procdff$887 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $procmux$757_Y, Q = \status_full).
Adding EN signal on $procdff$888 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $procmux$762_Y, Q = \status_empty).
Adding EN signal on $procdff$889 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:176$384_Y [1:0], Q = \ptr_rd).
Adding EN signal on $procdff$899 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[2]).
Adding EN signal on $procdff$900 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = \data_i, Q = \entry[3]).
Setting constant 1-bit at position 0 on $procdff$901 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$901 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 0 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 3 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 4 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 5 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 6 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 7 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 8 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 9 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 10 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 11 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 12 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 13 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 14 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 15 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 16 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 17 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 18 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 19 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 20 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 21 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 22 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 23 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 24 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 25 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 26 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 27 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 28 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 29 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 30 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 31 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 32 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 33 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 34 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 35 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 36 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 37 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 38 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 39 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 40 on $procdff$902 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Adding EN signal on $procdff$895 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:141$362_Y [1:0], Q = \ptr_wr).
Handling D = Q on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo (removing D path).
Setting constant 0-bit at position 0 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 1 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 3 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 4 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 5 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 6 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 7 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 8 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 9 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 10 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 11 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 12 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 13 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 14 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 15 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 16 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 17 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 18 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 19 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 20 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 21 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 22 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 23 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 24 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 25 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 26 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 27 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 28 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 29 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 30 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Setting constant 0-bit at position 31 on $procdff$896 ($adff) from module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Adding EN signal on $procdff$903 ($adff) from module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v:622$604_Y [2:0], Q = \breq_id_base).
Adding EN signal on $procdff$906 ($adff) from module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl (D = { \fifos_priority [2:0] \fifos_priority [3] }, Q = \fifos_priority).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo..
Finding unused cells or wires in module \mesi_isc..
Finding unused cells or wires in module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad..
Finding unused cells or wires in module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos..
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
Finding unused cells or wires in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl..
Removed 20 unused cells and 293 unused wires.
<suppressed ~24 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
<suppressed ~3 debug messages>
Optimizing module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
<suppressed ~2 debug messages>
Optimizing module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
Optimizing module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
<suppressed ~2 debug messages>
Optimizing module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Optimizing module mesi_isc.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
  Optimizing cells in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
  Optimizing cells in module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
  Optimizing cells in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
  Optimizing cells in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
  Optimizing cells in module \mesi_isc.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos'.
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Finding identical cells in module `$paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad'.
Finding identical cells in module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Finding identical cells in module `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl'.
Finding identical cells in module `\mesi_isc'.
Removed a total of 3 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos..
Finding unused cells or wires in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
Finding unused cells or wires in module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad..
Finding unused cells or wires in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo..
Finding unused cells or wires in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl..
Finding unused cells or wires in module \mesi_isc..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Optimizing module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
Optimizing module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Optimizing module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Optimizing module mesi_isc.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
  Optimizing cells in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
  Optimizing cells in module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
  Optimizing cells in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
  Optimizing cells in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
  Optimizing cells in module \mesi_isc.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
Finding identical cells in module `$paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos'.
Finding identical cells in module `$paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo'.
Finding identical cells in module `$paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad'.
Finding identical cells in module `$paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo'.
Finding identical cells in module `$paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl'.
Finding identical cells in module `\mesi_isc'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos..
Finding unused cells or wires in module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo..
Finding unused cells or wires in module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad..
Finding unused cells or wires in module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo..
Finding unused cells or wires in module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl..
Finding unused cells or wires in module \mesi_isc..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos.
Optimizing module $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo.
Optimizing module $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad.
Optimizing module $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo.
Optimizing module $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl.
Optimizing module mesi_isc.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl ===

   Number of wires:                 65
   Number of wire bits:            147
   Number of public wires:          18
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $adff                           1
     $adffe                          9
     $and                           17
     $eq                             8
     $logic_not                      4
     $mux                           65
     $ne                             2
     $not                            6
     $pmux                           8
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      8

=== $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos ===

   Number of wires:                 22
   Number of wire bits:            405
   Number of public wires:          22
   Number of public wire bits:     405
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5

=== $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo ===

   Number of wires:                 60
   Number of wire bits:            557
   Number of public wires:          21
   Number of public wire bits:     296
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $add                           64
     $adff                          41
     $adffe                        170
     $and                            8
     $eq                            22
     $logic_not                     10
     $mux                           86
     $pmux                          82
     $reduce_and                     8
     $reduce_bool                    4
     $sub                            2

=== $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad ===

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo ===

   Number of wires:                 45
   Number of wire bits:            458
   Number of public wires:          19
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           64
     $adff                          41
     $adffe                         86
     $and                            8
     $logic_not                      2
     $mux                           86
     $not                            4
     $pmux                          82
     $reduce_and                     4
     $reduce_bool                    4
     $sub                            1

=== $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl ===

   Number of wires:                100
   Number of wire bits:            668
   Number of public wires:          31
   Number of public wire bits:     308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                           32
     $adff                          12
     $adffe                          7
     $and                          192
     $eq                            24
     $mux                           32
     $not                           13
     $or                           127
     $reduce_or                     24

=== mesi_isc ===

   Number of wires:                 29
   Number of wire bits:            237
   Number of public wires:          29
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   mesi_isc                          1
     $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos      0
       $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo      0
       $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl      0
     $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad      0
       $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl      0
       $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo      0

   Number of wires:                 29
   Number of wire bits:            237
   Number of public wires:          29
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

Warnings: 1 unique messages, 4 total
End of script. Logfile hash: 9de1a5848c, CPU: user 0.31s system 0.01s, MEM: 17.46 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 20% 1x hierarchy (0 sec), 19% 5x opt_expr (0 sec), ...
