0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.srcs/sources_1/new/Pyth_in_Verilog.v,1620368345,verilog,,C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.srcs/sources_1/new/rom_tb.v,,rom_file,,,,,,,,
C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.srcs/sources_1/new/rom_tb.v,1620369927,verilog,,,,rom_tb,,,,,,,,
