Analysis & Synthesis report for MC68K
Fri Jan 20 09:25:38 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated
  7. Source assignments for OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|altsyncram_mj83:altsyncram1
  8. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
  9. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 10. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 11. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 12. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 13. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 14. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 15. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 16. Parameter Settings for User Entity Instance: ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: Dram:inst2|M68kDramController_Verilog:inst1
 18. Parameter Settings for User Entity Instance: Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
 19. Parameter Settings for User Entity Instance: CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
 20. Parameter Settings for User Entity Instance: lpm_bustri:inst22
 21. Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5
 22. Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsController_Verilog:inst1
 24. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
 25. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 27. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 29. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 31. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 35. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 37. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 39. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 41. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
 43. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
 44. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
 45. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
 46. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
 47. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
 48. Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Jan 20 09:25:38 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; MC68K                                       ;
; Top-level Entity Name       ; MC68K                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MC68K              ; MC68K              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Ignore LCELL Buffers                                                            ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|CanBus:inst5|lpm_bustri2:inst21                                                                                                                                                                                                                                     ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst                                                                                                                                                                                                     ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1                                                                                                                                                                                                    ; lpm_bustri2.vhd           ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                     ; Ram32kByte.vhd            ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                     ; Ram32kByte.vhd            ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst                                                                                                                                                                                                    ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1                                                                                                                                                                                                   ; lpm_bustri2.vhd           ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                    ; Ram32kByte.vhd            ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                    ; Ram32kByte.vhd            ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst                                                                                                                                                                                                    ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1                                                                                                                                                                                                   ; lpm_bustri2.vhd           ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                    ; Ram32kByte.vhd            ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                    ; Ram32kByte.vhd            ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst                                                                                                                                                                                                    ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1                                                                                                                                                                                                   ; lpm_bustri2.vhd           ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                    ; Ram32kByte.vhd            ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                    ; Ram32kByte.vhd            ;
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |MC68K|ClockGen:inst7                                                                                                                                                                                                                                                      ; ClockGen.vhd              ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst6                                                                                                                                                                                                                                    ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst7                                                                                                                                                                                                                                    ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst13                                                                                                                                                                                                                                   ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15                                                                                                                                                                                                                                   ; lpm_bustri2.vhd           ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst17                                                                                                                                                                                                                                   ; lpm_bustri2.vhd           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst4                                                                                                                                                                                                                     ; ROM2/OnChipRom16KWord.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst21                                                                                                                                                                                                                         ; lpm_bustri2.vhd           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|altsyncram_mj83:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 50.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 50.000000 MHz          ; String                                          ;
; phase_shift3                         ; 10000 ps               ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:inst2|M68kDramController_Verilog:inst1 ;
+------------------------+----------+------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                 ;
+------------------------+----------+------------------------------------------------------+
; PoweringUp             ; 00000    ; Unsigned Binary                                      ;
; DeviceDeselect         ; 11111    ; Unsigned Binary                                      ;
; NOP                    ; 10111    ; Unsigned Binary                                      ;
; BurstStop              ; 10110    ; Unsigned Binary                                      ;
; ReadOnly               ; 10101    ; Unsigned Binary                                      ;
; ReadAutoPrecharge      ; 10101    ; Unsigned Binary                                      ;
; WriteOnly              ; 10100    ; Unsigned Binary                                      ;
; WriteAutoPrecharge     ; 10100    ; Unsigned Binary                                      ;
; AutoRefresh            ; 10001    ; Unsigned Binary                                      ;
; BankActivate           ; 10011    ; Unsigned Binary                                      ;
; PrechargeSelectBank    ; 10010    ; Unsigned Binary                                      ;
; PrechargeAllBanks      ; 10010    ; Unsigned Binary                                      ;
; ModeRegisterSet        ; 10000    ; Unsigned Binary                                      ;
; ExtModeRegisterSet     ; 10000    ; Unsigned Binary                                      ;
; InitialisingState      ; 00000    ; Unsigned Binary                                      ;
; WaitingForPowerUpState ; 00001    ; Unsigned Binary                                      ;
; IssueFirstNOP          ; 00010    ; Unsigned Binary                                      ;
; PrechargingAllBanks    ; 00011    ; Unsigned Binary                                      ;
; Idle                   ; 00000110 ; Unsigned Binary                                      ;
+------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri:inst22 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; H_RES          ; 800   ; Signed Integer                                                                         ;
; V_RES          ; 480   ; Signed Integer                                                                         ;
; B              ; 72    ; Signed Integer                                                                         ;
; C              ; 96    ; Signed Integer                                                                         ;
; D              ; 800   ; Signed Integer                                                                         ;
; E              ; 24    ; Signed Integer                                                                         ;
; P              ; 7     ; Signed Integer                                                                         ;
; Q              ; 12    ; Signed Integer                                                                         ;
; R              ; 480   ; Signed Integer                                                                         ;
; S              ; 3     ; Signed Integer                                                                         ;
; H_TOTAL        ; 992   ; Signed Integer                                                                         ;
; H_RESPLUS      ; 800   ; Signed Integer                                                                         ;
; V_TOTAL        ; 502   ; Signed Integer                                                                         ;
; V_RESPLUS      ; 480   ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                  ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                               ;
; WIDTH_A                            ; 24                          ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 6                           ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 64                          ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; WIDTH_B                            ; 24                          ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 6                           ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 64                          ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                               ;
; INIT_FILE                          ; ColourPallette_2PortRam.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_b634             ; Untyped                                                               ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsController_Verilog:inst1 ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; Idle              ; 00000000         ; Unsigned Binary                                                      ;
; ProcessCommand    ; 00000001         ; Unsigned Binary                                                      ;
; DrawHLine         ; 00000010         ; Unsigned Binary                                                      ;
; DrawVline         ; 00000011         ; Unsigned Binary                                                      ;
; DrawLine          ; 00000100         ; Unsigned Binary                                                      ;
; DrawPixel         ; 00000101         ; Unsigned Binary                                                      ;
; ReadPixel         ; 00000110         ; Unsigned Binary                                                      ;
; ReadPixel1        ; 00000111         ; Unsigned Binary                                                      ;
; ReadPixel2        ; 00001000         ; Unsigned Binary                                                      ;
; PalletteReProgram ; 00001001         ; Unsigned Binary                                                      ;
; Hline             ; 0000000000000001 ; Unsigned Binary                                                      ;
; Vline             ; 0000000000000010 ; Unsigned Binary                                                      ;
; ALine             ; 0000000000000011 ; Unsigned Binary                                                      ;
; PutPixel          ; 0000000000001010 ; Unsigned Binary                                                      ;
; GetPixel          ; 0000000000001011 ; Unsigned Binary                                                      ;
; ProgramPallette   ; 0000000000010000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                 ;
+------------------------------------+--------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                              ;
; WIDTH_A                            ; 16                                               ; Signed Integer                       ;
; WIDTHAD_A                          ; 14                                               ; Signed Integer                       ;
; NUMWORDS_A                         ; 16384                                            ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                              ;
; WIDTH_B                            ; 1                                                ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                                                ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                                                ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                              ;
; INIT_FILE                          ; ./Programs/DebugMonitorCode/M68kdebugmonitor.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                           ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                           ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_bu74                                  ; Untyped                              ;
+------------------------------------+--------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+---------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                           ;
+----------+-------+----------+---------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                      ;
+----------+-------+----------+---------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 20 09:24:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri0.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri0 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri0.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.bdf
    Info (12023): Found entity 1: MC68K
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Latch8Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch8Bit File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Latch8Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/InterruptPriorityEncoder.vhd Line: 21
    Info (12023): Found entity 1: InterruptPriorityEncoder File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/InterruptPriorityEncoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/IODecoder.vhd Line: 56
    Info (12023): Found entity 1: IODecoder File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/IODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/LCD_Controller.vhd Line: 24
    Info (12023): Found entity 1: LCD_Controller File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/LCD_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/HexTo7SegmentDisplay.vhd Line: 17
    Info (12023): Found entity 1: HexTo7SegmentDisplay File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/HexTo7SegmentDisplay.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Timer.vhd Line: 28
    Info (12023): Found entity 1: Timer File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Timer.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri2.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri2 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68.vhd Line: 66
    Info (12023): Found entity 1: TG68 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/DataMapper68k.vhd Line: 15
    Info (12023): Found entity 1: DataMapper68k File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/DataMapper68k.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_6850.vhd Line: 87
    Info (12023): Found entity 1: ACIA_6850 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_6850.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_RX.vhd Line: 76
    Info (12023): Found entity 1: ACIA_RX File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_RX.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_TX.vhd Line: 65
    Info (12023): Found entity 1: ACIA_TX File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_TX.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/M68xxIODecoder.vhd Line: 19
    Info (12023): Found entity 1: M68xxIODecoder File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/M68xxIODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Latch3Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch3Bit File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Latch3Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_Clock.vhd Line: 12
    Info (12022): Found design unit 2: bit_funcs-body File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_Clock.vhd Line: 21
    Info (12022): Found design unit 3: ACIA_Clock-rtl File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_Clock.vhd Line: 58
    Info (12023): Found entity 1: ACIA_Clock File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_Clock.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68_fast.vhd Line: 87
    Info (12023): Found entity 1: TG68_fast File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68_fast.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TraceExceptionGenerator.vhd Line: 20
    Info (12023): Found entity 1: TraceExceptionGenerator File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TraceExceptionGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TraceExceptionControlBit.vhd Line: 18
    Info (12023): Found entity 1: TraceExceptionControlBit File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TraceExceptionControlBit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/BusRequestLogic.vhd Line: 16
    Info (12023): Found entity 1: BusRequestLogic File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/BusRequestLogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/SingleBitTriState.vhd Line: 52
    Info (12023): Found entity 1: SingleBitTriState File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/SingleBitTriState.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dmacontroller.bdf
    Info (12023): Found entity 1: DMAController
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/CPU_DMA_Mux.vhd Line: 37
    Info (12023): Found entity 1: CPU_DMA_Mux File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/CPU_DMA_Mux.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Info (12021): Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf
    Info (12023): Found entity 1: GraphicsFrameBufferMemory
Info (12021): Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf
    Info (12023): Found entity 1: IIC_SPI_Interface
Info (12021): Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd
    Info (12022): Found design unit 1: colourpallette_2portram-SYN File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd Line: 57
    Info (12023): Found entity 1: ColourPallette_2PortRam File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file canbus.bdf
    Info (12023): Found entity 1: CanBus
Info (12021): Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf
    Info (12023): Found entity 1: OnChipRam256kbyte
Info (12021): Found 1 design units, including 1 entities, in source file video_controller800x480.bdf
    Info (12023): Found entity 1: Video_Controller800x480
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: ClockGen-rtl File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen.vhd Line: 23
    Info (12023): Found entity 1: ClockGen File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v
    Info (12023): Found entity 1: ClockGen_0002 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v Line: 2
Warning (12019): Can't analyze file -- file OnChip32KWord.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v
    Info (12023): Found entity 1: M68kDramController_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/M68kDramController_Verilog.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v
    Info (12023): Found entity 1: GraphicsLCD_Controller_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/GraphicsLCD_Controller_verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v
    Info (12023): Found entity 1: RamAddressMapper_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/RamAddressMapper_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v
    Info (12023): Found entity 1: GraphicsController_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/GraphicsController_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v
    Info (12023): Found entity 1: VGADataMux_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/VGADataMux_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ram32kbyte.vhd
    Info (12022): Found design unit 1: ram32kbyte-SYN File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Ram32kByte.vhd Line: 55
    Info (12023): Found entity 1: Ram32kByte File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Ram32kByte.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf
    Info (12023): Found entity 1: SramBlock_32KWord
Info (12021): Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v
    Info (12023): Found entity 1: SramBlockDecoder_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/SramBlockDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v
    Info (12023): Found entity 1: AddressDecoder_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/AddressDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v
    Info (12023): Found entity 1: Dtack_Generator_Verilog File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Dtack_Generator_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file rom2/onchiprom16kword.vhd
    Info (12022): Found design unit 1: onchiprom16kword-SYN File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ROM2/OnChipRom16KWord.vhd Line: 52
    Info (12023): Found entity 1: OnChipRom16KWord File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ROM2/OnChipRom16KWord.vhd Line: 42
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:inst11"
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_6850.vhd Line: 226
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ACIA_6850.vhd Line: 242
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "ClockGen" for hierarchy "ClockGen:inst7"
Info (12128): Elaborating entity "ClockGen_0002" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen.vhd Line: 38
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v Line: 94
Info (12133): Instantiated megafunction "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "10000 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AddressDecoder_Verilog" for hierarchy "AddressDecoder_Verilog:inst20"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:inst14"
Info (12128): Elaborating entity "DMAController" for hierarchy "DMAController:inst12"
Warning (275043): Pin "DMA_UDS_L" is missing source
Warning (275043): Pin "DMA_LDS_L" is missing source
Warning (275043): Pin "DMA_RW" is missing source
Warning (275043): Pin "DMA_AS_L" is missing source
Warning (275043): Pin "DMA_Address[31..0]" is missing source
Warning (275043): Pin "DMA_DataOut[15..0]" is missing source
Warning (275009): Pin "Clock" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "CS_L" not connected
Warning (275009): Pin "UDS_IN_L" not connected
Warning (275009): Pin "LDS_IN_L" not connected
Warning (275009): Pin "RW_IN" not connected
Warning (275009): Pin "BG_L" not connected
Warning (275009): Pin "Dtack_IN_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "AddressIn" not connected
Warning (275009): Pin "DataInFromCPU" not connected
Warning (275009): Pin "DataInFromMemory" not connected
Info (12128): Elaborating entity "Dtack_Generator_Verilog" for hierarchy "Dtack_Generator_Verilog:inst21"
Info (12128): Elaborating entity "Dram" for hierarchy "Dram:inst2"
Info (12128): Elaborating entity "M68kDramController_Verilog" for hierarchy "Dram:inst2|M68kDramController_Verilog:inst1"
Warning (10036): Verilog HDL or VHDL warning at M68kDramController_Verilog.v(52): object "RefreshTimerDone_H" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/M68kDramController_Verilog.v Line: 52
Info (12128): Elaborating entity "lpm_bustri0" for hierarchy "Dram:inst2|lpm_bustri0:inst2"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri0.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri0.vhd Line: 71
Info (12133): Instantiated megafunction "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri0.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "16"
Info (12128): Elaborating entity "CanBus" for hierarchy "CanBus:inst5"
Warning (275043): Pin "CanBusDtack_L" is missing source
Warning (275043): Pin "Can0_TX" is missing source
Warning (275043): Pin "Can0_bus_off_on" is missing source
Warning (275043): Pin "Can0_IRQ" is missing source
Warning (275043): Pin "Can1_bus_off_on2" is missing source
Warning (275043): Pin "Can1_IRQ3" is missing source
Warning (275043): Pin "Can1_TX" is missing source
Warning (275009): Pin "Clk" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "WE_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "CanBusSelect_H" not connected
Warning (275009): Pin "Can0_RX" not connected
Warning (275009): Pin "Can1_RX" not connected
Warning (275009): Pin "Address" not connected
Warning (275009): Pin "DataIn" not connected
Info (12128): Elaborating entity "lpm_bustri2" for hierarchy "CanBus:inst5|lpm_bustri2:inst21"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri2.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri2.vhd Line: 71
Info (12133): Instantiated megafunction "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/lpm_bustri2.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "M68000CPU" for hierarchy "M68000CPU:inst17"
Info (12128): Elaborating entity "TG68" for hierarchy "M68000CPU:inst17|TG68:inst"
Info (12128): Elaborating entity "TG68_fast" for hierarchy "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68_fast.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68_fast.vhd Line: 336
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68_fast.vhd Line: 337
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/TG68_fast.vhd Line: 345
Info (12128): Elaborating entity "BusRequestLogic" for hierarchy "M68000CPU:inst17|BusRequestLogic:inst1"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri:inst22"
Info (12130): Elaborated megafunction instantiation "lpm_bustri:inst22"
Info (12133): Instantiated megafunction "lpm_bustri:inst22" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "Video_Controller800x480" for hierarchy "Video_Controller800x480:inst1"
Info (12128): Elaborating entity "GraphicsLCD_Controller_Verilog" for hierarchy "Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5"
Info (12128): Elaborating entity "ColourPallette_2PortRam" for hierarchy "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd Line: 64
Info (12133): Instantiated megafunction "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ColourPallette_2PortRam.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf
    Info (12023): Found entity 1: altsyncram_b634 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_b634.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b634" for hierarchy "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.mif" -- truncated remaining initial content value to fit RAM File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd Line: 64
Info (12128): Elaborating entity "GraphicsController_Verilog" for hierarchy "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"
Warning (10036): Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object "X2" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/GraphicsController_Verilog.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object "Y2" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/GraphicsController_Verilog.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object "BackGroundColour" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/GraphicsController_Verilog.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object "Sig_Busy_H" assigned a value but never read File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/GraphicsController_Verilog.v Line: 71
Info (12128): Elaborating entity "GraphicsFrameBufferMemory" for hierarchy "Video_Controller800x480:inst1|GraphicsFrameBufferMemory:inst9"
Warning (275043): Pin "GraphicsDataOut[15..0]" is missing source
Warning (275043): Pin "VGA_Data[15..0]" is missing source
Warning (275009): Pin "Clock_50Mhz" not connected
Warning (275009): Pin "Graphics_Upper_Byte_Enable" not connected
Warning (275009): Pin "Graphics_Lower_Byte_Enable" not connected
Warning (275009): Pin "Graphics_Write_Enable" not connected
Warning (275009): Pin "Graphics_Addr" not connected
Warning (275009): Pin "GraphicsDataIn" not connected
Warning (275009): Pin "VGA_Addr" not connected
Info (12128): Elaborating entity "RamAddressMapper_Verilog" for hierarchy "Video_Controller800x480:inst1|RamAddressMapper_Verilog:inst"
Info (12128): Elaborating entity "VGADataMux_Verilog" for hierarchy "Video_Controller800x480:inst1|VGADataMux_Verilog:inst2"
Info (12128): Elaborating entity "OnChipROM16KWords" for hierarchy "OnChipROM16KWords:inst16"
Info (12128): Elaborating entity "OnChipRom16KWord" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ROM2/OnChipRom16KWord.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ROM2/OnChipRom16KWord.vhd Line: 59
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/ROM2/OnChipRom16KWord.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./Programs/DebugMonitorCode/M68kdebugmonitor.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bu74.tdf
    Info (12023): Found entity 1: altsyncram_bu74 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_bu74.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bu74" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mj83.tdf
    Info (12023): Found entity 1: altsyncram_mj83 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_mj83.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_mj83" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|altsyncram_mj83:altsyncram1" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_bu74.tdf Line: 34
Warning (113028): 1618 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Programs/DebugMonitorCode/M68kdebugmonitor.mif Line: 1
    Warning (113027): Addresses ranging from 96 to 511 are not initialized File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Programs/DebugMonitorCode/M68kdebugmonitor.mif Line: 1
    Warning (113027): Addresses ranging from 15182 to 16383 are not initialized File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Programs/DebugMonitorCode/M68kdebugmonitor.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|altsyncram_mj83:altsyncram1|decode_5la:decode4" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_mj83.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|altsyncram_mj83:altsyncram1|decode_u0a:rden_decode_a" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_mj83.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|altsyncram_mj83:altsyncram1|mux_4hb:mux6" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_mj83.tdf Line: 51
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_bu74.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_bu74.tdf Line: 35
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_bu74.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst4|altsyncram:altsyncram_component|altsyncram_bu74:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "OnChipRam256kbyte" for hierarchy "OnChipRam256kbyte:inst6"
Info (12128): Elaborating entity "SramBlock_32KWord" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst"
Info (12128): Elaborating entity "Ram32kByte" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Ram32kByte.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Ram32kByte.vhd Line: 62
Info (12133): Instantiated megafunction "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/Ram32kByte.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ba04.tdf
    Info (12023): Found entity 1: altsyncram_ba04 File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ba04" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2" File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf Line: 45
Info (12128): Elaborating entity "SramBlockDecoder_Verilog" for hierarchy "OnChipRam256kbyte:inst6|SramBlockDecoder_Verilog:inst1"
Info (12128): Elaborating entity "OnChipIO" for hierarchy "OnChipIO:inst8"
Info (12128): Elaborating entity "Timer" for hierarchy "OnChipIO:inst8|Timer:Timer1"
Info (12128): Elaborating entity "IODecoder" for hierarchy "OnChipIO:inst8|IODecoder:inst1"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "OnChipIO:inst8|LCD_Controller:inst2"
Info (12128): Elaborating entity "TraceExceptionControlBit" for hierarchy "OnChipIO:inst8|TraceExceptionControlBit:inst16"
Info (12128): Elaborating entity "HexTo7SegmentDisplay" for hierarchy "OnChipIO:inst8|HexTo7SegmentDisplay:inst11"
Info (12128): Elaborating entity "Latch8Bit" for hierarchy "OnChipIO:inst8|Latch8Bit:inst3"
Info (12128): Elaborating entity "IIC_SPI_Interface" for hierarchy "IIC_SPI_Interface:inst32"
Warning (275043): Pin "IIC0_IRQ_L" is missing source
Warning (275043): Pin "sck_o" is missing source
Warning (275043): Pin "mosi_o" is missing source
Warning (275043): Pin "SPI_IRQ" is missing source
Warning (275043): Pin "SSN_O[7..0]" is missing source
Warning (275009): Pin "Clk" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "WE_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "miso_i" not connected
Warning (275009): Pin "IIC_SPI_Select" not connected
Warning (275009): Pin "Address" not connected
Warning (275009): Pin "DataIn" not connected
Info (12128): Elaborating entity "InterruptPriorityEncoder" for hierarchy "InterruptPriorityEncoder:inst28"
Info (12128): Elaborating entity "TraceExceptionGenerator" for hierarchy "TraceExceptionGenerator:inst30"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.01.20.09:25:22 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/CPEN412/Prelab/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Error (12014): Net "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|gdfx_temp0", which fans out to "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|inst13", cannot be assigned more than one value
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Clock"
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|32kWordBlockSelect_H"
Error (12014): Net "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|gdfx_temp0", which fans out to "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|inst13", cannot be assigned more than one value
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Clock"
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|32kWordBlockSelect_H"
Error (12014): Net "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|gdfx_temp0", which fans out to "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|inst13", cannot be assigned more than one value
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Clock"
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|32kWordBlockSelect_H"
Error (12014): Net "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|gdfx_temp0", which fans out to "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|inst13", cannot be assigned more than one value
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Clock"
    Error (12015): Net is fed by "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|32kWordBlockSelect_H"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 71 warnings
    Error: Peak virtual memory: 4912 megabytes
    Error: Processing ended: Fri Jan 20 09:25:39 2023
    Error: Elapsed time: 00:00:58
    Error: Total CPU time (on all processors): 00:01:52


