{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 10:33:56 2013 " "Info: Processing started: Tue Oct 22 10:33:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c fpga1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c fpga1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inf_eq_9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file inf_eq_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inf_eq_9 " "Info: Found entity 1: inf_eq_9" {  } { { "inf_eq_9.bdf" "" { Schematic "H:/tparc/TP2/exo2/inf_eq_9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exo2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exo2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exo2 " "Info: Found entity 1: exo2" {  } { { "exo2.bdf" "" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exo2 " "Info: Elaborating entity \"exo2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf 1 1 " "Warning: Using design file G:/l3info/tparc/max2lib/combinatoire/Add4.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Info: Found entity 1: Add4" {  } { { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 Add4:inst16 " "Info: Elaborating entity \"Add4\" for hierarchy \"Add4:inst16\"" {  } { { "exo2.bdf" "inst16" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { { 392 920 1040 592 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "G:/l3info/tparc/max2lib/combinatoire/zero.gdf 1 1 " "Warning: Using design file G:/l3info/tparc/max2lib/combinatoire/zero.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Info: Found entity 1: zero" {  } { { "zero.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/zero.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:inst13 " "Info: Elaborating entity \"zero\" for hierarchy \"zero:inst13\"" {  } { { "exo2.bdf" "inst13" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { { 392 904 920 424 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf 1 1 " "Warning: Using design file G:/l3info/tparc/max2lib/combinatoire/tri4.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri4 " "Info: Found entity 1: tri4" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri4 tri4:inst1 " "Info: Elaborating entity \"tri4\" for hierarchy \"tri4:inst1\"" {  } { { "exo2.bdf" "inst1" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { { 88 384 448 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inf_eq_9 inf_eq_9:inst3 " "Info: Elaborating entity \"inf_eq_9\" for hierarchy \"inf_eq_9:inst3\"" {  } { { "exo2.bdf" "inst3" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { { 16 280 376 112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "G:/l3info/tparc/max2lib/combinatoire/un.gdf 1 1 " "Warning: Using design file G:/l3info/tparc/max2lib/combinatoire/un.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 un " "Info: Found entity 1: un" {  } { { "un.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/un.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un un:inst11 " "Info: Elaborating entity \"un\" for hierarchy \"un:inst11\"" {  } { { "exo2.bdf" "inst11" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { { 544 864 896 576 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../../max2lib/sel4.bdf 1 1 " "Warning: Using design file ../../max2lib/sel4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel4 " "Info: Found entity 1: sel4" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4 sel4:inst20 " "Info: Elaborating entity \"sel4\" for hierarchy \"sel4:inst20\"" {  } { { "exo2.bdf" "inst20" { Schematic "H:/tparc/TP2/exo2/exo2.bdf" { { 344 1136 1264 440 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst2\|4 Add4:inst\|45 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst2\|4\" to the node \"Add4:inst\|45\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 264 264 312 296 "4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst1\|4 Add4:inst\|45 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst1\|4\" to the node \"Add4:inst\|45\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 264 264 312 296 "4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst2\|3 Add4:inst\|21 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst2\|3\" to the node \"Add4:inst\|21\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 208 264 312 240 "3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst1\|3 Add4:inst\|21 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst1\|3\" to the node \"Add4:inst\|21\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 208 264 312 240 "3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst2\|2 Add4:inst\|20 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst2\|2\" to the node \"Add4:inst\|20\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 152 264 312 184 "2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst1\|2 Add4:inst\|20 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst1\|2\" to the node \"Add4:inst\|20\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 152 264 312 184 "2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst2\|1 Add4:inst\|19 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst2\|1\" to the node \"Add4:inst\|19\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 96 264 312 128 "1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tri4:inst1\|1 Add4:inst\|19 " "Warning: Converted the fan-out from the tri-state buffer \"tri4:inst1\|1\" to the node \"Add4:inst\|19\" into an OR gate" {  } { { "tri4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/tri4.gdf" { { 96 264 312 128 "1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst20\|inst\[3\] S\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst20\|inst\[3\]\" to the node \"S\[3\]\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst20\|inst\[2\] S\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst20\|inst\[2\]\" to the node \"S\[2\]\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst20\|inst\[1\] S\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst20\|inst\[1\]\" to the node \"S\[1\]\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst20\|inst\[0\] S\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst20\|inst\[0\]\" to the node \"S\[0\]\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Info: Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 10:33:59 2013 " "Info: Processing ended: Tue Oct 22 10:33:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
