// Seed: 2865306377
module module_0;
  rnmos (1, 1, (id_1));
  always @(*) release id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2
);
  initial assume (1);
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    output tri0 id_8
);
  wire id_10;
  assign id_7 = 1;
  wire id_11;
  module_0();
endmodule
