<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="micro_stage1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="acm_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="acm_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="acm_sim_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="acm_sim_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_16op.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="arith_u.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="comp4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ctrl_arith_u.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="micro_stage1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="micro_stage1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="micro_stage1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="micro_stage1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="micro_stage1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="micro_stage1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="micro_stage1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="micro_stage1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="micro_stage1_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="micro_stage1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="micro_stage1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="micro_stage1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micro_stage1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/micro_stage1_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/micro_stage1_synthesis.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="operation_control.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sign_control.ngr"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1592275215" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1592275215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592347962" xil_pn:in_ck="-1619484711316851173" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1592347962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../source/alu/alu_16op.vhd"/>
      <outfile xil_pn:name="../../source/alu/arith_u.vhd"/>
      <outfile xil_pn:name="../../source/alu/ctrl_arith_u.vhd"/>
      <outfile xil_pn:name="../../source/alu/logic_u.vhd"/>
      <outfile xil_pn:name="../../source/alu/operation_control.vhd"/>
      <outfile xil_pn:name="../../source/alu/sign_control.vhd"/>
      <outfile xil_pn:name="../../source/alu_devs.vhd"/>
      <outfile xil_pn:name="../../source/basic/adder4bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/comp2bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/comp4bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/conta203.vhd"/>
      <outfile xil_pn:name="../../source/basic/deco47seg.vhd"/>
      <outfile xil_pn:name="../../source/basic/dmux412.vhd"/>
      <outfile xil_pn:name="../../source/basic/full_adder.vhd"/>
      <outfile xil_pn:name="../../source/basic/logic_op_1bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/mux251.vhd"/>
      <outfile xil_pn:name="../../source/basic_devs.vhd"/>
      <outfile xil_pn:name="../../source/memory/bank251.vhd"/>
      <outfile xil_pn:name="../../source/memory/ff0.vhd"/>
      <outfile xil_pn:name="../../source/memory/reg05.vhd"/>
      <outfile xil_pn:name="../../source/memory_devs.vhd"/>
      <outfile xil_pn:name="../../source/micro/micro_stage1.vhd"/>
      <outfile xil_pn:name="../../source/micro_devs.vhd"/>
      <outfile xil_pn:name="../../source/sims/acm_sim.vhd"/>
      <outfile xil_pn:name="../../source/sims/top_sim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592347922" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3686166529086086383" xil_pn:start_ts="1592347922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592347922" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3349120565698672307" xil_pn:start_ts="1592347922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592275219" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1234662653275274535" xil_pn:start_ts="1592275219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592348112" xil_pn:in_ck="-1619484711316851173" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1592348112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../source/alu/alu_16op.vhd"/>
      <outfile xil_pn:name="../../source/alu/arith_u.vhd"/>
      <outfile xil_pn:name="../../source/alu/ctrl_arith_u.vhd"/>
      <outfile xil_pn:name="../../source/alu/logic_u.vhd"/>
      <outfile xil_pn:name="../../source/alu/operation_control.vhd"/>
      <outfile xil_pn:name="../../source/alu/sign_control.vhd"/>
      <outfile xil_pn:name="../../source/alu_devs.vhd"/>
      <outfile xil_pn:name="../../source/basic/adder4bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/comp2bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/comp4bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/conta203.vhd"/>
      <outfile xil_pn:name="../../source/basic/deco47seg.vhd"/>
      <outfile xil_pn:name="../../source/basic/dmux412.vhd"/>
      <outfile xil_pn:name="../../source/basic/full_adder.vhd"/>
      <outfile xil_pn:name="../../source/basic/logic_op_1bit.vhd"/>
      <outfile xil_pn:name="../../source/basic/mux251.vhd"/>
      <outfile xil_pn:name="../../source/basic_devs.vhd"/>
      <outfile xil_pn:name="../../source/memory/bank251.vhd"/>
      <outfile xil_pn:name="../../source/memory/ff0.vhd"/>
      <outfile xil_pn:name="../../source/memory/reg05.vhd"/>
      <outfile xil_pn:name="../../source/memory_devs.vhd"/>
      <outfile xil_pn:name="../../source/micro/micro_stage1.vhd"/>
      <outfile xil_pn:name="../../source/micro_devs.vhd"/>
      <outfile xil_pn:name="../../source/sims/acm_sim.vhd"/>
      <outfile xil_pn:name="../../source/sims/top_sim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592348113" xil_pn:in_ck="-1619484711316851173" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3229785869108896878" xil_pn:start_ts="1592348112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="acm_sim_beh.prj"/>
      <outfile xil_pn:name="acm_sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1592348114" xil_pn:in_ck="7279135152544733567" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="956087787403356283" xil_pn:start_ts="1592348113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="acm_sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="572030186003165567" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1234662653275274535" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5689588528468569055" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592277979" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6197214421269811663" xil_pn:start_ts="1592277979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592278026" xil_pn:in_ck="-8984672352058673204" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5455909121588687634" xil_pn:start_ts="1592278017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1592278044" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5887462414911123766" xil_pn:start_ts="1592278044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592278047" xil_pn:in_ck="502109676497780292" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6369837983090366552" xil_pn:start_ts="1592278044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
