<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2014.12.12.10:50:35"
 outputDirectory="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="pll_sdram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pll_sdram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pll_areset" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_areset_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pll_locked" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_locked_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="pll_phasedone" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll_phasedone_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_lcd_reset_n" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_lcd_reset_n_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_lcd_on" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_lcd_on_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_csx" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_csx_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_dcx" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_dcx_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_wrx" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_wrx_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_rdx" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_rdx_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_data_out" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_data_out_export"
       direction="output"
       role="export"
       width="16" />
  </interface>
  <interface name="lt24_ctrl_0_wait_request_master_debug" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_wait_request_master_debug_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_read_master_debug" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_read_master_debug_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_ctrl_0_read_data_master_debug" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_read_data_master_debug_export"
       direction="output"
       role="export"
       width="32" />
  </interface>
  <interface name="lt24_ctrl_0_address_master_debug" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="lt24_ctrl_0_address_master_debug_export"
       direction="output"
       role="export"
       width="32" />
  </interface>
  <interface name="pll_c2_conduit" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pll_c2_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="LT24_System:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1418377820,AUTO_UNIQUE_ID=(clock_source:14.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:14.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=nios2.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; /&gt;&lt;slave name=&apos;LT24_CTRL_0.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=33554464,exceptionOffset=32,exceptionSlave=sdram_controller.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=33554432,resetOffset=0,resetSlave=sdram_controller.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_jtag_uart:14.0:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_new_sdram_controller:14.0:TAC=6.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=2,clockRate=100000000,columnWidth=9,componentName=LT24_System_sdram_controller,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=8,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=0.75,registerDataIn=true,rowWidth=13,size=33554432)(altpll:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=-3000,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3000 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -3.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1418306626903251.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(LT24_CTRL:1.5:AUTO_CLOCK_CLOCK_RATE=50000000)(avalon:14.0:arbitrationPriority=1,baseAddress=0x04000800,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x04000800,defaultConnection=false)(reset:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x04001030,defaultConnection=false)(reset:14.0:)(reset:14.0:)(interrupt:14.0:irqNumber=0)(clock:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x04001020,defaultConnection=false)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x04001000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)"
   instancePathKey="LT24_System"
   kind="LT24_System"
   version="1.0"
   name="LT24_System">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_GENERATION_ID" value="1418377820" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/LT24_System.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_sdram_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_pll.v"
       type="VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_Module.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_CTRL_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 0 starting:LT24_System "LT24_System"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>14</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.instruction_master and nios2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.data_master and nios2_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_CTRL_0.avalon_master and LT24_CTRL_0_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_jtag_debug_module_translator.avalon_anti_slave_0 and nios2.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_controller_s1_translator.avalon_anti_slave_0 and sdram_controller.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pll_pll_slave_translator.avalon_anti_slave_0 and pll.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_CTRL_0_avalon_slave_0_translator.avalon_anti_slave_0 and LT24_CTRL_0.avalon_slave_0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>29</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>37</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>39</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>40</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>55</b> modules, <b>239</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>57</b> modules, <b>247</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>63</b> modules, <b>289</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>63</b> modules, <b>291</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>363</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>30</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>38</b> connections]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/LT24_System_nios2</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/LT24_System_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/LT24_System_sdram_controller</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altpll</b> "<b>submodules/LT24_System_pll</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>LT24_CTRL</b> "<b>submodules/LT24_Module</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LT24_System_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/LT24_System_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="LT24_System"><![CDATA["<b>LT24_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 8 starting:altera_nios2_qsys "submodules/LT24_System_nios2"</message>
   <message level="Info" culprit="nios2">Starting RTL generation for module 'LT24_System_nios2'</message>
   <message level="Info" culprit="nios2">  Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=LT24_System_nios2 --dir=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0001_nios2_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0001_nios2_gen//LT24_System_nios2_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:23 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:23 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:26 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)     Testbench</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:28 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:31 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2">Done RTL generation for module 'LT24_System_nios2'</message>
   <message level="Info" culprit="nios2"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 7 starting:altera_avalon_jtag_uart "submodules/LT24_System_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'LT24_System_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=LT24_System_jtag_uart --dir=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0002_jtag_uart_gen//LT24_System_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'LT24_System_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 6 starting:altera_avalon_new_sdram_controller "submodules/LT24_System_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'LT24_System_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=LT24_System_sdram_controller --dir=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0003_sdram_controller_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0003_sdram_controller_gen//LT24_System_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'LT24_System_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 5 starting:altpll "submodules/LT24_System_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/14.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0004_sopcgen/LT24_System_pll.v --source=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0004_sopcgen/LT24_System_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.861s</message>
   <message level="Info" culprit="pll"><![CDATA["<b>LT24_System</b>" instantiated <b>altpll</b> "<b>pll</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 4 starting:LT24_CTRL "submodules/LT24_Module"</message>
   <message level="Info" culprit="LT24_CTRL_0"><![CDATA["<b>LT24_System</b>" instantiated <b>LT24_CTRL</b> "<b>LT24_CTRL_0</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 3 starting:altera_mm_interconnect "submodules/LT24_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 53 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 48 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_instruction_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_agent</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 45 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_agent</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 34 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 33 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 32 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 31 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 30 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 29 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 23 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 22 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 21 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 20 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 19 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 18 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 15 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 14 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 10 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 9 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 8 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 5 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 59 starting:altera_irq_mapper "submodules/LT24_System_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 58 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:14.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=nios2.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; /&gt;&lt;slave name=&apos;LT24_CTRL_0.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=33554464,exceptionOffset=32,exceptionSlave=sdram_controller.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=33554432,resetOffset=0,resetSlave=sdram_controller.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="LT24_System:.:nios2"
   kind="altera_nios2_qsys"
   version="14.0"
   name="LT24_System_nios2">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="nios2.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="sdram_controller.s1" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="exceptionSlave" value="sdram_controller.s1" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; /&gt;&lt;slave name=&apos;LT24_CTRL_0.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="33554464" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram_controller.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="33554432" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="67110944" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="nios2" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 8 starting:altera_nios2_qsys "submodules/LT24_System_nios2"</message>
   <message level="Info" culprit="nios2">Starting RTL generation for module 'LT24_System_nios2'</message>
   <message level="Info" culprit="nios2">  Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=LT24_System_nios2 --dir=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0001_nios2_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0001_nios2_gen//LT24_System_nios2_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:23 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:23 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:25 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:26 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)     Testbench</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:27 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:28 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:31 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2"># 2014.12.12 10:50:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2">Done RTL generation for module 'LT24_System_nios2'</message>
   <message level="Info" culprit="nios2"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:14.0:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="LT24_System:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="14.0"
   name="LT24_System_jtag_uart">
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 7 starting:altera_avalon_jtag_uart "submodules/LT24_System_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'LT24_System_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=LT24_System_jtag_uart --dir=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0002_jtag_uart_gen//LT24_System_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'LT24_System_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:14.0:TAC=6.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=2,clockRate=100000000,columnWidth=9,componentName=LT24_System_sdram_controller,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=8,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=0.75,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="LT24_System:.:sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="14.0"
   name="LT24_System_sdram_controller">
  <parameter name="dataWidth" value="16" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TAC" value="6.5" />
  <parameter name="bankWidth" value="2" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="addressWidth" value="24" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="9" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="8" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="2" />
  <parameter name="rowWidth" value="13" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="refreshPeriod" value="0.75" />
  <parameter name="TMRD" value="3" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="size" value="33554432" />
  <parameter name="componentName" value="LT24_System_sdram_controller" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_sdram_controller.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="sdram_controller" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 6 starting:altera_avalon_new_sdram_controller "submodules/LT24_System_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'LT24_System_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=LT24_System_sdram_controller --dir=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0003_sdram_controller_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0003_sdram_controller_gen//LT24_System_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'LT24_System_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=-3000,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3000 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -3.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1418306626903251.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="LT24_System:.:pll"
   kind="altpll"
   version="14.0"
   name="LT24_System_pll">
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="-3000" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -3.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1418306626903251.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3000 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="2" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DIVIDE_BY" value="5" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_pll.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="pll" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 5 starting:altpll "submodules/LT24_System_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/14.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0004_sopcgen/LT24_System_pll.v --source=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0004_sopcgen/LT24_System_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/aroulin/AppData/Local/Temp/alt6416_8021823096801810238.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.861s</message>
   <message level="Info" culprit="pll"><![CDATA["<b>LT24_System</b>" instantiated <b>altpll</b> "<b>pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LT24_CTRL:1.5:AUTO_CLOCK_CLOCK_RATE=50000000"
   instancePathKey="LT24_System:.:LT24_CTRL_0"
   kind="LT24_CTRL"
   version="1.5"
   name="LT24_Module">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_Module.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_CTRL_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="LT24_CTRL_0" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 4 starting:LT24_CTRL "submodules/LT24_Module"</message>
   <message level="Info" culprit="LT24_CTRL_0"><![CDATA["<b>LT24_System</b>" instantiated <b>LT24_CTRL</b> "<b>LT24_CTRL_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,COMPOSE_CONTENTS=add_instance {nios2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {LT24_CTRL_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pll_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pll_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pll_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_CTRL_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {nios2_instruction_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {nios2_instruction_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_instruction_master_agent} {ID} {2};set_instance_parameter_value {nios2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {nios2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {nios2_data_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {nios2_data_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001030&quot;
   end=&quot;0x00000000004001038&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001020&quot;
   end=&quot;0x00000000004001030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001000&quot;
   end=&quot;0x00000000004001020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_data_master_agent} {ID} {1};set_instance_parameter_value {nios2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {LT24_CTRL_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {nios2_jtag_debug_module_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_jtag_debug_module_agent} {ST_DATA_W} {108};set_instance_parameter_value {nios2_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_jtag_debug_module_agent} {ID} {2};set_instance_parameter_value {nios2_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_controller_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_agent} {ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_controller_s1_agent} {ID} {4};set_instance_parameter_value {sdram_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pll_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {pll_pll_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pll_pll_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pll_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pll_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pll_pll_slave_agent} {ID} {3};set_instance_parameter_value {pll_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_agent} {USE_WRITERESPONSE} {0};add_instance {pll_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_CTRL_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {ST_DATA_W} {108};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {ID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x2000000 0x4000800 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x4001000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 2 0 3 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00010 00001 10000 01000 00100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x2000000 0x4000800 0x4001000 0x4001020 0x4001030 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x4001000 0x4001020 0x4001030 0x4001038 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x2000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {90};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {108};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {108};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {108};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {nios2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_instruction_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_limiter} {REORDER} {0};add_instance {nios2_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {nios2_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_data_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {nios2_data_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_data_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_limiter} {REORDER} {0};add_instance {sdram_controller_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_controller_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_ST_DATA_W} {108};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_controller_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_ST_DATA_W} {108};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {108};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {sdram_controller_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_instruction_master_translator.avalon_universal_master_0} {nios2_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {defaultConnection} {false};add_connection {nios2_data_master_translator.avalon_universal_master_0} {nios2_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {defaultConnection} {false};add_connection {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0} {LT24_CTRL_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0/LT24_CTRL_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0/LT24_CTRL_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0/LT24_CTRL_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {LT24_CTRL_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/LT24_CTRL_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {nios2_jtag_debug_module_agent.m0} {nios2_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_jtag_debug_module_agent.m0/nios2_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_jtag_debug_module_agent.m0/nios2_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_jtag_debug_module_agent.m0/nios2_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_jtag_debug_module_agent.rf_source} {nios2_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_jtag_debug_module_agent_rsp_fifo.out} {nios2_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {nios2_jtag_debug_module_agent.rdata_fifo_src} {nios2_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {nios2_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/nios2_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {sdram_controller_s1_agent.m0} {sdram_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_s1_agent.rf_source} {sdram_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rsp_fifo.out} {sdram_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_s1_agent.rdata_fifo_src} {sdram_controller_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rdata_fifo.out} {sdram_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {pll_pll_slave_agent.m0} {pll_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pll_pll_slave_agent.rf_source} {pll_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pll_pll_slave_agent_rsp_fifo.out} {pll_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {pll_pll_slave_agent.rdata_fifo_src} {pll_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {pll_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/pll_pll_slave_agent.cp} {qsys_mm.command};add_connection {LT24_CTRL_0_avalon_slave_0_agent.m0} {LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_CTRL_0_avalon_slave_0_agent.m0/LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_CTRL_0_avalon_slave_0_agent.m0/LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_CTRL_0_avalon_slave_0_agent.m0/LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_CTRL_0_avalon_slave_0_agent.rf_source} {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.out} {LT24_CTRL_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LT24_CTRL_0_avalon_slave_0_agent.rdata_fifo_src} {LT24_CTRL_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {LT24_CTRL_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/LT24_CTRL_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {nios2_instruction_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {LT24_CTRL_0_avalon_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {LT24_CTRL_0_avalon_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {nios2_jtag_debug_module_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {nios2_jtag_debug_module_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {sdram_controller_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {pll_pll_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {pll_pll_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {LT24_CTRL_0_avalon_slave_0_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {LT24_CTRL_0_avalon_slave_0_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router.src} {nios2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_instruction_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_instruction_master_limiter.rsp_src} {nios2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.rsp_src/nios2_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_data_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_data_master_limiter.rsp_src} {nios2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.rsp_src/nios2_data_master_agent.rp} {qsys_mm.response};add_connection {sdram_controller_s1_burst_adapter.source0} {sdram_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_burst_adapter.source0/sdram_controller_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {router_004.src} {sdram_controller_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/sdram_controller_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_controller_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {sdram_controller_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sdram_controller_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_controller_s1_cmd_width_adapter.src} {sdram_controller_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_cmd_width_adapter.src/sdram_controller_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_001.sink2} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src2} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.response};add_connection {nios2_instruction_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_data_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_instruction_master_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_data_master_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_master_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_jtag_debug_module_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {pll_pll_slave_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_slave_0_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_instruction_master_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_data_master_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_master_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_jtag_debug_module_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {pll_pll_slave_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {pll_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_data_master_limiter.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_translator.reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_cmd_width_adapter.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {nios2_instruction_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_data_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_jtag_debug_module_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {pll_pll_slave_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_slave_0_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_instruction_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_data_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_jtag_debug_module_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {pll_pll_slave_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {pll_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_slave_0_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_instruction_master_limiter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_data_master_limiter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_reset_n_reset_bridge.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_burst_adapter.cr0} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_rsp_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_cmd_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {pll_c0} {clock} {slave};set_interface_property {pll_c0} {EXPORT_OF} {pll_c0_clock_bridge.in_clk};add_interface {nios2_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_reset_n_reset_bridge_in_reset} {EXPORT_OF} {nios2_reset_n_reset_bridge.in_reset};add_interface {sdram_controller_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_controller_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_controller_reset_reset_bridge.in_reset};add_interface {LT24_CTRL_0_avalon_master} {avalon} {slave};set_interface_property {LT24_CTRL_0_avalon_master} {EXPORT_OF} {LT24_CTRL_0_avalon_master_translator.avalon_anti_master_0};add_interface {nios2_data_master} {avalon} {slave};set_interface_property {nios2_data_master} {EXPORT_OF} {nios2_data_master_translator.avalon_anti_master_0};add_interface {nios2_instruction_master} {avalon} {slave};set_interface_property {nios2_instruction_master} {EXPORT_OF} {nios2_instruction_master_translator.avalon_anti_master_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {LT24_CTRL_0_avalon_slave_0} {avalon} {master};set_interface_property {LT24_CTRL_0_avalon_slave_0} {EXPORT_OF} {LT24_CTRL_0_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {nios2_jtag_debug_module} {avalon} {master};set_interface_property {nios2_jtag_debug_module} {EXPORT_OF} {nios2_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {pll_pll_slave} {avalon} {master};set_interface_property {pll_pll_slave} {EXPORT_OF} {pll_pll_slave_translator.avalon_anti_slave_0};add_interface {sdram_controller_s1} {avalon} {master};set_interface_property {sdram_controller_s1} {EXPORT_OF} {sdram_controller_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.LT24_CTRL_0.avalon_master} {0};set_module_assignment {interconnect_id.LT24_CTRL_0.avalon_slave_0} {0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.nios2.data_master} {1};set_module_assignment {interconnect_id.nios2.instruction_master} {2};set_module_assignment {interconnect_id.nios2.jtag_debug_module} {2};set_module_assignment {interconnect_id.pll.pll_slave} {3};set_module_assignment {interconnect_id.sdram_controller.s1} {4};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001030&quot;
   end=&quot;0x00000000004001038&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001020&quot;
   end=&quot;0x00000000004001030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001000&quot;
   end=&quot;0x00000000004001020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=73,PKT_SRC_ID_L=71,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x4000000,0x4001000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:10:0x2000000:0x4000000:both:1:0:0:1,2:01:0x4000800:0x4001000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000000,0x4000800,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=00010,00001,10000,01000,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,0,3,1,END_ADDRESS=0x4000000,0x4001000,0x4001020,0x4001030,0x4001038,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00010:0x2000000:0x4000000:both:1:0:0:1,2:00001:0x4000800:0x4001000:both:1:0:0:1,0:10000:0x4001000:0x4001020:both:1:0:0:1,3:01000:0x4001020:0x4001030:both:1:0:0:1,1:00100:0x4001030:0x4001038:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000000,0x4000800,0x4001000,0x4001020,0x4001030,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x2000000:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000000,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=read,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=100000000,CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=76,PKT_DEST_ID_L=74,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:read:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=90,TYPE_OF_TRANSACTION=read,both,read)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=50000000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=50000000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5)(altera_merlin_burst_adapter:14.0:ADAPTER_VERSION=13.1,AUTO_CR0_CLOCK_RATE=100000000,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=90)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:14.0:AUTO_CLK_CLOCK_RATE=100000000,COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=89,IN_PKT_ORI_BURST_SIZE_L=87,IN_PKT_RESPONSE_STATUS_H=86,IN_PKT_RESPONSE_STATUS_L=85,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_ST_DATA_W=90,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=107,OUT_PKT_ORI_BURST_SIZE_L=105,OUT_PKT_RESPONSE_STATUS_H=104,OUT_PKT_RESPONSE_STATUS_L=103,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=108,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:14.0:AUTO_CLK_CLOCK_RATE=100000000,COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=107,IN_PKT_ORI_BURST_SIZE_L=105,IN_PKT_RESPONSE_STATUS_H=104,IN_PKT_RESPONSE_STATUS_L=103,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_ST_DATA_W=108,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=89,OUT_PKT_ORI_BURST_SIZE_L=87,OUT_PKT_RESPONSE_STATUS_H=86,OUT_PKT_RESPONSE_STATUS_L=85,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=90,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="LT24_System:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.0"
   name="LT24_System_mm_interconnect_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {LT24_CTRL_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pll_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pll_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pll_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pll_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pll_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pll_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pll_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_CTRL_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {nios2_instruction_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {nios2_instruction_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_instruction_master_agent} {ID} {2};set_instance_parameter_value {nios2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {nios2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {nios2_data_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {nios2_data_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001030&quot;
   end=&quot;0x00000000004001038&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001020&quot;
   end=&quot;0x00000000004001030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001000&quot;
   end=&quot;0x00000000004001020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_data_master_agent} {ID} {1};set_instance_parameter_value {nios2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {LT24_CTRL_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {ID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {nios2_jtag_debug_module_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_jtag_debug_module_agent} {ST_DATA_W} {108};set_instance_parameter_value {nios2_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_jtag_debug_module_agent} {ID} {2};set_instance_parameter_value {nios2_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_controller_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_agent} {ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_controller_s1_agent} {ID} {4};set_instance_parameter_value {sdram_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pll_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pll_pll_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {pll_pll_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {pll_pll_slave_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {pll_pll_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {pll_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {pll_pll_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {pll_pll_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pll_pll_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pll_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pll_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pll_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pll_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pll_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pll_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pll_pll_slave_agent} {ID} {3};set_instance_parameter_value {pll_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pll_pll_slave_agent} {USE_WRITERESPONSE} {0};add_instance {pll_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pll_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_CTRL_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {ST_DATA_W} {108};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {ID} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x2000000 0x4000800 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 0x4001000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 2 0 3 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00010 00001 10000 01000 00100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x2000000 0x4000800 0x4001000 0x4001020 0x4001030 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x4001000 0x4001020 0x4001030 0x4001038 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x2000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {90};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {108};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {108};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {108};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {nios2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_instruction_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_limiter} {REORDER} {0};add_instance {nios2_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {nios2_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_data_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {nios2_data_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {nios2_data_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {nios2_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {nios2_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_limiter} {REORDER} {0};add_instance {sdram_controller_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_controller_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_ST_DATA_W} {108};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_controller_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_ST_DATA_W} {108};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_ST_DATA_W} {90};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {108};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {sdram_controller_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_instruction_master_translator.avalon_universal_master_0} {nios2_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {defaultConnection} {false};add_connection {nios2_data_master_translator.avalon_universal_master_0} {nios2_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {defaultConnection} {false};add_connection {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0} {LT24_CTRL_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0/LT24_CTRL_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0/LT24_CTRL_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {LT24_CTRL_0_avalon_master_translator.avalon_universal_master_0/LT24_CTRL_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {LT24_CTRL_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/LT24_CTRL_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {nios2_jtag_debug_module_agent.m0} {nios2_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_jtag_debug_module_agent.m0/nios2_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_jtag_debug_module_agent.m0/nios2_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_jtag_debug_module_agent.m0/nios2_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_jtag_debug_module_agent.rf_source} {nios2_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_jtag_debug_module_agent_rsp_fifo.out} {nios2_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {nios2_jtag_debug_module_agent.rdata_fifo_src} {nios2_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {nios2_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/nios2_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {sdram_controller_s1_agent.m0} {sdram_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_s1_agent.rf_source} {sdram_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rsp_fifo.out} {sdram_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_s1_agent.rdata_fifo_src} {sdram_controller_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rdata_fifo.out} {sdram_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {pll_pll_slave_agent.m0} {pll_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pll_pll_slave_agent.m0/pll_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pll_pll_slave_agent.rf_source} {pll_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pll_pll_slave_agent_rsp_fifo.out} {pll_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {pll_pll_slave_agent.rdata_fifo_src} {pll_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {pll_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/pll_pll_slave_agent.cp} {qsys_mm.command};add_connection {LT24_CTRL_0_avalon_slave_0_agent.m0} {LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_CTRL_0_avalon_slave_0_agent.m0/LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_CTRL_0_avalon_slave_0_agent.m0/LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_CTRL_0_avalon_slave_0_agent.m0/LT24_CTRL_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_CTRL_0_avalon_slave_0_agent.rf_source} {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.out} {LT24_CTRL_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LT24_CTRL_0_avalon_slave_0_agent.rdata_fifo_src} {LT24_CTRL_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {LT24_CTRL_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/LT24_CTRL_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {nios2_instruction_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {LT24_CTRL_0_avalon_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {LT24_CTRL_0_avalon_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {nios2_jtag_debug_module_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {nios2_jtag_debug_module_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {sdram_controller_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {pll_pll_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {pll_pll_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {LT24_CTRL_0_avalon_slave_0_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {LT24_CTRL_0_avalon_slave_0_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router.src} {nios2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_instruction_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_instruction_master_limiter.rsp_src} {nios2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.rsp_src/nios2_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_data_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_data_master_limiter.rsp_src} {nios2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.rsp_src/nios2_data_master_agent.rp} {qsys_mm.response};add_connection {sdram_controller_s1_burst_adapter.source0} {sdram_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_burst_adapter.source0/sdram_controller_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {router_004.src} {sdram_controller_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/sdram_controller_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_controller_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {sdram_controller_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sdram_controller_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_controller_s1_cmd_width_adapter.src} {sdram_controller_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_cmd_width_adapter.src/sdram_controller_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_001.sink2} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src2} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.response};add_connection {nios2_instruction_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_data_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_instruction_master_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_data_master_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_master_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_jtag_debug_module_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {pll_pll_slave_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_slave_0_translator.reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_instruction_master_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_data_master_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_master_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_jtag_debug_module_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {pll_pll_slave_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {pll_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {nios2_data_master_limiter.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {nios2_reset_n_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_translator.reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_cmd_width_adapter.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {nios2_instruction_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_data_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_jtag_debug_module_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {pll_pll_slave_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_slave_0_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_instruction_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_data_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_jtag_debug_module_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {pll_pll_slave_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {pll_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_slave_0_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_instruction_master_limiter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_data_master_limiter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {nios2_reset_n_reset_bridge.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_translator.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_agent.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_burst_adapter.cr0} {clock};add_connection {pll_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_rsp_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_s1_cmd_width_adapter.clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {pll_c0_clock_bridge.out_clk} {sdram_controller_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {pll_c0} {clock} {slave};set_interface_property {pll_c0} {EXPORT_OF} {pll_c0_clock_bridge.in_clk};add_interface {nios2_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_reset_n_reset_bridge_in_reset} {EXPORT_OF} {nios2_reset_n_reset_bridge.in_reset};add_interface {sdram_controller_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_controller_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_controller_reset_reset_bridge.in_reset};add_interface {LT24_CTRL_0_avalon_master} {avalon} {slave};set_interface_property {LT24_CTRL_0_avalon_master} {EXPORT_OF} {LT24_CTRL_0_avalon_master_translator.avalon_anti_master_0};add_interface {nios2_data_master} {avalon} {slave};set_interface_property {nios2_data_master} {EXPORT_OF} {nios2_data_master_translator.avalon_anti_master_0};add_interface {nios2_instruction_master} {avalon} {slave};set_interface_property {nios2_instruction_master} {EXPORT_OF} {nios2_instruction_master_translator.avalon_anti_master_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {LT24_CTRL_0_avalon_slave_0} {avalon} {master};set_interface_property {LT24_CTRL_0_avalon_slave_0} {EXPORT_OF} {LT24_CTRL_0_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {nios2_jtag_debug_module} {avalon} {master};set_interface_property {nios2_jtag_debug_module} {EXPORT_OF} {nios2_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {pll_pll_slave} {avalon} {master};set_interface_property {pll_pll_slave} {EXPORT_OF} {pll_pll_slave_translator.avalon_anti_slave_0};add_interface {sdram_controller_s1} {avalon} {master};set_interface_property {sdram_controller_s1} {EXPORT_OF} {sdram_controller_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.LT24_CTRL_0.avalon_master} {0};set_module_assignment {interconnect_id.LT24_CTRL_0.avalon_slave_0} {0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.nios2.data_master} {1};set_module_assignment {interconnect_id.nios2.instruction_master} {2};set_module_assignment {interconnect_id.nios2.jtag_debug_module} {2};set_module_assignment {interconnect_id.pll.pll_slave} {3};set_module_assignment {interconnect_id.sdram_controller.s1} {4};" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </childSourceFiles>
  <instantiator instantiator="LT24_System" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 3 starting:altera_mm_interconnect "submodules/LT24_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>61</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LT24_System_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LT24_System_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 53 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 48 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_instruction_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_agent</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 45 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_agent</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 34 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 33 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 32 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 31 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 30 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 29 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 23 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 22 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 21 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 20 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 19 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 18 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 15 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 14 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 10 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 9 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 8 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LT24_System">queue size: 5 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="LT24_System:.:irq_mapper"
   kind="altera_irq_mapper"
   version="14.0"
   name="LT24_System_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="NUM_RCVRS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 59 starting:altera_irq_mapper "submodules/LT24_System_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:14.0:ADAPT_RESET_REQUEST=0,AUTO_CLK_CLOCK_RATE=-1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="LT24_System:.:rst_controller"
   kind="altera_reset_controller"
   version="14.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 58 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LT24_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:nios2_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="14.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="nios2_instruction_master_translator,nios2_data_master_translator,LT24_CTRL_0_avalon_master_translator" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:nios2_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="14.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="nios2_jtag_debug_module_translator,sdram_controller_s1_translator,jtag_uart_avalon_jtag_slave_translator,pll_pll_slave_translator,LT24_CTRL_0_avalon_slave_0_translator" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 53 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:nios2_instruction_master_agent"
   kind="altera_merlin_master_agent"
   version="14.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="nios2_instruction_master_agent,nios2_data_master_agent,LT24_CTRL_0_avalon_master_agent" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 48 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_instruction_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:nios2_jtag_debug_module_agent"
   kind="altera_merlin_slave_agent"
   version="14.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="nios2_jtag_debug_module_agent,sdram_controller_s1_agent,jtag_uart_avalon_jtag_slave_agent,pll_pll_slave_agent,LT24_CTRL_0_avalon_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 45 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:nios2_jtag_debug_module_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="14.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="nios2_jtag_debug_module_agent_rsp_fifo,sdram_controller_s1_agent_rsp_fifo,sdram_controller_s1_agent_rdata_fifo,jtag_uart_avalon_jtag_slave_agent_rsp_fifo,pll_pll_slave_agent_rsp_fifo,LT24_CTRL_0_avalon_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x4000000,0x4001000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:10:0x2000000:0x4000000:both:1:0:0:1,2:01:0x4000800:0x4001000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000000,0x4000800,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="LT24_System_mm_interconnect_0_router">
  <parameter name="END_ADDRESS" value="0x4000000,0x4001000" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x2000000,0x4000800" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter
     name="SLAVES_INFO"
     value="4:10:0x2000000:0x4000000:both:1:0:0:1,2:01:0x4000800:0x4001000:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="4,2" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 34 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=00010,00001,10000,01000,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,0,3,1,END_ADDRESS=0x4000000,0x4001000,0x4001020,0x4001030,0x4001038,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00010:0x2000000:0x4000000:both:1:0:0:1,2:00001:0x4000800:0x4001000:both:1:0:0:1,0:10000:0x4001000:0x4001020:both:1:0:0:1,3:01000:0x4001020:0x4001030:both:1:0:0:1,1:00100:0x4001030:0x4001038:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000000,0x4000800,0x4001000,0x4001020,0x4001030,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="LT24_System_mm_interconnect_0_router_001">
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0x4001000,0x4001020,0x4001030,0x4001038" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="CHANNEL_ID" value="00010,00001,10000,01000,00100" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter
     name="START_ADDRESS"
     value="0x2000000,0x4000800,0x4001000,0x4001020,0x4001030" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter
     name="SLAVES_INFO"
     value="4:00010:0x2000000:0x4000000:both:1:0:0:1,2:00001:0x4000800:0x4001000:both:1:0:0:1,0:10000:0x4001000:0x4001020:both:1:0:0:1,3:01000:0x4001020:0x4001030:both:1:0:0:1,1:00100:0x4001030:0x4001038:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="4,2,0,3,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 33 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x2000000:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000000,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="14.0"
   name="LT24_System_mm_interconnect_0_router_002">
  <parameter name="END_ADDRESS" value="0x4000000" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x2000000" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="SLAVES_INFO" value="4:1:0x2000000:0x4000000:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="4" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 32 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=read,both"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="14.0"
   name="LT24_System_mm_interconnect_0_router_003">
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="2,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 31 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=100000000,CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=76,PKT_DEST_ID_L=74,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:read:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=90,TYPE_OF_TRANSACTION=read,both,read"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="14.0"
   name="LT24_System_mm_interconnect_0_router_004">
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,read" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="78" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="80" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="PKT_DEST_ID_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="PKT_DEST_ID_H" value="76" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x0:read:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:read:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="2,1,0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 30 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="14.0"
   name="LT24_System_mm_interconnect_0_router_005">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="router_005,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 29 starting:altera_merlin_router "submodules/LT24_System_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=50000000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:nios2_instruction_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="14.0"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="nios2_instruction_master_limiter,nios2_data_master_limiter" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 26 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:14.0:ADAPTER_VERSION=13.1,AUTO_CR0_CLOCK_RATE=100000000,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=90"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:sdram_controller_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="14.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="sdram_controller_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 24 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 23 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=5"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_cmd_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 22 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_cmd_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="cmd_demux_002,rsp_demux_002,rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 21 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 20 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_cmd_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 19 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_cmd_mux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 18 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_rsp_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 15 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_rsp_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 14 starting:altera_merlin_demultiplexer "submodules/LT24_System_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 10 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_rsp_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 9 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="LT24_System_mm_interconnect_0_rsp_mux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LT24_System_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 8 starting:altera_merlin_multiplexer "submodules/LT24_System_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:14.0:AUTO_CLK_CLOCK_RATE=100000000,COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=89,IN_PKT_ORI_BURST_SIZE_L=87,IN_PKT_RESPONSE_STATUS_H=86,IN_PKT_RESPONSE_STATUS_L=85,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_ST_DATA_W=90,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=107,OUT_PKT_ORI_BURST_SIZE_L=105,OUT_PKT_RESPONSE_STATUS_H=104,OUT_PKT_RESPONSE_STATUS_L=103,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=108,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:sdram_controller_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="14.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="107" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="105" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:74) src_id(73:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="89" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="87" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="sdram_controller_s1_rsp_width_adapter,sdram_controller_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="LT24_System:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="14.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="CHANNEL_WIDTH" value="5" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="108" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LT24_System_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005" />
  <messages>
   <message level="Debug" culprit="LT24_System">queue size: 5 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
</deploy>
