#include "clk.h"

uint16_t cnt_t = 0;
ISR(TIMER1_COMPA_vect) {
  cnt+=1;
  //0,01 sekunde
  if (cnt % 625 == 0) {
	m_second+=1;
  }
  //10 Hz 
  if (cnt % 6250 == 0) {
	  centi_second = 1;
	}
  //2 Hz
  if (cnt % 31250 == 0) {
	  half_second = 1;
	}  
	
  //1 Hz 
  if (cnt == 62500) {
	  cnt = 0;
	  second = 1;
  }
  
  if (cnt_t == 62500) {
	  cnt_t = 0;
	  if(count_time){
		time_counter+=1;
		}
  }
  
  
}

void setup_heartbeat_timer() {
  cli();                   // Disable interrupts!
  TCCR1B |= (1 << CS10);   // Prescaler: 1 => 16E6 ticks/second
  TCCR1B |= (1 << WGM12);  // Use Timer 1 in CTC-mode
  TIMSK1 |= (1 << OCIE1A); // Enable compare-match-interrupt for OCR1A
  OCR1A = 255;             // Every 16E6/256 ticks COMPA_vect is fired.
                           // This equals an (non-existent) 512-clock-
                           // divisor. We need this information for
                           // later calculations.
                           // BTW: Keep in mind that there is one more
                           // OCR-register for timer 1, which you can
                           // use to do some more neat stuff.
                           // BTW^2: Remember that OCR1[A|B] are 16 bit!
  sei();                   // Enable interrupts!
}

