<div align="center">

# SoC Project: I2C Master/Slave Design & UVM Verification

<img src="https://img.shields.io/badge/Language-SystemVerilog-green?style=for-the-badge&logo=verilog" />
<img src="https://img.shields.io/badge/Verification-UVM_1.2-blue?style=for-the-badge" />
<img src="https://img.shields.io/badge/Tool-Synopsys_VCS-purple?style=for-the-badge" />
<img src="https://img.shields.io/badge/Tool-Xilinx_Vivado-red?style=for-the-badge" />
<img src="https://img.shields.io/badge/Hardware-Basys3_FPGA-orange?style=for-the-badge" />

<br/>

<p align="center">
  <strong>I2C í†µì‹  ì¸í„°í˜ì´ìŠ¤ ì„¤ê³„ ë° UVM ê¸°ë°˜ ê²€ì¦ í”„ë¡œì íŠ¸</strong><br>
  SystemVerilogë¥¼ ì´ìš©í•œ RTL ì„¤ê³„ë¶€í„° Synopsys VCSë¥¼ í™œìš©í•œ ê²€ì¦, í–¥í›„ Microblaze ì—°ë™ê¹Œì§€ ê³ ë ¤í•œ SoC í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.
</p>

</div>

<br/>

## ğŸ“ í”„ë¡œì íŠ¸ ê°œìš” (Project Overview)

ë³¸ í”„ë¡œì íŠ¸ëŠ” SoC(System on Chip) í™˜ê²½ì—ì„œ í•„ìˆ˜ì ì¸ **I2C(Inter-Integrated Circuit)** í†µì‹  í”„ë¡œí† ì½œì„ êµ¬í˜„í•˜ê³  ê²€ì¦í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.
[cite_start]2ì„ ì‹ ë°˜ì´ì¤‘ í†µì‹ (Half-Duplex) ë°©ì‹ì˜ I2C Masterì™€ Slaveë¥¼ ì„¤ê³„í•˜ì˜€ìœ¼ë©°, **UVM(Universal Verification Methodology)** í™˜ê²½ì„ êµ¬ì¶•í•˜ì—¬ ë°ì´í„° ë¬´ê²°ì„±ì„ 100% í™•ë³´í•˜ì˜€ìŠµë‹ˆë‹¤[cite: 62, 70, 77].

### ğŸ¯ í”„ë¡œì íŠ¸ ëª©í‘œ (Goals)
1.  [cite_start]**RTL ì„¤ê³„:** I2C Protocol(Start/Stop, ACK/NACK, Repeated Start)ì„ ì¤€ìˆ˜í•˜ëŠ” Master/Slave ëª¨ë“ˆ êµ¬í˜„[cite: 77].
2.  [cite_start]**ê²€ì¦(Verification):** Synopsys VCS ë° UVMì„ í™œìš©í•œ Testbench êµ¬ì¶• ë° ì‹œë®¬ë ˆì´ì…˜[cite: 78].
3.  [cite_start]**í™•ì¥ì„±(Future):** Microblaze ë° AXI4 ë²„ìŠ¤ ì¸í„°í˜ì´ìŠ¤ì™€ì˜ ì—°ë™ì„ í†µí•œ SoC ì‹œìŠ¤í…œ í†µí•©.

---

## ğŸ“š ê¸°ìˆ ì  ë°°ê²½ (Technical Background)

### I2C vs SPI ë¹„êµ ë¶„ì„
[cite_start]ë³¸ í”„ë¡œì íŠ¸ëŠ” I2Cì˜ **2ì„ ì‹ êµ¬ì¡°**ì™€ **ì£¼ì†Œ ì§€ì • ë°©ì‹**ì˜ íš¨ìœ¨ì„±ì— ì£¼ëª©í•˜ì—¬ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤[cite: 90, 91, 92, 93].

| Feature | I2C (ë³¸ í”„ë¡œì íŠ¸) | SPI |
| :--- | :--- | :--- |
| **í†µì‹  ë¼ì¸** | [cite_start]2ê°œ (SCL, SDA) [cite: 105] | [cite_start]4ê°œ (MOSI, MISO, SCLK, CS) [cite: 104] |
| **í†µì‹  ë°©ì‹** | [cite_start]ë°˜ì´ì¤‘ (Half Duplex) [cite: 109] | [cite_start]ì „ì´ì¤‘ (Full Duplex) [cite: 108] |
| **ì—°ê²°ì„±** | [cite_start]1:N (ì£¼ì†Œ ê¸°ë°˜) [cite: 101] | [cite_start]1:N (CS ì‹ í˜¸ ê¸°ë°˜) [cite: 100] |
| **ë™ê¸°í™”** | [cite_start]ë™ê¸°ì‹ (Synchronous) [cite: 97] | [cite_start]ë™ê¸°ì‹ (Synchronous) [cite: 96] |

### I2C Protocol Implementation
* [cite_start]**Start/Stop Condition:** SCLì´ Highì¼ ë•Œ SDAì˜ ì—£ì§€ ë³€í™”ë¥¼ ê°ì§€í•˜ì—¬ êµ¬í˜„[cite: 119].
* [cite_start]**Write/Read Operation:** 7-bit Slave Addressì™€ R/W ë¹„íŠ¸ë¥¼ í¬í•¨í•œ í”„ë ˆì„ êµ¬ì¡° ì„¤ê³„[cite: 127, 128].
* [cite_start]**FSM (Finite State Machine):** `IDLE` â†” `START` â†” `DATA` â†” `ACK` â†” `STOP` íë¦„ì˜ ì •êµí•œ ìƒíƒœ ë¨¸ì‹  ì œì–´[cite: 131].

---

## ğŸ— ì‹œìŠ¤í…œ êµ¬ì¡° ë° UVM í™˜ê²½ (System Architecture & UVM)

ì´ í”„ë¡œì íŠ¸ëŠ” UVM 1.2 í‘œì¤€ì„ ì¤€ìˆ˜í•˜ë©°, ê³„ì¸µì ì¸ ê²€ì¦ í™˜ê²½ì„ êµ¬ì¶•í–ˆìŠµë‹ˆë‹¤.

### UVM Phase Execution
[cite_start]UVMì˜ í‘œì¤€ Phase íë¦„ì— ë”°ë¼ ì»´í¬ë„ŒíŠ¸ê°€ ë™ì‘í•©ë‹ˆë‹¤[cite: 148, 150].
1.  [cite_start]**Build Phase:** `build_phase()`ë¥¼ í†µí•´ Environment, Agent, Scoreboard ë“±ì˜ í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ë¥¼ ìƒì„±í•˜ê³  ê³„ì¸µì„ êµ¬ì„±í•©ë‹ˆë‹¤[cite: 150].
2.  [cite_start]**Connect Phase:** `connect_phase()`ì—ì„œ Monitor-Scoreboard, Driver-Sequencer ê°„ì˜ TLM í¬íŠ¸ë¥¼ ì—°ê²°í•©ë‹ˆë‹¤[cite: 153].
3.  [cite_start]**Run Phase:** `run_phase()`ì—ì„œ ì‹¤ì œ ì‹œë®¬ë ˆì´ì…˜ ì‹œê°„ ë™ì•ˆ Driver êµ¬ë™ ë° Monitor ìƒ˜í”Œë§ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤[cite: 155].

### UVM Class Details
* [cite_start]**`i2c_sequence`**: ëœë¤ íŠ¸ëœì­ì…˜(Write/Read)ì„ ìƒì„±í•˜ì—¬ Sequencerë¡œ ì „ë‹¬í•©ë‹ˆë‹¤[cite: 161].
* **`i2c_driver`**: Virtual Interfaceë¥¼ í†µí•´ RTL(DUT)ì— ë¬¼ë¦¬ì ì¸ ì‹ í˜¸(SCL, SDA)ë¥¼ ì¸ê°€í•©ë‹ˆë‹¤[cite: 164].
* **`i2c_monitor`**: ë²„ìŠ¤ ìƒì˜ ì‹ í˜¸ë¥¼ ìƒ˜í”Œë§í•˜ì—¬ Transaction ë ˆë²¨ë¡œ ë³€í™˜ í›„ Scoreboardë¡œ ì „ì†¡í•©ë‹ˆë‹¤[cite: 166].
* **`i2c_scoreboard`**: Masterê°€ ë³´ë‚¸ ë°ì´í„°(`tx_data`)ì™€ Slaveê°€ ìˆ˜ì‹ í•œ ë°ì´í„°(`rx_data`/`led`)ë¥¼ ë¹„êµ ê²€ì¦í•©ë‹ˆë‹¤.

---

## ğŸ’» ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ (Simulation Results)

Synopsys VCSë¥¼ ì´ìš©í•œ ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼, ì´ 256ê°œì˜ íŠ¸ëœì­ì…˜ì— ëŒ€í•´ **100%ì˜ ì„±ê³µë¥ **ì„ ë‹¬ì„±í–ˆìŠµë‹ˆë‹¤.

### 1. Waveform Analysis (Verdi)
<details>
<summary>Click to see Waveform Details</summary>

* **Write Transaction:** Masterê°€ `0xDE` ë°ì´í„°ë¥¼ Slave(`addr: 0x02`)ì— ì „ì†¡í•˜ê³  ACKë¥¼ ìˆ˜ì‹ í•¨[cite: 134].
* [cite_start]**Read Transaction:** Masterê°€ Slaveë¡œë¶€í„° ë°ì´í„°ë¥¼ ì½ì–´ì˜¤ë©°, ì´ì „ Writeëœ ê°’(`0xDE`)ì´ ì •í™•íˆ ìˆ˜ì‹ ë¨ì„ í™•ì¸[cite: 147].

</details>

*(ì—¬ê¸°ì— PPT 168í˜ì´ì§€ì˜ Verdi íŒŒí˜• ì´ë¯¸ì§€ë¥¼ ì²¨ë¶€í•˜ì„¸ìš”)*

### 2. Verification Log (Scoreboard)
[cite_start]Scoreboardë¥¼ í†µí•´ ìë™í™”ëœ ê²€ì¦ì„ ìˆ˜í–‰í•˜ì˜€ìœ¼ë©°, ëª¨ë“  í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ê°€ í†µê³¼ë˜ì—ˆìŠµë‹ˆë‹¤[cite: 167].

```text
UVM_INFO @ 102417925000: uvm_test_top.ENV.SCB [SCB] *** I2C TEST PASSED (256/256) *** tx_data:108, rx_data:108
==================================================
           SCOREBOARD I2C TEST SUMMARY
==================================================
Total Transactions:      256
Successful Transactions: 256
Failed Transactions:     0
Success Rate:            100.00 %
==================================================
