$date
	Fri Dec 13 17:20:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fourbit_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( c1 $end
$var wire 1 ) c11 $end
$var wire 1 * c2 $end
$var wire 1 + c21 $end
$var wire 1 , c22 $end
$var wire 1 - c3 $end
$var wire 1 . c31 $end
$var wire 1 / c32 $end
$var wire 1 0 c33 $end
$var wire 1 1 c41 $end
$var wire 1 2 c42 $end
$var wire 1 3 c43 $end
$var wire 1 4 c44 $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 5 g0 $end
$var wire 1 6 g1 $end
$var wire 1 7 g2 $end
$var wire 1 8 g3 $end
$var wire 1 9 p0 $end
$var wire 1 : p1 $end
$var wire 1 ; p2 $end
$var wire 1 < p3 $end
$var wire 4 = s [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 =
0<
0;
1:
19
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
1+
1*
1)
1(
b10 '
b1 &
1%
b10 $
b1 #
0"
b100 !
$end
#5
1-
1,
1/
1*
09
1;
15
0)
0+
b1000 !
b1000 =
0%
b101 $
b101 '
b11 #
b11 &
#10
0*
0-
b1111 !
b1111 =
0(
0,
0/
19
1<
05
b1010 #
b1010 &
#15
1"
0(
0*
0-
01
09
0<
18
0)
0+
0.
b111 !
b111 =
1%
b1100 $
b1100 '
#20
1*
1-
1(
1,
1/
12
1<
08
15
b0 !
b0 =
0%
b1 $
b1 '
b1111 #
b1111 &
#25
0,
0/
02
b1110 !
b1110 =
0:
0;
0<
16
17
18
b1111 $
b1111 '
#50
