

================================================================
== Vitis HLS Report for 'store_block_C_proc476'
================================================================
* Date:           Tue Sep  5 22:42:58 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290| 0.967 us | 0.967 us |  290|  290|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C_L  |      288|      288|         3|          2|          1|   144|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V26, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V27, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V28, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_4_V_V29, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_5_V_V30, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_6_V_V31, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_7_V_V32, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_8_V_V33, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_9_V_V34, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_10_V_V35, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_11_V_V36, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %indvars_iv28_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%indvars_iv28_0_read = read i6 @_ssdm_op_Read.ap_fifo.i6P, i6 %indvars_iv28_0" [gemm_systolic_array.cpp:158]   --->   Operation 19 'read' 'indvars_iv28_0_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_11_V_V36, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_10_V_V35, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_9_V_V34, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_8_V_V33, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_7_V_V32, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_6_V_V31, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_5_V_V30, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_4_V_V29, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V28, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V27, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V26, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %indvars_iv28_0_read, i4" [gemm_systolic_array.cpp:158]   --->   Operation 32 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i10 %p_shl_i" [gemm_systolic_array.cpp:158]   --->   Operation 33 'zext' 'p_shl_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl13_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %indvars_iv28_0_read, i2" [gemm_systolic_array.cpp:158]   --->   Operation 34 'bitconcatenate' 'p_shl13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl13_cast_i = zext i8 %p_shl13_i" [gemm_systolic_array.cpp:158]   --->   Operation 35 'zext' 'p_shl13_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.54ns)   --->   "%empty = sub i11 %p_shl_cast_i, i11 %p_shl13_cast_i" [gemm_systolic_array.cpp:158]   --->   Operation 36 'sub' 'empty' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.preheader.i.i"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8, void %entry, i8 %add_ln177_1, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [gemm_systolic_array.cpp:177]   --->   Operation 38 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvars_iv24_0_t_i_i = phi i4, void %entry, i4 %select_ln177_1, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [gemm_systolic_array.cpp:177]   --->   Operation 39 'phi' 'indvars_iv24_0_t_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv20_0_i_i = phi i4, void %entry, i4 %add_ln179, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [gemm_systolic_array.cpp:179]   --->   Operation 40 'phi' 'indvars_iv20_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln179 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:179]   --->   Operation 41 'specpipeline' 'specpipeline_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln177 = icmp_eq  i8 %indvar_flatten, i8" [gemm_systolic_array.cpp:177]   --->   Operation 42 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%add_ln177_1 = add i8 %indvar_flatten, i8" [gemm_systolic_array.cpp:177]   --->   Operation 43 'add' 'add_ln177_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %.preheader.i.i.preheader, void %.exit" [gemm_systolic_array.cpp:177]   --->   Operation 44 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.33ns)   --->   "%add_ln177 = add i4 %indvars_iv24_0_t_i_i, i4" [gemm_systolic_array.cpp:177]   --->   Operation 45 'add' 'add_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%icmp_ln179 = icmp_eq  i4 %indvars_iv20_0_i_i, i4" [gemm_systolic_array.cpp:179]   --->   Operation 46 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln177 = select i1 %icmp_ln179, i4, i4 %indvars_iv20_0_i_i" [gemm_systolic_array.cpp:177]   --->   Operation 47 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.35ns)   --->   "%select_ln177_1 = select i1 %icmp_ln179, i4 %add_ln177, i4 %indvars_iv24_0_t_i_i" [gemm_systolic_array.cpp:177]   --->   Operation 48 'select' 'select_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln177_1, i10"   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln177_1, i8"   --->   Operation 50 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i12 %tmp_7"   --->   Operation 51 'zext' 'zext_ln657' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.55ns)   --->   "%sub_ln657 = sub i14 %tmp, i14 %zext_ln657"   --->   Operation 52 'sub' 'sub_ln657' <Predicate = (!icmp_ln177)> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i4 %select_ln177" [gemm_systolic_array.cpp:179]   --->   Operation 53 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.21ns)   --->   "%block_C_drainer_10_V_V35_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_10_V_V35" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 54 'read' 'block_C_drainer_10_V_V35_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 10)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 55 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 55 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 10)> <Delay = 0.80>
ST_3 : Operation 56 [1/1] (1.21ns)   --->   "%block_C_drainer_9_V_V34_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_9_V_V34" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 56 'read' 'block_C_drainer_9_V_V34_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 9)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 57 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 57 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 9)> <Delay = 0.80>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%block_C_drainer_8_V_V33_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_8_V_V33" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 58 'read' 'block_C_drainer_8_V_V33_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 8)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 59 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 59 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 8)> <Delay = 0.80>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%block_C_drainer_7_V_V32_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_7_V_V32" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 60 'read' 'block_C_drainer_7_V_V32_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 7)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 61 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 61 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 7)> <Delay = 0.80>
ST_3 : Operation 62 [1/1] (1.21ns)   --->   "%block_C_drainer_6_V_V31_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_6_V_V31" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 62 'read' 'block_C_drainer_6_V_V31_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 6)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 63 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 63 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 6)> <Delay = 0.80>
ST_3 : Operation 64 [1/1] (1.21ns)   --->   "%block_C_drainer_5_V_V30_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_5_V_V30" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 64 'read' 'block_C_drainer_5_V_V30_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 5)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 65 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 65 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 5)> <Delay = 0.80>
ST_3 : Operation 66 [1/1] (1.21ns)   --->   "%block_C_drainer_4_V_V29_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_4_V_V29" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 66 'read' 'block_C_drainer_4_V_V29_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 4)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 67 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 67 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 4)> <Delay = 0.80>
ST_3 : Operation 68 [1/1] (1.21ns)   --->   "%block_C_drainer_3_V_V28_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_3_V_V28" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 68 'read' 'block_C_drainer_3_V_V28_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 3)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 69 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 69 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 3)> <Delay = 0.80>
ST_3 : Operation 70 [1/1] (1.21ns)   --->   "%block_C_drainer_2_V_V27_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_2_V_V27" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 70 'read' 'block_C_drainer_2_V_V27_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 2)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 71 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 71 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 2)> <Delay = 0.80>
ST_3 : Operation 72 [1/1] (1.21ns)   --->   "%block_C_drainer_1_V_V26_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_1_V_V26" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 72 'read' 'block_C_drainer_1_V_V26_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 1)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 73 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 73 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 1)> <Delay = 0.80>
ST_3 : Operation 74 [1/1] (1.21ns)   --->   "%block_C_drainer_0_V_V25_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_0_V_V25" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 74 'read' 'block_C_drainer_0_V_V25_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 0)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 75 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 75 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 0)> <Delay = 0.80>
ST_3 : Operation 76 [1/1] (1.21ns)   --->   "%block_C_drainer_11_V_V36_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_11_V_V36" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 76 'read' 'block_C_drainer_11_V_V36_read' <Predicate = (!icmp_ln177 & select_ln177_1 == 15) | (!icmp_ln177 & select_ln177_1 == 14) | (!icmp_ln177 & select_ln177_1 == 13) | (!icmp_ln177 & select_ln177_1 == 12) | (!icmp_ln177 & select_ln177_1 == 11)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 77 [1/1] (0.80ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0344.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 77 'br' 'br_ln92' <Predicate = (!icmp_ln177 & select_ln177_1 == 15) | (!icmp_ln177 & select_ln177_1 == 14) | (!icmp_ln177 & select_ln177_1 == 13) | (!icmp_ln177 & select_ln177_1 == 12) | (!icmp_ln177 & select_ln177_1 == 11)> <Delay = 0.80>
ST_3 : Operation 78 [1/1] (0.53ns)   --->   "%add_ln181 = add i11 %empty, i11 %zext_ln179" [gemm_systolic_array.cpp:181]   --->   Operation 78 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i11 %add_ln181"   --->   Operation 79 'sext' 'sext_ln657' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.55ns)   --->   "%add_ln657_3 = add i14 %sext_ln657, i14 %sub_ln657"   --->   Operation 80 'add' 'add_ln657_3' <Predicate = (!icmp_ln177)> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i14 %add_ln657_3"   --->   Operation 81 'zext' 'zext_ln657_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%v109_V_addr = getelementptr i24 %v109_V, i64, i64 %zext_ln657_4"   --->   Operation 82 'getelementptr' 'v109_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.15ns)   --->   "%v109_V_load = load i14 %v109_V_addr"   --->   Operation 83 'load' 'v109_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 84 [1/1] (0.33ns)   --->   "%add_ln179 = add i4 %select_ln177, i4" [gemm_systolic_array.cpp:179]   --->   Operation 84 'add' 'add_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @store_block_C_L_str" [gemm_systolic_array.cpp:177]   --->   Operation 85 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_1184 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 86 'speclooptripcount' 'empty_1184' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln179 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:179]   --->   Operation 87 'specpipeline' 'specpipeline_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.63ns)   --->   "%switch_ln92 = switch i4 %select_ln177_1, void %branch11.i.i, i4, void %branch0.i.i, i4, void %branch1.i.i, i4, void %branch2.i.i, i4, void %branch3.i.i, i4, void %branch4.i.i, i4, void %branch5.i.i, i4, void %branch6.i.i, i4, void %branch7.i.i, i4, void %branch8.i.i, i4, void %branch9.i.i, i4, void %branch10.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 88 'switch' 'switch_ln92' <Predicate = (!icmp_ln177)> <Delay = 0.63>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_0 = phi i24 %block_C_drainer_11_V_V36_read, void %branch11.i.i, i24 %block_C_drainer_10_V_V35_read, void %branch10.i.i, i24 %block_C_drainer_9_V_V34_read, void %branch9.i.i, i24 %block_C_drainer_8_V_V33_read, void %branch8.i.i, i24 %block_C_drainer_7_V_V32_read, void %branch7.i.i, i24 %block_C_drainer_6_V_V31_read, void %branch6.i.i, i24 %block_C_drainer_5_V_V30_read, void %branch5.i.i, i24 %block_C_drainer_4_V_V29_read, void %branch4.i.i, i24 %block_C_drainer_3_V_V28_read, void %branch3.i.i, i24 %block_C_drainer_2_V_V27_read, void %branch2.i.i, i24 %block_C_drainer_1_V_V26_read, void %branch1.i.i, i24 %block_C_drainer_0_V_V25_read, void %branch0.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 89 'phi' 'p_0' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_4 : Operation 90 [1/2] (1.15ns)   --->   "%v109_V_load = load i14 %v109_V_addr"   --->   Operation 90 'load' 'v109_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 91 [1/1] (0.61ns)   --->   "%add_ln657 = add i24 %v109_V_load, i24 %p_0"   --->   Operation 91 'add' 'add_ln657' <Predicate = (!icmp_ln177)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i14 %v109_V_addr, i24 %v109_V_load"   --->   Operation 92 'store' 'store_ln657' <Predicate = (!icmp_ln177)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln179 = br void %.preheader.i.i" [gemm_systolic_array.cpp:179]   --->   Operation 93 'br' 'br_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv28_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v109_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_0_V_V25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_1_V_V26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_2_V_V27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_3_V_V28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_4_V_V29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_5_V_V30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_6_V_V31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_7_V_V32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_8_V_V33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_9_V_V34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_10_V_V35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_11_V_V36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
indvars_iv28_0_read           (read             ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
specinterface_ln0             (specinterface    ) [ 000000]
p_shl_i                       (bitconcatenate   ) [ 000000]
p_shl_cast_i                  (zext             ) [ 000000]
p_shl13_i                     (bitconcatenate   ) [ 000000]
p_shl13_cast_i                (zext             ) [ 000000]
empty                         (sub              ) [ 001110]
br_ln0                        (br               ) [ 011110]
indvar_flatten                (phi              ) [ 001000]
indvars_iv24_0_t_i_i          (phi              ) [ 001000]
indvars_iv20_0_i_i            (phi              ) [ 001000]
specpipeline_ln179            (specpipeline     ) [ 000000]
icmp_ln177                    (icmp             ) [ 001110]
add_ln177_1                   (add              ) [ 011110]
br_ln177                      (br               ) [ 000000]
add_ln177                     (add              ) [ 000000]
icmp_ln179                    (icmp             ) [ 000000]
select_ln177                  (select           ) [ 000100]
select_ln177_1                (select           ) [ 011110]
tmp                           (bitconcatenate   ) [ 000000]
tmp_7                         (bitconcatenate   ) [ 000000]
zext_ln657                    (zext             ) [ 000000]
sub_ln657                     (sub              ) [ 000000]
zext_ln179                    (zext             ) [ 000000]
block_C_drainer_10_V_V35_read (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_9_V_V34_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_8_V_V33_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_7_V_V32_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_6_V_V31_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_5_V_V30_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_4_V_V29_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_3_V_V28_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_2_V_V27_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_1_V_V26_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_0_V_V25_read  (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
block_C_drainer_11_V_V36_read (read             ) [ 001110]
br_ln92                       (br               ) [ 001110]
add_ln181                     (add              ) [ 000000]
sext_ln657                    (sext             ) [ 000000]
add_ln657_3                   (add              ) [ 000000]
zext_ln657_4                  (zext             ) [ 000000]
v109_V_addr                   (getelementptr    ) [ 001010]
add_ln179                     (add              ) [ 011010]
specloopname_ln177            (specloopname     ) [ 000000]
empty_1184                    (speclooptripcount) [ 000000]
specpipeline_ln179            (specpipeline     ) [ 000000]
switch_ln92                   (switch           ) [ 000000]
p_0                           (phi              ) [ 001010]
v109_V_load                   (load             ) [ 000000]
add_ln657                     (add              ) [ 000000]
store_ln657                   (store            ) [ 000000]
br_ln179                      (br               ) [ 011110]
ret_ln0                       (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv28_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv28_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v109_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_C_drainer_0_V_V25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_V_V25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_C_drainer_1_V_V26">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_V_V26"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_C_drainer_2_V_V27">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_V_V27"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_C_drainer_3_V_V28">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_V_V28"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="block_C_drainer_4_V_V29">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_4_V_V29"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="block_C_drainer_5_V_V30">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_5_V_V30"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_C_drainer_6_V_V31">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_6_V_V31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="block_C_drainer_7_V_V32">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_7_V_V32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_C_drainer_8_V_V33">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_8_V_V33"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_C_drainer_9_V_V34">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_9_V_V34"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="block_C_drainer_10_V_V35">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_10_V_V35"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_C_drainer_11_V_V36">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_11_V_V36"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_block_C_L_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="indvars_iv28_0_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv28_0_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="block_C_drainer_10_V_V35_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_10_V_V35_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="block_C_drainer_9_V_V34_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_9_V_V34_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="block_C_drainer_8_V_V33_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_8_V_V33_read/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="block_C_drainer_7_V_V32_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_7_V_V32_read/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="block_C_drainer_6_V_V31_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_6_V_V31_read/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="block_C_drainer_5_V_V30_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_5_V_V30_read/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="block_C_drainer_4_V_V29_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_4_V_V29_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="block_C_drainer_3_V_V28_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_3_V_V28_read/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="block_C_drainer_2_V_V27_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_2_V_V27_read/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="block_C_drainer_1_V_V26_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_1_V_V26_read/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="block_C_drainer_0_V_V25_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_0_V_V25_read/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="block_C_drainer_11_V_V36_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_11_V_V36_read/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="v109_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v109_V_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v109_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvars_iv24_0_t_i_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv24_0_t_i_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvars_iv24_0_t_i_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv24_0_t_i_i/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvars_iv20_0_i_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv20_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvars_iv20_0_i_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="4" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv20_0_i_i/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="230" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="24" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="24" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="4" bw="24" slack="1"/>
<pin id="237" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="24" slack="1"/>
<pin id="239" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="8" bw="24" slack="1"/>
<pin id="241" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="10" bw="24" slack="1"/>
<pin id="243" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="12" bw="24" slack="1"/>
<pin id="245" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="14" bw="24" slack="1"/>
<pin id="247" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="16" bw="24" slack="1"/>
<pin id="249" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="18" bw="24" slack="1"/>
<pin id="251" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="20" bw="24" slack="1"/>
<pin id="253" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="22" bw="24" slack="1"/>
<pin id="255" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="24" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl_cast_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_shl13_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13_i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_shl13_cast_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast_i/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln177_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln177_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln177_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln179_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln177_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln177_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="1"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="1"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln657_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln657_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln179_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln181_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="2"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln657_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln657_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="14" slack="0"/>
<pin id="366" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_3/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln657_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln179_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln657_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="0"/>
<pin id="381" dir="0" index="1" bw="24" slack="0"/>
<pin id="382" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/4 "/>
</bind>
</comp>

<comp id="386" class="1005" name="empty_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="2"/>
<pin id="388" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln177_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln177_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln177_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln177_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln177 "/>
</bind>
</comp>

<comp id="406" class="1005" name="select_ln177_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln177_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="block_C_drainer_10_V_V35_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="1"/>
<pin id="415" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_10_V_V35_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="block_C_drainer_9_V_V34_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="1"/>
<pin id="420" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_9_V_V34_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="block_C_drainer_8_V_V33_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="1"/>
<pin id="425" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_8_V_V33_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="block_C_drainer_7_V_V32_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="1"/>
<pin id="430" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_7_V_V32_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="block_C_drainer_6_V_V31_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="1"/>
<pin id="435" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_6_V_V31_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="block_C_drainer_5_V_V30_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="1"/>
<pin id="440" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_5_V_V30_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="block_C_drainer_4_V_V29_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="24" slack="1"/>
<pin id="445" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_4_V_V29_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="block_C_drainer_3_V_V28_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="24" slack="1"/>
<pin id="450" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_3_V_V28_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="block_C_drainer_2_V_V27_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="1"/>
<pin id="455" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_2_V_V27_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="block_C_drainer_1_V_V26_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="24" slack="1"/>
<pin id="460" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_1_V_V26_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="block_C_drainer_0_V_V25_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="1"/>
<pin id="465" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_0_V_V25_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="block_C_drainer_11_V_V36_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="1"/>
<pin id="470" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_11_V_V36_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="v109_V_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="1"/>
<pin id="475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v109_V_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln179_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="1"/>
<pin id="480" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln179 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="76" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="104" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="104" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="265" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="199" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="199" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="210" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="221" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="221" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="305" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="299" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="210" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="327" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="345" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="189" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="231" pin="24"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="389"><net_src comp="281" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="394"><net_src comp="287" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="293" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="403"><net_src comp="311" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="409"><net_src comp="319" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="416"><net_src comp="110" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="421"><net_src comp="116" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="426"><net_src comp="122" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="231" pin=6"/></net>

<net id="431"><net_src comp="128" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="436"><net_src comp="134" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="231" pin=10"/></net>

<net id="441"><net_src comp="140" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="231" pin=12"/></net>

<net id="446"><net_src comp="146" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="231" pin=14"/></net>

<net id="451"><net_src comp="152" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="231" pin=16"/></net>

<net id="456"><net_src comp="158" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="231" pin=18"/></net>

<net id="461"><net_src comp="164" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="231" pin=20"/></net>

<net id="466"><net_src comp="170" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="231" pin=22"/></net>

<net id="471"><net_src comp="176" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="476"><net_src comp="182" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="481"><net_src comp="374" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v109_V | {4 }
 - Input state : 
	Port: store_block_C_proc476 : indvars_iv28_0 | {1 }
	Port: store_block_C_proc476 : v109_V | {3 4 }
	Port: store_block_C_proc476 : block_C_drainer_0_V_V25 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_1_V_V26 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_2_V_V27 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_3_V_V28 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_4_V_V29 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_5_V_V30 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_6_V_V31 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_7_V_V32 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_8_V_V33 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_9_V_V34 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_10_V_V35 | {3 }
	Port: store_block_C_proc476 : block_C_drainer_11_V_V36 | {3 }
  - Chain level:
	State 1
		p_shl_cast_i : 1
		p_shl13_cast_i : 1
		empty : 2
	State 2
		icmp_ln177 : 1
		add_ln177_1 : 1
		br_ln177 : 2
		add_ln177 : 1
		icmp_ln179 : 1
		select_ln177 : 2
		select_ln177_1 : 2
	State 3
		zext_ln657 : 1
		sub_ln657 : 2
		add_ln181 : 1
		sext_ln657 : 2
		add_ln657_3 : 3
		zext_ln657_4 : 4
		v109_V_addr : 5
		v109_V_load : 6
	State 4
		add_ln657 : 1
		store_ln657 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |             add_ln177_1_fu_293            |    0    |    8    |
|          |              add_ln177_fu_299             |    0    |    6    |
|    add   |              add_ln181_fu_354             |    0    |    11   |
|          |             add_ln657_3_fu_363            |    0    |    14   |
|          |              add_ln179_fu_374             |    0    |    6    |
|          |              add_ln657_fu_379             |    0    |    24   |
|----------|-------------------------------------------|---------|---------|
|    sub   |                empty_fu_281               |    0    |    10   |
|          |              sub_ln657_fu_345             |    0    |    14   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |             icmp_ln177_fu_287             |    0    |    11   |
|          |             icmp_ln179_fu_305             |    0    |    9    |
|----------|-------------------------------------------|---------|---------|
|  select  |            select_ln177_fu_311            |    0    |    4    |
|          |           select_ln177_1_fu_319           |    0    |    4    |
|----------|-------------------------------------------|---------|---------|
|          |      indvars_iv28_0_read_read_fu_104      |    0    |    0    |
|          | block_C_drainer_10_V_V35_read_read_fu_110 |    0    |    0    |
|          |  block_C_drainer_9_V_V34_read_read_fu_116 |    0    |    0    |
|          |  block_C_drainer_8_V_V33_read_read_fu_122 |    0    |    0    |
|          |  block_C_drainer_7_V_V32_read_read_fu_128 |    0    |    0    |
|          |  block_C_drainer_6_V_V31_read_read_fu_134 |    0    |    0    |
|   read   |  block_C_drainer_5_V_V30_read_read_fu_140 |    0    |    0    |
|          |  block_C_drainer_4_V_V29_read_read_fu_146 |    0    |    0    |
|          |  block_C_drainer_3_V_V28_read_read_fu_152 |    0    |    0    |
|          |  block_C_drainer_2_V_V27_read_read_fu_158 |    0    |    0    |
|          |  block_C_drainer_1_V_V26_read_read_fu_164 |    0    |    0    |
|          |  block_C_drainer_0_V_V25_read_read_fu_170 |    0    |    0    |
|          | block_C_drainer_11_V_V36_read_read_fu_176 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |               p_shl_i_fu_257              |    0    |    0    |
|bitconcatenate|              p_shl13_i_fu_269             |    0    |    0    |
|          |                 tmp_fu_327                |    0    |    0    |
|          |                tmp_7_fu_334               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |            p_shl_cast_i_fu_265            |    0    |    0    |
|          |           p_shl13_cast_i_fu_277           |    0    |    0    |
|   zext   |             zext_ln657_fu_341             |    0    |    0    |
|          |             zext_ln179_fu_351             |    0    |    0    |
|          |            zext_ln657_4_fu_369            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   sext   |             sext_ln657_fu_359             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   121   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln177_1_reg_395         |    8   |
|          add_ln179_reg_478          |    4   |
| block_C_drainer_0_V_V25_read_reg_463|   24   |
|block_C_drainer_10_V_V35_read_reg_413|   24   |
|block_C_drainer_11_V_V36_read_reg_468|   24   |
| block_C_drainer_1_V_V26_read_reg_458|   24   |
| block_C_drainer_2_V_V27_read_reg_453|   24   |
| block_C_drainer_3_V_V28_read_reg_448|   24   |
| block_C_drainer_4_V_V29_read_reg_443|   24   |
| block_C_drainer_5_V_V30_read_reg_438|   24   |
| block_C_drainer_6_V_V31_read_reg_433|   24   |
| block_C_drainer_7_V_V32_read_reg_428|   24   |
| block_C_drainer_8_V_V33_read_reg_423|   24   |
| block_C_drainer_9_V_V34_read_reg_418|   24   |
|            empty_reg_386            |   11   |
|          icmp_ln177_reg_391         |    1   |
|        indvar_flatten_reg_195       |    8   |
|      indvars_iv20_0_i_i_reg_217     |    4   |
|     indvars_iv24_0_t_i_i_reg_206    |    4   |
|             p_0_reg_228             |   24   |
|        select_ln177_1_reg_406       |    4   |
|         select_ln177_reg_400        |    4   |
|         v109_V_addr_reg_473         |   14   |
+-------------------------------------+--------+
|                Total                |   374  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_189 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   374  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   374  |   130  |
+-----------+--------+--------+--------+
