
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012375                       # Number of seconds simulated
sim_ticks                                 12374532546                       # Number of ticks simulated
final_tick                               577672964373                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191289                       # Simulator instruction rate (inst/s)
host_op_rate                                   244364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 276112                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378800                       # Number of bytes of host memory used
host_seconds                                 44817.05                       # Real time elapsed on the host
sim_insts                                  8572995119                       # Number of instructions simulated
sim_ops                                   10951677202                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       198144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       183040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       409216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       123776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       337536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       187648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1856896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       644480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            644480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         3197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          967                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2637                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1466                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14507                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5035                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5035                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15991554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       393065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14781326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       279283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16012241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       393065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14791670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       372378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33069209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       444784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10002479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       362034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27276667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       382722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15164048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150057870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341346                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       393065                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       279283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       393065                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       372378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       444784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       362034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       382722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2968678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52081159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52081159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52081159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15991554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       393065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14781326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       279283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16012241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       393065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14791670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       372378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33069209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       444784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10002479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       362034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27276667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       382722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15164048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              202139030                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182510                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952434                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459629                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434592                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405648                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182510                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562806                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        521283                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399896                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26809379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.756006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24042713     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425777      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420375      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389546      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032001      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26809379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073547                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418049                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910599                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738075                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761021                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2236                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397444                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851226                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397444                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935366                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         449895                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       212201                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737055                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831032                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10576                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58678                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100799                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642307                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642307                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454343                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180667                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3310                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13758982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870704                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5157991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26809379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480082                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21168200     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753586      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912567      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102158      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561074      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140071      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164497      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26809379                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21086     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8579     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078982     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296481     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870704                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433720                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36856                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52595995                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267013                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541448                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907560                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515136                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397444                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         362111                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9380                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760836                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1805                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518095                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708274                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264111                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659047                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933729                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428246                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544355                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541448                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596426                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448441                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422625                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524876                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26411935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425431                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237075     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633127      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056653      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555508      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105896      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67547      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26411935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39809330                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920438                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2865760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967514                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967514                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336982                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336982                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102151                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319106                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745324                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2341802                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1919986                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       231826                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       956479                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          911271                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          239700                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10288                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22372607                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13321469                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2341802                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1150971                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2928140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         659995                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1209078                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1380708                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       230327                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26934235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24006095     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317450      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          365878      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          200969      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231395      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127152      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87463      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          227314      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1370519      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26934235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078915                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448910                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22190855                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1394571                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2903572                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23176                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        422057                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380338                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2353                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16264475                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12150                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        422057                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22226384                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         366904                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       929864                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2892354                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        96668                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16254291                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22818                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        45904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22592381                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75684573                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75684573                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19250269                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3342112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4216                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           264595                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1553126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       844322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21959                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188673                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16227094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15323595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21462                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2052808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4755495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26934235                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568926                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20482013     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2591195      9.62%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1394893      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       967857      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       843916      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431239      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105182      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67428      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50512      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26934235                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3766     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14701     44.05%     55.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14905     44.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12828041     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       239443      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1875      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1415875      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       838361      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15323595                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516378                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33372                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57636259                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18284300                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15065358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15356967                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37983                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       277967                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19584                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        422057                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         314216                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14895                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16231345                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1553126                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       844322                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2338                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       264396                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15094301                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329009                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       229294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2167111                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2111903                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            838102                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508651                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15065643                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15065358                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8953894                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23466598                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507676                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381559                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11303420                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13868090                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2363403                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3783                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       232988                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26512178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523084                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20847006     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2626804      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1102187      4.16%     92.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       660034      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       458202      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       295836      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154216      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       123618      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244275      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26512178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11303420                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13868090                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2099897                       # Number of memory references committed
system.switch_cpus1.commit.loads              1275159                       # Number of loads committed
system.switch_cpus1.commit.membars               1888                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1985055                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12502331                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282131                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244275                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42499318                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32885066                       # The number of ROB writes
system.switch_cpus1.timesIdled                 344592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2740904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11303420                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13868090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11303420                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625324                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625324                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380905                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380905                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68080354                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20913711                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15173408                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3778                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2186108                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1955660                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       175723                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1461430                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1436752                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          128215                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5256                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23166414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12425706                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2186108                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1564967                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2771228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         577463                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        510665                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1402721                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       172187                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26849103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.756054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24077875     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          426344      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211068      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          421049      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          131606      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          390475      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60538      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96449      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1033699      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26849103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073668                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418724                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22954833                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       727891                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2765557                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2262                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        398556                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       203322                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2210                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13873775                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5086                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        398556                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22979785                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         443302                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       208493                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2741504                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77459                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13853398                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         10473                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        58778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18131897                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62741361                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62741361                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14667220                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3464647                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1832                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          931                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           179793                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2521639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       399072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3297                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90514                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13781211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12890912                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8515                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2511902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5168154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26849103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.480124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.091541                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21198000     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1757309      6.55%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1915874      7.14%     92.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1104013      4.11%     96.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       561991      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       140011      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       164799      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3845      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3261      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26849103                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          21208     57.25%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8603     23.22%     80.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7236     19.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10094985     78.31%     78.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99497      0.77%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2300010     17.84%     96.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       395518      3.07%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12890912                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.434401                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              37047                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002874                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52676489                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16295000                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12561180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12927959                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9567                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       515480                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10253                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        398556                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         355301                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9380                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13783065                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2521639                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       399072                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        68109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       186144                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12728793                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2268188                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       162119                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2663670                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1936659                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            395482                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.428938                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12564099                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12561180                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7607444                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16470994                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.423290                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.461869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10014666                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11252758                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2530771                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       174449                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26450547                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.425426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22270113     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1635599      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1057524      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       330969      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       556626      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       106091      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67642      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        61471      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364512      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26450547                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10014666                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11252758                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2394969                       # Number of memory references committed
system.switch_cpus2.commit.loads              2006150                       # Number of loads committed
system.switch_cpus2.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1728503                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9826858                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       138371                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364512                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39869525                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27965960                       # The number of ROB writes
system.switch_cpus2.timesIdled                 518810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2826036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10014666                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11252758                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10014666                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.963168                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.963168                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337477                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337477                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59196766                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16345686                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14769044                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2344630                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1922297                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       232151                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       957645                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          912397                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          240005                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10299                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22400156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13337487                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2344630                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1152402                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2931710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         660833                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1196927                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1382421                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       230628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26953736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.952298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24022026     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          317859      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          366309      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          201244      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          231672      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          127301      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           87569      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          227592      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1372164      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26953736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079010                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.449450                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22218269                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1382562                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2907113                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23201                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        422587                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       380807                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2356                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16284127                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        12162                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        422587                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22253838                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         358721                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       925973                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2895905                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        96708                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16273937                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22821                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        45935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22619967                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75776335                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75776335                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19274035                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3345927                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4221                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2339                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           264742                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1554963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       845337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21985                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       188916                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16246852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15342425                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21497                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2055076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4760391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26953736                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569213                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260396                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20493593     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2594379      9.63%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1396575      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       969089      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       844943      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       431758      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       105303      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67519      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        50577      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26953736                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3767     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14718     44.05%     55.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14925     44.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12843855     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       239752      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1877      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1417571      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       839370      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15342425                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.517013                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              33410                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002178                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57693493                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18306331                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15083877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15375835                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        38026                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       278257                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        19605                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        422587                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         306007                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14912                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16251108                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5439                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1554963                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       845337                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2341                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       133774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       130981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       264755                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15112821                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1330584                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       229604                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2169697                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2114517                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            839113                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.509275                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15084162                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15083877                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8964895                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23495556                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.508300                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381557                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11317306                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13885128                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2366123                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       233314                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26531149                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.341509                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20859034     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2630019      9.91%     88.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1103550      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       660822      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       458767      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       296215      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       154378      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       123780      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       244584      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26531149                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11317306                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13885128                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2102435                       # Number of memory references committed
system.switch_cpus3.commit.loads              1276703                       # Number of loads committed
system.switch_cpus3.commit.membars               1890                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1987503                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12517674                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       282476                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       244584                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42537738                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32925117                       # The number of ROB writes
system.switch_cpus3.timesIdled                 345048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2721403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11317306                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13885128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11317306                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.622103                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.622103                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.381373                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.381373                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68163907                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20939586                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15191649                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3782                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2207787                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1991746                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       117868                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       844301                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          786712                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          121760                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5248                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23380489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13877790                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2207787                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       908472                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2743172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         370772                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1546284                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1343862                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       118243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27919931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.583168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.901458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        25176759     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           97051      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          200321      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           84149      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          455705      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          405732      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           78309      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          164694      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1257211      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27919931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074399                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467657                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23218337                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1710173                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2732981                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8694                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        249741                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       194038                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16271990                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1483                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        249741                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23245201                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1500774                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       123600                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2716869                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        83741                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16262038                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         37536                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          708                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19101243                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76583193                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76583193                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16907099                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2194126                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1894                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          962                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           205676                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3834203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1938097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17755                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        94980                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16228330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15592153                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         9055                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1271757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3051869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27919931                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558460                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353484                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     22356210     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1677768      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1371810      4.91%     91.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       593119      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       745808      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       715568      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       407354      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32140      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20154      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27919931                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          39380     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        303726     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         8806      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9785752     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       136149      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3736271     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1933049     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15592153                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525428                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             351912                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022570                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59465199                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17502415                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15457134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15944065                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27941                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       151795                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12858                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        249741                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1448215                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        23543                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16230255                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3834203                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1938097                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          962                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         15576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        67778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        70404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       138182                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15481525                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3723676                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       110623                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5656478                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2028898                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1932802                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521700                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15457661                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15457134                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8350182                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16467608                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520878                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507067                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12549182                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14747024                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1485026                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       120231                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27670190                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532957                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354989                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22313630     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1961519      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917458      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       905951      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       247348      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1045227      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        78878      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        57491      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       142688      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27670190                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12549182                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14747024                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5607632                       # Number of memory references committed
system.switch_cpus4.commit.loads              3682398                       # Number of loads committed
system.switch_cpus4.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1947828                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13113252                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       142688                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43759513                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32713895                       # The number of ROB writes
system.switch_cpus4.timesIdled                 509754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1755208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12549182                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14747024                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12549182                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.364707                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.364707                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422885                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422885                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        76526837                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17958768                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19367890                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2416230                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1977373                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       237556                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       993757                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          949516                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          248607                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10772                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23240131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13509758                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2416230                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1198123                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2819766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         650155                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        612597                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1423734                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       237725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27082045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24262279     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          131848      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          208669      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          282213      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          290850      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          245796      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          137170      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          203999      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1319221      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27082045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081423                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455255                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        23003817                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       851253                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2814360                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         3351                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        409263                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       397311                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16577809                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1542                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        409263                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23067219                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         166632                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       539690                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2754942                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       144296                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16570703                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         20570                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        62318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     23122940                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     77088163                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     77088163                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     20005245                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3117695                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3998                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2028                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           430154                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1553618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       839029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         9768                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       225123                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16546740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15698531                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2297                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1855325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4464163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27082045                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579666                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269778                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     20420556     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2753220     10.17%     85.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1391797      5.14%     90.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      1037412      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       815344      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       332037      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       208464      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       108584      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        14631      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27082045                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3137     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10098     37.97%     49.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13360     50.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13202783     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       234592      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1966      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1422885      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       836305      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15698531                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529013                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              26595                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001694                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     58507999                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18406147                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15459875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15725126                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        31313                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       254225                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12484                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        409263                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         132829                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13899                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16550778                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         7500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1553618                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       839029                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2031                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       137464                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       134404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       271868                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15479476                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1337873                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       219055                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2174101                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2199919                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            836228                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521631                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15460007                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15459875                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8877847                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         23922467                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520971                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11661907                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14349460                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2201320                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       240310                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26672782                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537981                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383808                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20767729     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2936314     11.01%     88.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1100958      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       524321      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       453261      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       254039      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       216728      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       100796      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       318636      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26672782                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11661907                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14349460                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2125938                       # Number of memory references committed
system.switch_cpus5.commit.loads              1299393                       # Number of loads committed
system.switch_cpus5.commit.membars               1978                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2069281                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12928565                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       295456                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       318636                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            42904848                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           33510841                       # The number of ROB writes
system.switch_cpus5.timesIdled                 353916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2593094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11661907                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14349460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11661907                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.544621                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.544621                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392986                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392986                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        69661670                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       21539058                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15363943                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3958                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2290500                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1873130                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       226856                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       967336                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          904973                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          235084                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9997                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22264710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12989292                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2290500                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1140057                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2722073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         655620                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        636961                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1370925                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       228239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26047586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.957513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23325513     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          146643      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          233032      0.89%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          369893      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          154733      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          174308      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          183202      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          120611      0.46%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1339651      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26047586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077186                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437716                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22062977                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       840710                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2713465                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6887                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        423545                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       375373                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15861281                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        423545                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22095013                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         229886                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       516455                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2688574                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        94111                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15850200                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         3035                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27089                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         4693                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     21999993                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     73725669                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     73725669                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18779926                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3220023                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4067                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2251                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           285548                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1512994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       812615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24304                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       184711                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          15828344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4078                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14984408                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18992                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1996657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4448228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          415                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26047586                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575271                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267582                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19725522     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2540668      9.75%     85.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1387217      5.33%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       944567      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       883408      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       255064      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       197345      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67777      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        46018      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26047586                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3465     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10508     38.25%     50.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13499     49.14%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12553470     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       236183      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1815      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1385595      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       807345      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14984408                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.504948                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27472                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001833                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56062864                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17829279                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14742977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15011880                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        45116                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       273492                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        24812                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          958                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        423545                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         157764                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13510                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15832446                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1512994                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       812615                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9927                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       132526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       129019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       261545                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14771369                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1304151                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       213037                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2111100                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2078870                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            806949                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.497769                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14743213                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14742977                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8618695                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22514722                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.496812                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382803                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11031066                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13521225                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2311246                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3663                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       231386                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25624041                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527677                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.380205                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20132080     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2660586     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1036381      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       556959      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       418269      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       232959      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       143518      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       128291      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       314998      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25624041                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11031066                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13521225                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2027300                       # Number of memory references committed
system.switch_cpus6.commit.loads              1239501                       # Number of loads committed
system.switch_cpus6.commit.membars               1828                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1940839                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12183681                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       274659                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       314998                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41141436                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32088558                       # The number of ROB writes
system.switch_cpus6.timesIdled                 361911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3627553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11031066                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13521225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11031066                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.690142                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.690142                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.371728                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.371728                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        66613543                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20436761                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14794771                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3658                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29675139                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2345308                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1922981                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       232303                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       956873                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          912321                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          240249                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10301                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22395083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13338814                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2345308                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1152570                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2932564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         661478                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1149773                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1382353                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       230751                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26902821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23970257     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          317799      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          367890      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          201496      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          230429      0.86%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          127325      0.47%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           86965      0.32%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          227532      0.85%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1373128      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26902821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.079033                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.449495                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22212916                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1335732                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2907672                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23462                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        423035                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       380852                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2366                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16286902                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        12014                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        423035                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22248898                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         406510                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       830293                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2896315                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        97766                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16276714                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23448                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22625466                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75785944                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75785944                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19267065                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3358340                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4181                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2300                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           267243                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1556183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       844945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21865                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       188322                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16248777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15341654                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21941                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2061888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4779523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26902821                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570262                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261348                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20443102     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2593962      9.64%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1396757      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       969206      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       844764      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       431625      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       105225      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        67411      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        50769      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26902821                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3842     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14714     43.99%     55.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14891     44.52%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12842782     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       239701      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1876      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1418361      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       838934      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15341654                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516987                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33447                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57641517                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18315024                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15080811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15375101                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        37585                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       279873                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        19479                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked          185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        423035                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         352354                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        15560                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16252994                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1556183                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       844945                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2301                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       133556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       131355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       264911                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15110086                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1330272                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       231568                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2168942                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2114043                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            838670                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.509183                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15081083                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15080811                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8964015                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23491891                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.508197                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381579                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11313284                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13880287                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2372806                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3783                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       233415                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26479786                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524184                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342406                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20809285     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2629767      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1103004      4.17%     92.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       660529      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       458430      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       296087      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       154489      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       123724      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244471      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26479786                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11313284                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13880287                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2101753                       # Number of memory references committed
system.switch_cpus7.commit.loads              1276296                       # Number of loads committed
system.switch_cpus7.commit.membars               1888                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1986831                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12513328                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       282394                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244471                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42488330                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32929300                       # The number of ROB writes
system.switch_cpus7.timesIdled                 345361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2772318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11313284                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13880287                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11313284                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.623035                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.623035                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381238                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381238                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68148121                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20937840                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15191988                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3778                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804477                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747152                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.485410                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.422316                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.149599                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200298                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     18980840                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    702456038                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      721436878                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     18980840                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    702456038                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       721436878                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     18980840                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    702456038                       # number of overall miss cycles
system.l20.overall_miss_latency::total      721436878                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 575176.969697                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454370.011643                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456894.792907                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 575176.969697                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454370.011643                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456894.792907                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 575176.969697                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454370.011643                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456894.792907                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16610904                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    591384160                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    607995064                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16610904                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    591384160                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    607995064                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16610904                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    591384160                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    607995064                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 503360.727273                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382525.329884                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385050.705510                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 503360.727273                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382525.329884                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385050.705510                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 503360.727273                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382525.329884                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385050.705510                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1468                       # number of replacements
system.l21.tagsinuse                      4095.492013                       # Cycle average of tags in use
system.l21.total_refs                          371018                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5561                       # Sample count of references to valid blocks.
system.l21.avg_refs                         66.717857                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          146.640550                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.119698                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   698.764995                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3219.966770                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035801                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007353                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170597                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.786125                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4649                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4650                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2637                       # number of Writeback hits
system.l21.Writeback_hits::total                 2637                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           17                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4666                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4667                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4666                       # number of overall hits
system.l21.overall_hits::total                   4667                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1429                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1467                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1429                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1467                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1429                       # number of overall misses
system.l21.overall_misses::total                 1467                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35059244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    749390978                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      784450222                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35059244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    749390978                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       784450222                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35059244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    749390978                       # number of overall miss cycles
system.l21.overall_miss_latency::total      784450222                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6078                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6117                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2637                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2637                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6095                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6134                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6095                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6134                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.235110                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.239823                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.234454                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.239159                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.234454                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.239159                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 922611.684211                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 524416.359692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 534730.894342                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 922611.684211                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 524416.359692                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 534730.894342                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 922611.684211                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 524416.359692                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 534730.894342                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 929                       # number of writebacks
system.l21.writebacks::total                      929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1429                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1467                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1429                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1467                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1429                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1467                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32329031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    646701757                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    679030788                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32329031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    646701757                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    679030788                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32329031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    646701757                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    679030788                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.235110                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.239823                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.234454                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.239159                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.234454                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.239159                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 850763.973684                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 452555.463261                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 462870.339468                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 850763.973684                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 452555.463261                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 462870.339468                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 850763.973684                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 452555.463261                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 462870.339468                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1575                       # number of replacements
system.l22.tagsinuse                      4095.806617                       # Cycle average of tags in use
system.l22.total_refs                          209691                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5671                       # Sample count of references to valid blocks.
system.l22.avg_refs                         36.976018                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           51.749370                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.709622                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   823.141914                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3197.205711                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005788                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.200962                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.780568                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4466                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4467                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             821                       # number of Writeback hits
system.l22.Writeback_hits::total                  821                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4475                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4476                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4475                       # number of overall hits
system.l22.overall_hits::total                   4476                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1548                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1575                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1548                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1575                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1548                       # number of overall misses
system.l22.overall_misses::total                 1575                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16205200                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    680230626                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      696435826                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16205200                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    680230626                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       696435826                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16205200                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    680230626                       # number of overall miss cycles
system.l22.overall_miss_latency::total      696435826                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6014                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6042                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          821                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              821                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6023                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6051                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6023                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6051                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.257399                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.260675                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.257015                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.260288                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.257015                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.260288                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 439425.468992                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 442181.476825                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 439425.468992                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 442181.476825                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 439425.468992                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 442181.476825                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 229                       # number of writebacks
system.l22.writebacks::total                      229                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1548                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1575                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1548                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1575                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1548                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1575                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    569033677                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    583300277                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    569033677                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    583300277                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    569033677                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    583300277                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257399                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.260675                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.257015                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.260288                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.257015                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.260288                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 367592.814599                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 370349.382222                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 367592.814599                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 370349.382222                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 367592.814599                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 370349.382222                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1469                       # number of replacements
system.l23.tagsinuse                      4095.489796                       # Cycle average of tags in use
system.l23.total_refs                          371023                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5562                       # Sample count of references to valid blocks.
system.l23.avg_refs                         66.706760                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          146.612550                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    30.128660                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   699.611029                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3219.137557                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035794                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007356                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.170803                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.785922                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4653                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4654                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2638                       # number of Writeback hits
system.l23.Writeback_hits::total                 2638                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           17                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4670                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4671                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4670                       # number of overall hits
system.l23.overall_hits::total                   4671                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1430                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1468                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1430                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1468                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1430                       # number of overall misses
system.l23.overall_misses::total                 1468                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35480059                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    732850518                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      768330577                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35480059                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    732850518                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       768330577                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35480059                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    732850518                       # number of overall miss cycles
system.l23.overall_miss_latency::total      768330577                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         6083                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               6122                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2638                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2638                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         6100                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6139                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         6100                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6139                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.235081                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.239791                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.234426                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.239127                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.234426                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.239127                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 933685.763158                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 512482.879720                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 523385.951635                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 933685.763158                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 512482.879720                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 523385.951635                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 933685.763158                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 512482.879720                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 523385.951635                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 929                       # number of writebacks
system.l23.writebacks::total                      929                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1430                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1468                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1430                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1468                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1430                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1468                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32751067                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    630090283                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    662841350                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32751067                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    630090283                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    662841350                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32751067                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    630090283                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    662841350                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.235081                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.239791                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.234426                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.239127                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.234426                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.239127                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 861870.184211                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 440622.575524                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 451526.805177                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 861870.184211                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 440622.575524                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 451526.805177                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 861870.184211                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 440622.575524                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 451526.805177                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          3233                       # number of replacements
system.l24.tagsinuse                      4095.902502                       # Cycle average of tags in use
system.l24.total_refs                          353953                       # Total number of references to valid blocks.
system.l24.sampled_refs                          7329                       # Sample count of references to valid blocks.
system.l24.avg_refs                         48.294856                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           13.867726                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.870385                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1526.104188                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2530.060202                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003386                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006316                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.372584                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.617690                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5838                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5839                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2433                       # number of Writeback hits
system.l24.Writeback_hits::total                 2433                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5847                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5848                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5847                       # number of overall hits
system.l24.overall_hits::total                   5848                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         3197                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 3233                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         3197                       # number of demand (read+write) misses
system.l24.demand_misses::total                  3233                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         3197                       # number of overall misses
system.l24.overall_misses::total                 3233                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33292874                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1699045084                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1732337958                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33292874                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1699045084                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1732337958                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33292874                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1699045084                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1732337958                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         9035                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               9072                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2433                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2433                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         9044                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                9081                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         9044                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               9081                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.353846                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.356371                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353494                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.356018                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353494                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.356018                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 924802.055556                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 531449.822959                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 535829.866378                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 924802.055556                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 531449.822959                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 535829.866378                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 924802.055556                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 531449.822959                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 535829.866378                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 718                       # number of writebacks
system.l24.writebacks::total                      718                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         3197                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            3233                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         3197                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             3233                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         3197                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            3233                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30707864                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1469388574                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1500096438                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30707864                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1469388574                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1500096438                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30707864                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1469388574                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1500096438                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.353846                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.356371                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353494                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.356018                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353494                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.356018                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 852996.222222                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 459614.818267                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 463995.186514                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 852996.222222                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 459614.818267                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 463995.186514                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 852996.222222                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 459614.818267                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 463995.186514                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1010                       # number of replacements
system.l25.tagsinuse                      4095.283991                       # Cycle average of tags in use
system.l25.total_refs                          286701                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5105                       # Sample count of references to valid blocks.
system.l25.avg_refs                         56.160823                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.215116                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    33.832906                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   482.070550                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3501.165418                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019095                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.008260                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.117693                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.854777                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999825                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3631                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3633                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1124                       # number of Writeback hits
system.l25.Writeback_hits::total                 1124                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3649                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3651                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3649                       # number of overall hits
system.l25.overall_hits::total                   3651                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          968                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1011                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          968                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1011                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          968                       # number of overall misses
system.l25.overall_misses::total                 1011                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     38524270                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    427162074                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      465686344                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     38524270                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    427162074                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       465686344                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     38524270                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    427162074                       # number of overall miss cycles
system.l25.overall_miss_latency::total      465686344                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           45                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4599                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4644                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1124                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1124                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           45                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4617                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4662                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           45                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4617                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4662                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.210481                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.217700                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.209660                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.216860                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.209660                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.216860                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 895913.255814                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 441283.134298                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 460619.529179                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 895913.255814                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 441283.134298                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 460619.529179                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 895913.255814                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 441283.134298                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 460619.529179                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 537                       # number of writebacks
system.l25.writebacks::total                      537                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          967                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1010                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          967                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1010                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          967                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1010                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     35433470                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    357309829                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    392743299                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     35433470                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    357309829                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    392743299                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     35433470                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    357309829                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    392743299                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.210263                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.217485                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.209443                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.216645                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.209443                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.216645                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 824034.186047                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 369503.442606                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 388854.751485                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 824034.186047                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 369503.442606                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 388854.751485                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 824034.186047                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 369503.442606                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 388854.751485                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2673                       # number of replacements
system.l26.tagsinuse                      4095.529127                       # Cycle average of tags in use
system.l26.total_refs                          317796                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6769                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.948737                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           36.886886                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    26.081789                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   979.504015                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3053.056436                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009006                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006368                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.239137                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.745375                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999885                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5384                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5385                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1566                       # number of Writeback hits
system.l26.Writeback_hits::total                 1566                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5402                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5403                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5402                       # number of overall hits
system.l26.overall_hits::total                   5403                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2637                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2672                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2637                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2672                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2637                       # number of overall misses
system.l26.overall_misses::total                 2672                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29182432                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1398096250                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1427278682                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29182432                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1398096250                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1427278682                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29182432                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1398096250                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1427278682                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8021                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8057                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1566                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1566                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8039                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8075                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8039                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8075                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.328762                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331637                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.328026                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.330898                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.328026                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.330898                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 833783.771429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 530184.395146                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 534161.183383                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 833783.771429                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 530184.395146                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 534161.183383                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 833783.771429                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 530184.395146                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 534161.183383                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 509                       # number of writebacks
system.l26.writebacks::total                      509                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2637                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2672                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2637                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2672                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2637                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2672                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     26668552                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1208647883                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1235316435                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     26668552                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1208647883                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1235316435                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     26668552                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1208647883                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1235316435                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.328762                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331637                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.328026                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.330898                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.328026                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.330898                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 761958.628571                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 458342.010997                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 462319.025075                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 761958.628571                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 458342.010997                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 462319.025075                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 761958.628571                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 458342.010997                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 462319.025075                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1504                       # number of replacements
system.l27.tagsinuse                      4095.452420                       # Cycle average of tags in use
system.l27.total_refs                          371062                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5597                       # Sample count of references to valid blocks.
system.l27.avg_refs                         66.296587                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          146.836995                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.781212                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   705.133600                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3213.700612                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.035849                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007271                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.172152                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.784595                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4685                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4686                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2645                       # number of Writeback hits
system.l27.Writeback_hits::total                 2645                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4703                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4704                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4703                       # number of overall hits
system.l27.overall_hits::total                   4704                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1466                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1503                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1466                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1503                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1466                       # number of overall misses
system.l27.overall_misses::total                 1503                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30770828                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    741247005                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      772017833                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30770828                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    741247005                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       772017833                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30770828                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    741247005                       # number of overall miss cycles
system.l27.overall_miss_latency::total      772017833                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6151                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6189                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2645                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2645                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6169                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6207                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6169                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6207                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.238335                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.242850                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.237640                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.242146                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.237640                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.242146                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       831644                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 505625.515007                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 513651.252828                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       831644                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 505625.515007                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 513651.252828                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       831644                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 505625.515007                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 513651.252828                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 955                       # number of writebacks
system.l27.writebacks::total                      955                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1466                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1503                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1466                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1503                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1466                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1503                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    635957300                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    664071528                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    635957300                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    664071528                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    635957300                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    664071528                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238335                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.242850                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.237640                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.242146                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.237640                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.242146                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 433804.433834                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 441830.690619                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 433804.433834                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 441830.690619                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 433804.433834                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 441830.690619                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.485307                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432119                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785083.991087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.315572                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169734                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042172                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885393                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399850                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399850                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399850                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399850                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399850                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399850                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24472649                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24472649                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24472649                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24472649                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24472649                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24472649                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 532014.108696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 532014.108696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 532014.108696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 532014.108696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 532014.108696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 532014.108696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19353459                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19353459                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19353459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19353459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19353459                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19353459                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 569219.382353                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 569219.382353                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 569219.382353                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 569219.382353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 569219.382353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 569219.382353                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205479                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181196                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.460791                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.539209                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073214                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073214                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459640                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459640                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459640                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459640                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20378                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20423                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20423                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20423                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4654895616                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4654895616                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747037                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747037                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4658642653                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4658642653                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4658642653                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4658642653                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480063                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480063                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480063                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480063                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228427.501031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228427.501031                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83267.488889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83267.488889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228107.655731                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228107.655731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228107.655731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228107.655731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14357                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14393                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14393                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14393                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14393                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1008202241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1008202241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1008784342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1008784342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1008784342                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1008784342                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167447.640093                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167447.640093                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167294.252405                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167294.252405                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167294.252405                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167294.252405                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.985488                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076048483                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065352.174664                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.985488                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049656                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822092                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1380656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1380656                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1380656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1380656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1380656                       # number of overall hits
system.cpu1.icache.overall_hits::total        1380656                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48163737                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48163737                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48163737                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48163737                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48163737                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48163737                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1380708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1380708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1380708                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1380708                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1380708                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1380708                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 926225.711538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 926225.711538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 926225.711538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 926225.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 926225.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 926225.711538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35471592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35471592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35471592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35471592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35471592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35471592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       909528                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       909528                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       909528                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       909528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       909528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       909528                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6095                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170148642                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6351                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26790.842702                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.565522                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.434478                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888928                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111072                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971324                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971324                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       820247                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        820247                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1889                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1889                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791571                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791571                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791571                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791571                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20946                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21387                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4901416999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4901416999                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    118382724                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    118382724                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5019799723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5019799723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5019799723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5019799723                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       820688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       820688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1812958                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1812958                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1812958                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1812958                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021109                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234002.530268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234002.530268                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 268441.551020                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 268441.551020                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 234712.662973                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 234712.662973                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 234712.662973                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 234712.662973                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1579388                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 225626.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2637                       # number of writebacks
system.cpu1.dcache.writebacks::total             2637                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14868                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15292                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6078                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6078                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6095                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1066472170                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1066472170                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1067577261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1067577261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1067577261                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1067577261                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175464.325436                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175464.325436                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175156.236423                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175156.236423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175156.236423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175156.236423                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.709551                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001434953                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1804387.302703                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.540198                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.169352                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039327                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843220                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882547                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1402684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1402684                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1402684                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1402684                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1402684                       # number of overall hits
system.cpu2.icache.overall_hits::total        1402684                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.cpu2.icache.overall_misses::total           37                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20220732                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20220732                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20220732                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20220732                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20220732                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20220732                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1402721                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1402721                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1402721                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1402721                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1402721                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1402721                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 546506.270270                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 546506.270270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 546506.270270                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16511181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16511181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16511181                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 589685.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6023                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               221209897                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6279                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35230.115783                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.482350                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.517650                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.720634                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.279366                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2077122                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2077122                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       386940                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386940                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          915                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          908                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2464062                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2464062                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2464062                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2464062                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20402                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20402                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           41                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20443                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20443                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20443                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20443                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4541609486                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4541609486                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3510195                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3510195                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4545119681                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4545119681                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4545119681                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4545119681                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2097524                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2097524                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       386981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       386981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2484505                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2484505                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2484505                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2484505                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009727                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009727                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000106                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008228                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008228                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008228                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008228                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 222606.091854                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 222606.091854                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85614.512195                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85614.512195                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 222331.344763                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 222331.344763                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 222331.344763                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 222331.344763                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu2.dcache.writebacks::total              821                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14388                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14388                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14420                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14420                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14420                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14420                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6014                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6014                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6023                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6023                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    985310085                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    985310085                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    985886985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    985886985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    985886985                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    985886985                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002424                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002424                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002424                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002424                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163836.063352                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 163836.063352                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 163687.030550                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 163687.030550                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 163687.030550                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 163687.030550                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.994626                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1076050196                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2065355.462572                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.994626                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.049671                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822107                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1382369                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1382369                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1382369                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1382369                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1382369                       # number of overall hits
system.cpu3.icache.overall_hits::total        1382369                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47029116                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47029116                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47029116                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47029116                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47029116                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47029116                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1382421                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1382421                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1382421                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1382421                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1382421                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1382421                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 904406.076923                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 904406.076923                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 904406.076923                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 904406.076923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 904406.076923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 904406.076923                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35872844                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35872844                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35872844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35872844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35872844                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35872844                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 919816.512821                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 919816.512821                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 919816.512821                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 919816.512821                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 919816.512821                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 919816.512821                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6100                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170150776                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6356                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26770.103210                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.575998                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.424002                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888969                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111031                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972488                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972488                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       821213                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        821213                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1926                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1926                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1891                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1793701                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1793701                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1793701                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1793701                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20963                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20963                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          465                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          465                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        21428                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         21428                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        21428                       # number of overall misses
system.cpu3.dcache.overall_misses::total        21428                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4827194677                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4827194677                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    131586217                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    131586217                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4958780894                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4958780894                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4958780894                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4958780894                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993451                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993451                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       821678                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       821678                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1815129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1815129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1815129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1815129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021101                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021101                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000566                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000566                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011805                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011805                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011805                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011805                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 230272.130754                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 230272.130754                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 282981.111828                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 282981.111828                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 231415.946145                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 231415.946145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 231415.946145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 231415.946145                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1291476                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 161434.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2638                       # number of writebacks
system.cpu3.dcache.writebacks::total             2638                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14880                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14880                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          448                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          448                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        15328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        15328                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15328                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6083                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6083                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6100                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6100                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1050225282                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1050225282                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1104835                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1104835                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1051330117                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1051330117                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1051330117                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1051330117                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006123                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006123                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003361                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003361                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003361                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003361                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 172649.232615                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 172649.232615                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64990.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64990.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 172349.199508                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 172349.199508                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 172349.199508                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 172349.199508                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               571.490913                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108871124                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1911846.765517                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.892331                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.598582                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047904                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867946                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.915851                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1343806                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1343806                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1343806                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1343806                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1343806                       # number of overall hits
system.cpu4.icache.overall_hits::total        1343806                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48297243                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48297243                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48297243                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48297243                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48297243                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48297243                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1343862                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1343862                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1343862                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1343862                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1343862                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1343862                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 862450.767857                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 862450.767857                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 862450.767857                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 862450.767857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 862450.767857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 862450.767857                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33672981                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33672981                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33672981                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33672981                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33672981                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33672981                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 910080.567568                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 910080.567568                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 910080.567568                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 910080.567568                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 910080.567568                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 910080.567568                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9044                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440644296                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9300                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              47381.107097                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.124146                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.875854                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434079                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565921                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3513706                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3513706                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1923306                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1923306                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          940                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          940                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          938                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5437012                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5437012                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5437012                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5437012                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32585                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32585                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32614                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32614                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32614                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32614                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8202790342                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8202790342                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2222320                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2222320                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8205012662                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8205012662                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8205012662                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8205012662                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3546291                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3546291                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1923335                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1923335                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5469626                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5469626                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5469626                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5469626                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009188                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009188                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005963                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005963                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 251735.164708                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 251735.164708                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 76631.724138                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 76631.724138                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 251579.464708                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 251579.464708                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 251579.464708                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 251579.464708                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2433                       # number of writebacks
system.cpu4.dcache.writebacks::total             2433                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23550                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23550                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23570                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23570                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23570                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23570                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9035                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9035                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9044                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9044                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9044                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9044                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2125104441                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2125104441                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2125681341                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2125681341                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2125681341                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2125681341                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001653                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001653                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 235208.017820                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 235208.017820                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 235037.742260                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 235037.742260                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 235037.742260                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 235037.742260                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               510.365894                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1074559214                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2066460.026923                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.365894                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056676                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.817894                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1423677                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1423677                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1423677                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1423677                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1423677                       # number of overall hits
system.cpu5.icache.overall_hits::total        1423677                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46300847                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46300847                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46300847                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46300847                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46300847                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46300847                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1423734                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1423734                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1423734                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1423734                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1423734                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1423734                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 812295.561404                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 812295.561404                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 812295.561404                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 812295.561404                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 812295.561404                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 812295.561404                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           45                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           45                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     39043692                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     39043692                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     39043692                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     39043692                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     39043692                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     39043692                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 867637.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 867637.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 867637.600000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 867637.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 867637.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 867637.600000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4617                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163997186                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4873                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              33654.255284                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.675334                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.324666                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.865919                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.134081                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       979674                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         979674                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       822658                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        822658                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2006                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2006                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1979                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1979                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1802332                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1802332                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1802332                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1802332                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        14758                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        14758                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          104                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        14862                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         14862                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        14862                       # number of overall misses
system.cpu5.dcache.overall_misses::total        14862                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2724840286                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2724840286                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8543418                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8543418                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2733383704                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2733383704                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2733383704                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2733383704                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       994432                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       994432                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       822762                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       822762                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1817194                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1817194                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1817194                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1817194                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014841                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014841                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008179                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008179                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008179                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008179                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 184634.793739                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 184634.793739                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82148.250000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82148.250000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183917.622393                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183917.622393                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183917.622393                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183917.622393                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1124                       # number of writebacks
system.cpu5.dcache.writebacks::total             1124                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10159                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10159                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           86                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10245                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10245                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10245                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10245                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4599                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4599                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4617                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4617                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4617                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4617                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    671744060                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    671744060                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1168182                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1168182                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    672912242                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    672912242                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    672912242                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    672912242                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004625                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004625                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002541                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002541                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 146063.070233                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 146063.070233                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64899                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64899                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 145746.641109                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 145746.641109                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 145746.641109                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 145746.641109                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.350066                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080557350                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2054291.539924                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.350066                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048638                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833894                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1370873                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1370873                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1370873                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1370873                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1370873                       # number of overall hits
system.cpu6.icache.overall_hits::total        1370873                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     45547066                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     45547066                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     45547066                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     45547066                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     45547066                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     45547066                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1370925                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1370925                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1370925                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1370925                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1370925                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1370925                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 875905.115385                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 875905.115385                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 875905.115385                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 875905.115385                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 875905.115385                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 875905.115385                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     29574038                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     29574038                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     29574038                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     29574038                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     29574038                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     29574038                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 821501.055556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 821501.055556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 821501.055556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 821501.055556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 821501.055556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 821501.055556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8039                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178856229                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8295                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21561.932369                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.627121                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.372879                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893075                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106925                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       948542                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         948542                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       783990                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        783990                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2202                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2202                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1829                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1829                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1732532                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1732532                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1732532                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1732532                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20918                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20918                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21028                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21028                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21028                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21028                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4883762227                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4883762227                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9068952                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9068952                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4892831179                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4892831179                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4892831179                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4892831179                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       969460                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       969460                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       784100                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       784100                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1829                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1829                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1753560                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1753560                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1753560                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1753560                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021577                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021577                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011992                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011992                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011992                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011992                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 233471.757673                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 233471.757673                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82445.018182                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82445.018182                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 232681.718613                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 232681.718613                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 232681.718613                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 232681.718613                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1566                       # number of writebacks
system.cpu6.dcache.writebacks::total             1566                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12897                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12897                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12989                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12989                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12989                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12989                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8021                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8021                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8039                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8039                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8039                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8039                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1773882990                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1773882990                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1164001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1164001                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1775046991                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1775046991                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1775046991                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1775046991                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004584                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004584                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221154.842289                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221154.842289                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64666.722222                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64666.722222                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 220804.452171                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 220804.452171                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 220804.452171                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 220804.452171                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.647458                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1076050129                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2069327.171154                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.647458                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049115                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.821550                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1382302                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1382302                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1382302                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1382302                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1382302                       # number of overall hits
system.cpu7.icache.overall_hits::total        1382302                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41383988                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41383988                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41383988                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41383988                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41383988                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41383988                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1382353                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1382353                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1382353                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1382353                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1382353                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1382353                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 811450.745098                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 811450.745098                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 811450.745098                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31183929                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31183929                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31183929                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 820629.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6168                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               170150666                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6424                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26486.716376                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.578113                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.421887                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888977                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111023                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       972616                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         972616                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       820970                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        820970                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1933                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1933                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1889                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1889                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1793586                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1793586                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1793586                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1793586                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20996                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20996                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          436                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21432                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21432                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21432                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21432                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4789189816                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4789189816                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    149259438                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    149259438                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4938449254                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4938449254                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4938449254                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4938449254                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       993612                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       993612                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       821406                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       821406                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1815018                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1815018                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1815018                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1815018                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021131                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021131                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000531                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011808                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011808                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011808                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011808                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228100.105544                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228100.105544                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 342338.160550                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 342338.160550                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230424.097331                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230424.097331                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230424.097331                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230424.097331                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      2124395                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       303485                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2645                       # number of writebacks
system.cpu7.dcache.writebacks::total             2645                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14845                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14845                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          418                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          418                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        15263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        15263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        15263                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        15263                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6151                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6151                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6169                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6169                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6169                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6169                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1060966077                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1060966077                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1186345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1186345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1062152422                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1062152422                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1062152422                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1062152422                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006191                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006191                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003399                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003399                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003399                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003399                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 172486.762640                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 172486.762640                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65908.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65908.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 172175.785703                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 172175.785703                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 172175.785703                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 172175.785703                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
