{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635787112420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635787112431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 13:18:32 2021 " "Processing started: Mon Nov 01 13:18:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635787112431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787112431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787112431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635787113808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635787113808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_beha.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_beha.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_Beha " "Found entity 1: MUX2to1_Beha" {  } { { "MUX2to1_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX2to1_Beha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635787122948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787122948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_beha.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_beha.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1_Beha " "Found entity 1: MUX4to1_Beha" {  } { { "MUX4to1_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Beha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635787122957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787122957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_beha.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_beha.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7Dec_Beha " "Found entity 1: Seg7Dec_Beha" {  } { { "Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/Seg7Dec_Beha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635787122967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787122967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_seg7dec_beha.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_seg7dec_beha.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1_Seg7Dec_Beha " "Found entity 1: MUX4to1_Seg7Dec_Beha" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635787122978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787122978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX4to1_Seg7Dec_Beha " "Elaborating entity \"MUX4to1_Seg7Dec_Beha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635787123037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 MUX4to1_Seg7Dec_Beha.v(5) " "Verilog HDL assignment warning at MUX4to1_Seg7Dec_Beha.v(5): truncated value with size 7 to match size of target (1)" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635787123037 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 MUX4to1_Seg7Dec_Beha.v(6) " "Verilog HDL assignment warning at MUX4to1_Seg7Dec_Beha.v(6): truncated value with size 7 to match size of target (1)" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635787123037 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 MUX4to1_Seg7Dec_Beha.v(7) " "Verilog HDL assignment warning at MUX4to1_Seg7Dec_Beha.v(7): truncated value with size 7 to match size of target (1)" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635787123037 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 MUX4to1_Seg7Dec_Beha.v(8) " "Verilog HDL assignment warning at MUX4to1_Seg7Dec_Beha.v(8): truncated value with size 7 to match size of target (1)" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635787123037 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "U MUX4to1_Seg7Dec_Beha.v(12) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(12): variable \"U\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123178 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d MUX4to1_Seg7Dec_Beha.v(13) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(13): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123178 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MUX4to1_Seg7Dec_Beha.v(14) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123178 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one MUX4to1_Seg7Dec_Beha.v(15) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(15): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123178 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero MUX4to1_Seg7Dec_Beha.v(16) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(16): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123178 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W MUX4to1_Seg7Dec_Beha.v(19) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(19): variable \"W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123178 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MUX4to1_Seg7Dec_Beha.v(20) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(20): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one MUX4to1_Seg7Dec_Beha.v(21) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(21): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero MUX4to1_Seg7Dec_Beha.v(22) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(22): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d MUX4to1_Seg7Dec_Beha.v(23) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(23): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V MUX4to1_Seg7Dec_Beha.v(26) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(26): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one MUX4to1_Seg7Dec_Beha.v(27) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(27): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero MUX4to1_Seg7Dec_Beha.v(28) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(28): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d MUX4to1_Seg7Dec_Beha.v(29) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(29): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MUX4to1_Seg7Dec_Beha.v(30) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(30): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X MUX4to1_Seg7Dec_Beha.v(33) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(33): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero MUX4to1_Seg7Dec_Beha.v(34) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(34): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d MUX4to1_Seg7Dec_Beha.v(35) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(35): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MUX4to1_Seg7Dec_Beha.v(36) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(36): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123188 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one MUX4to1_Seg7Dec_Beha.v(37) " "Verilog HDL Always Construct warning at MUX4to1_Seg7Dec_Beha.v(37): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635787123192 "|MUX4to1_Seg7Dec_Beha"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635787123642 "|MUX4to1_Seg7Dec_Beha|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635787123642 "|MUX4to1_Seg7Dec_Beha|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635787123642 "|MUX4to1_Seg7Dec_Beha|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635787123642 "|MUX4to1_Seg7Dec_Beha|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635787123642 "|MUX4to1_Seg7Dec_Beha|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635787123642 "|MUX4to1_Seg7Dec_Beha|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635787123642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635787123702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635787124273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635787124273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U\[1\] " "No output dependent on input pin \"U\[1\]\"" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635787124463 "|MUX4to1_Seg7Dec_Beha|U[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[1\] " "No output dependent on input pin \"V\[1\]\"" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635787124463 "|MUX4to1_Seg7Dec_Beha|V[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[1\] " "No output dependent on input pin \"W\[1\]\"" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635787124463 "|MUX4to1_Seg7Dec_Beha|W[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[1\] " "No output dependent on input pin \"X\[1\]\"" {  } { { "MUX4to1_Seg7Dec_Beha.v" "" { Text "C:/Users/vatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Spring 2021/Lab 3/MUX4to1_Seg7Dec_Beha.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635787124463 "|MUX4to1_Seg7Dec_Beha|X[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635787124463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635787124463 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635787124463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635787124463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635787124463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635787124525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 13:18:44 2021 " "Processing ended: Mon Nov 01 13:18:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635787124525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635787124525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635787124525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635787124525 ""}
