/*
 * SPDX-License-Identifier: BSD-3-Clause
 * SPDX-FileCopyrightText: Copyright TF-RMM Contributors.
 * SPDX-FileCopyrightText: Copyright Arm Limited and Contributors.
 */

/* This file is derived from xlat_table_v2 library in TF-A project */

#include <arch_features.h>
#include <assert.h>
#include <debug.h>
#include <errno.h>
#include <limits.h>
#include <sizes.h>
#include <xlat_contexts.h>
#include <xlat_defs_private.h>
#include <xlat_tables.h>
#include <xlat_tables_private.h>

static uint64_t read_id_aa64mmfr0_el0_tgran4(void)
{
	return EXTRACT(ID_AA64MMFR0_EL1_TGRAN4, READ_CACHED_REG(id_aa64mmfr0_el1));
}

/*
 * Returns true if the provided granule size is supported, false otherwise.
 *
 * At the moment, only 4KB granularity is supported.
 */
static bool xlat_arch_is_granule_size_supported(size_t size)
{
	if (size == SZ_4K) {
		/* MSB of TGRAN4 field will be '1' for unsupported feature */
		return (read_id_aa64mmfr0_el0_tgran4() < 8ULL);
	}

	return false;
}

/*
 * Encode a Physical Address Space size for its use in TCR_ELx.
 * If the PA is not supported, return ULLONG_MAX (~0ULL).
 */
static uint64_t tcr_physical_addr_size_bits(unsigned int max_pa_width)
{
	switch (max_pa_width) {
	case PARANGE_WIDTH_52BITS:
		return (is_feat_lpa2_4k_present() ? TCR_PS_BITS_4PB : ~(0ULL));
	case PARANGE_WIDTH_48BITS:
		return TCR_PS_BITS_256TB;
	case PARANGE_WIDTH_44BITS:
		return TCR_PS_BITS_16TB;
	case PARANGE_WIDTH_42BITS:
		return TCR_PS_BITS_4TB;
	case PARANGE_WIDTH_40BITS:
		return TCR_PS_BITS_1TB;
	case PARANGE_WIDTH_36BITS:
		return TCR_PS_BITS_64GB;
	case PARANGE_WIDTH_32BITS:
		return TCR_PS_BITS_4GB;
	default:
		return ~(0ULL);
	}
}

void xlat_arch_write_mmu_cfg(struct xlat_mmu_cfg *mmu_cfg)
{
	uint64_t tcr;
	uint64_t t0sz, t1sz;

	/* MMU cannot be enabled at this point */
	assert(!is_mmu_enabled());

	/*
	 * Read TCR_EL2 in order to extract t0sz and t1sz. So we can update the right
	 * field depending on which context we are configuring and leave the other one
	 * untouched.
	 * It will not be a problem if TCR_EL2 was previoulsy configured, as the new
	 * value of it will be the same with the only difference of the txsz field we
	 * want to update.
	 */
	tcr = read_tcr_el2();
	if (mmu_cfg->region == VA_LOW_REGION) {
		t0sz = mmu_cfg->txsz;
		t1sz = EXTRACT(TCR_EL2_T1SZ, tcr);
	} else {
		t0sz = EXTRACT(TCR_EL2_T0SZ, tcr);
		t1sz = mmu_cfg->txsz;
	}

	tcr = mmu_cfg->tcr;
	/*
	 * Update the TCR_EL2 value with the memory region's sizes.
	 * It is not necessary to clear t?sz fields in tcr as they are cleared
	 * by the xlat_arch_setup_mmu_cfg and expected to be the same across
	 * calls to xlat_arch_write_mmu_cfg.
	 */
	tcr |= (t0sz << TCR_EL2_T0SZ_SHIFT);
	tcr |= (t1sz << TCR_EL2_T1SZ_SHIFT);

	write_mair_el2(mmu_cfg->mair);
	write_tcr_el2(tcr);

	if (is_feat_tcr2_present()) {
		write_tcr2_el2(mmu_cfg->tcr2);
	}

	if (mmu_cfg->region == VA_LOW_REGION) {
		write_ttbr0_el2(mmu_cfg->ttbrx);
	} else {
		write_ttbr1_el2(mmu_cfg->ttbrx);
	}
}

/*
 * Configure MMU registers. This function assumes that all the contexts use the
 * same limits for VA and PA spaces.
 */
int xlat_arch_setup_mmu_cfg(struct xlat_ctx * const ctx, struct xlat_mmu_cfg *mmu_config)
{
	uint64_t mair;
	uint64_t tcr = 0;
	uint64_t tcr2 = 0;
	uint64_t ttbrx;
	uintptr_t va_space_size;
	struct xlat_ctx_cfg *ctx_cfg;
	struct xlat_ctx_tbls *ctx_tbls;
	uint64_t txsz;
	uint64_t pa_size_bits;

	assert(ctx != NULL);
	assert(mmu_config != NULL);

	ctx_cfg = ctx->cfg;
	ctx_tbls = ctx->tbls;

	assert(ctx_cfg != NULL);
	assert(ctx_tbls != NULL);

	/* Only 4K Granularity is supported */
	if (xlat_arch_is_granule_size_supported(SZ_4K) == false) {
		return -EPERM;
	}

	assert(ctx->cfg != NULL);
	if (!ctx->cfg->init) {
		return -EINVAL;
	}

	/* Set attributes in the right indices of the MAIR. */
	mair = MAIR_ATTR_SET(ATTR_DEVICE, ATTR_DEVICE_INDEX);
	mair |= MAIR_ATTR_SET(ATTR_IWBWA_OWBWA_NTR, ATTR_IWBWA_OWBWA_NTR_INDEX);

	va_space_size = ctx_cfg->max_va_size;

	/*
	 * __builtin_ctzll(0) is undefined but here we are guaranteed that
	 * va_space_size is in the range [1,UINTPTR_MAX].
	 */
	txsz = (uint64_t)(64 - __builtin_ctzll(va_space_size));

	/*
	 * Set the cacheability and shareability attributes for memory
	 * associated with translation table walks.
	 */
	/* Inner & outer WBWA & shareable for both halfs. */
	tcr |= TCR_EL2_IRGN0_WBWA | TCR_EL2_ORGN0_WBWA | TCR_EL2_SH0_IS;
	tcr |= TCR_EL2_IRGN1_WBWA | TCR_EL2_ORGN1_WBWA | TCR_EL2_SH1_IS;

	/*
	 * ASID and hierarchical permissions.
	 */
	tcr |= TCR_EL2_AS | TCR_EL2_HPD0 | TCR_EL2_HPD1;

	/* The current ASID is defined by TTBR1_EL2 */
	tcr |= TCR_EL2_A1;

	/*
	 * Granule size. Only 4K supported on both halfs.
	 */
	tcr |= TCR_EL2_TG0_4K | TCR_EL2_TG1_4K;

	/*
	 * Enable support for LPA if FEAT_LPA2 is supported
	 * and set shareability to ISH.
	 */
	if (is_feat_lpa2_4k_present() == true) {
		tcr |= TCR_EL2_DS_LPA2_EN;
		tcr |= SET_TCR_SH(ctx->cfg->region, ISH);
	}

	/*
	 * Set physical address size to the limit supported by the PE.
	 */
	pa_size_bits = tcr_physical_addr_size_bits(arch_feat_get_pa_width());
	if (pa_size_bits == ~(0ULL)) {
		return -EPERM;
	}
	tcr |= pa_size_bits;

	/*
	 * Enable support for Alternate MECID for TTBR1, in order to access some
	 * slots through the Realm encryption context.
	 */
	if (is_feat_mec_present()) {
		tcr2 |= TCR2_EL2_AMEC1;
	}

	/*
	 * Set TTBR bits as well and enable CnP bit so as to share page
	 * tables with all PEs.
	 */
	if (is_feat_lpa2_4k_present()) {
		ttbrx = (ctx_tbls->base_table_pa & MASK(TTBRx_EL2_BADDR));
		ttbrx = TTBRx_EL2_SET_MSB_LPA2(ctx_tbls->base_table_pa, ttbrx);
	} else {
		ttbrx = ctx_tbls->base_table_pa;
	}

	/*
	 * The VA region is not common for the HIGH region as it is used
	 * by slot buffer.
	 */
	if (ctx_cfg->region == VA_HIGH_REGION) {
		ttbrx &= ~TTBR_CNP_BIT;
	} else {
		ttbrx |= TTBR_CNP_BIT;
	}

	/* Also set the ASID field */
	ttbrx |= INPLACE(TTBRx_EL2_ASID, ctx_cfg->asid);

	mmu_config->region = ctx_cfg->region;
	mmu_config->mair = mair;
	mmu_config->tcr = tcr;
	mmu_config->tcr2 = tcr2;
	mmu_config->txsz = txsz;
	mmu_config->ttbrx = ttbrx;

	return 0;
}

uintptr_t xlat_arch_get_max_supported_pa(void)
{
	return (1UL << arch_feat_get_pa_width()) - 1UL;
}

void xlat_arch_tlbi_va(uintptr_t va)
{
	/*
	 * Ensure the translation table write has drained into memory before
	 * invalidating the TLB entry. Note that the barrier is scoped to
	 * the local core (non-shareable) and the TLBI is local (not
	 * broadcast), and is expected to be used only for per core mapping.
	 */
	dsb(nshst);

	tlbivae2(TLBI_ADDR(va));
}

void xlat_arch_tlbi_va_sync(void)
{
	/*
	 * A TLB maintenance instruction can complete at any time after
	 * it is issued, but is only guaranteed to be complete after the
	 * execution of DSB by the PE that executed the TLB maintenance
	 * instruction. After the TLB invalidate instruction is
	 * complete, no new memory accesses using the invalidated TLB
	 * entries will be observed by any observer of the system
	 * domain. See section D4.8.2 of the ARMv8 (issue k), paragraph
	 * "Ordering and completion of TLB maintenance instructions".
	 * Note that the barrier is scoped to the local core (non-shareable)
	 * and this is expected to be used only for per core mapping.
	 */
	dsb(nsh);

	/*
	 * The effects of a completed TLB maintenance instruction are
	 * only guaranteed to be visible on the PE that executed the
	 * instruction after the execution of an ISB instruction by the
	 * PE that executed the TLB maintenance instruction.
	 */
	isb();
}

/*
 * Determine the physical address space encoded in the 'attr' parameter.
 */
uint64_t xlat_arch_get_pas(uint64_t attr)
{
	return (MT_PAS(attr) == MT_REALM) ? 0UL : LOWER_ATTRS(NS);
}
