/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [25:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  reg [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[172] | in_data[182]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_0z) & in_data[109]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | out_data[44]) & (out_data[54] | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[94] | celloutsig_0_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_10z | celloutsig_1_1z) & (celloutsig_1_7z | celloutsig_1_5z));
  assign celloutsig_1_6z = celloutsig_1_3z | ~(in_data[183]);
  assign celloutsig_1_10z = celloutsig_1_0z | celloutsig_1_4z[3];
  reg [26:0] _07_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 27'h0000000;
    else _07_ <= in_data[85:59];
  assign out_data[58:32] = _07_;
  assign celloutsig_1_13z = { in_data[154:133], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z } / { 1'h1, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[164:148] == in_data[176:160];
  assign celloutsig_1_7z = celloutsig_1_4z[2:1] == { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[9:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z } >= { celloutsig_1_4z[6:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[147:140] || { in_data[109:103], celloutsig_1_2z };
  assign celloutsig_1_2z = { in_data[148:132], celloutsig_1_0z } < in_data[159:142];
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_4z = { in_data[123:118], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[153:151], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_3z = & { celloutsig_1_2z, in_data[185:168] };
  assign celloutsig_1_11z = | { celloutsig_1_4z[9:3], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = | { in_data[142:134], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[77] & in_data[52];
  assign celloutsig_1_15z = { in_data[129:127], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z } - { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_18z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_18z = { celloutsig_1_13z[8:4], celloutsig_1_7z };
  assign { out_data[133:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
