

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1'
================================================================
* Date:           Tue Feb 11 01:49:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 5 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 6 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 7 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 8 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 9 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 10 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 11 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 12 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 13 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 14 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 15 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 16 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_71_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_71_val"   --->   Operation 17 'read' 'data_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_70_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_70_val"   --->   Operation 18 'read' 'data_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_69_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_69_val"   --->   Operation 19 'read' 'data_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_68_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_68_val"   --->   Operation 20 'read' 'data_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_67_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_67_val"   --->   Operation 21 'read' 'data_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_66_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_66_val"   --->   Operation 22 'read' 'data_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_65_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_65_val"   --->   Operation 23 'read' 'data_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_64_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_64_val"   --->   Operation 24 'read' 'data_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_63_val"   --->   Operation 25 'read' 'data_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_62_val"   --->   Operation 26 'read' 'data_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_61_val"   --->   Operation 27 'read' 'data_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_60_val"   --->   Operation 28 'read' 'data_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_59_val"   --->   Operation 29 'read' 'data_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_58_val"   --->   Operation 30 'read' 'data_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_57_val"   --->   Operation 31 'read' 'data_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_56_val"   --->   Operation 32 'read' 'data_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_55_val"   --->   Operation 33 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_54_val"   --->   Operation 34 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_53_val"   --->   Operation 35 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_52_val"   --->   Operation 36 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_51_val"   --->   Operation 37 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_50_val"   --->   Operation 38 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_49_val"   --->   Operation 39 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_48_val"   --->   Operation 40 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_47_val"   --->   Operation 41 'read' 'data_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_46_val"   --->   Operation 42 'read' 'data_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_45_val"   --->   Operation 43 'read' 'data_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_44_val"   --->   Operation 44 'read' 'data_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_43_val"   --->   Operation 45 'read' 'data_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_42_val"   --->   Operation 46 'read' 'data_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_41_val"   --->   Operation 47 'read' 'data_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_40_val"   --->   Operation 48 'read' 'data_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_39_val"   --->   Operation 49 'read' 'data_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_38_val"   --->   Operation 50 'read' 'data_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_37_val"   --->   Operation 51 'read' 'data_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_36_val"   --->   Operation 52 'read' 'data_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.64ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_36_val_read, i7 37, i13 %data_37_val_read, i7 38, i13 %data_38_val_read, i7 39, i13 %data_39_val_read, i7 40, i13 %data_40_val_read, i7 41, i13 %data_41_val_read, i7 42, i13 %data_42_val_read, i7 43, i13 %data_43_val_read, i7 44, i13 %data_44_val_read, i7 45, i13 %data_45_val_read, i7 46, i13 %data_46_val_read, i7 47, i13 %data_47_val_read, i7 48, i13 %data_48_val_read, i7 49, i13 %data_49_val_read, i7 50, i13 %data_50_val_read, i7 51, i13 %data_51_val_read, i7 52, i13 %data_52_val_read, i7 53, i13 %data_53_val_read, i7 54, i13 %data_54_val_read, i7 55, i13 %data_55_val_read, i7 56, i13 %data_56_val_read, i7 57, i13 %data_57_val_read, i7 58, i13 %data_58_val_read, i7 59, i13 %data_59_val_read, i7 60, i13 %data_60_val_read, i7 61, i13 %data_61_val_read, i7 62, i13 %data_62_val_read, i7 63, i13 %data_63_val_read, i7 64, i13 %data_64_val_read, i7 65, i13 %data_65_val_read, i7 66, i13 %data_66_val_read, i13 0, i7 %idx_read"   --->   Operation 53 'sparsemux' 'a' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7837 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_7837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7838 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_7838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_167)   --->   "%tmp_7839 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_7839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_7837, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_7838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7840 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'bitselect' 'tmp_7840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_167)   --->   "%xor_ln42 = xor i1 %tmp_7840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_167 = and i1 %tmp_7839, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'and' 'and_ln42_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.57ns)   --->   "%icmp_ln42_95 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'icmp' 'icmp_ln42_95' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_96 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_97 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.89ns)   --->   "%mul_ln73_23 = mul i26 %sext_ln73, i26 %sext_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7842 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_7842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_23, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_7843 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_7843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_7844 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_7844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = trunc i26 %mul_ln73_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'trunc' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.70ns)   --->   "%icmp_ln42_98 = icmp_ne  i8 %trunc_ln42_34, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'icmp' 'icmp_ln42_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_174)   --->   "%tmp_7845 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_7845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%or_ln42_73 = or i1 %tmp_7843, i1 %icmp_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%and_ln42_173 = and i1 %or_ln42_73, i1 %tmp_7844" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'and' 'and_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%zext_ln42_23 = zext i1 %and_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_23 = add i13 %trunc_ln42_s, i13 %zext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7846 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'bitselect' 'tmp_7846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_174)   --->   "%xor_ln42_98 = xor i1 %tmp_7846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_174 = and i1 %tmp_7845, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'and' 'and_ln42_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2960 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_23, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'partselect' 'tmp_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.57ns)   --->   "%icmp_ln42_99 = icmp_eq  i3 %tmp_2960, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'icmp' 'icmp_ln42_99' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2961 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_23, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_2961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_100 = icmp_eq  i4 %tmp_2961, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln42_101 = icmp_eq  i4 %tmp_2961, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.64ns)   --->   "%a_11 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_37_val_read, i7 37, i13 %data_38_val_read, i7 38, i13 %data_39_val_read, i7 39, i13 %data_40_val_read, i7 40, i13 %data_41_val_read, i7 41, i13 %data_42_val_read, i7 42, i13 %data_43_val_read, i7 43, i13 %data_44_val_read, i7 44, i13 %data_45_val_read, i7 45, i13 %data_46_val_read, i7 46, i13 %data_47_val_read, i7 47, i13 %data_48_val_read, i7 48, i13 %data_49_val_read, i7 49, i13 %data_50_val_read, i7 50, i13 %data_51_val_read, i7 51, i13 %data_52_val_read, i7 52, i13 %data_53_val_read, i7 53, i13 %data_54_val_read, i7 54, i13 %data_55_val_read, i7 55, i13 %data_56_val_read, i7 56, i13 %data_57_val_read, i7 57, i13 %data_58_val_read, i7 58, i13 %data_59_val_read, i7 59, i13 %data_60_val_read, i7 60, i13 %data_61_val_read, i7 61, i13 %data_62_val_read, i7 62, i13 %data_63_val_read, i7 63, i13 %data_64_val_read, i7 64, i13 %data_65_val_read, i7 65, i13 %data_66_val_read, i7 66, i13 %data_67_val_read, i13 0, i7 %idx_read"   --->   Operation 97 'sparsemux' 'a_11' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i13 %a_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.89ns)   --->   "%mul_ln73_24 = mul i26 %sext_ln73_37, i26 %sext_ln73_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7848 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_7848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%trunc_ln42_21 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_24, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_7849 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_7849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_7850 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_7850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = trunc i26 %mul_ln73_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'trunc' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.70ns)   --->   "%icmp_ln42_102 = icmp_ne  i8 %trunc_ln42_35, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'icmp' 'icmp_ln42_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_181)   --->   "%tmp_7851 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitselect' 'tmp_7851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%or_ln42_76 = or i1 %tmp_7849, i1 %icmp_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%and_ln42_180 = and i1 %or_ln42_76, i1 %tmp_7850" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'and' 'and_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%zext_ln42_24 = zext i1 %and_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_24 = add i13 %trunc_ln42_21, i13 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7852 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'bitselect' 'tmp_7852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_181)   --->   "%xor_ln42_102 = xor i1 %tmp_7852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_181 = and i1 %tmp_7851, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'and' 'and_ln42_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2962 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_24, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'partselect' 'tmp_2962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.57ns)   --->   "%icmp_ln42_103 = icmp_eq  i3 %tmp_2962, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_103' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2963 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_24, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_2963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln42_104 = icmp_eq  i4 %tmp_2963, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_105 = icmp_eq  i4 %tmp_2963, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.89ns)   --->   "%mul_ln73_25 = mul i26 %sext_ln73_37, i26 %sext_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7854 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_7854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%trunc_ln42_22 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_25, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_7855 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'bitselect' 'tmp_7855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_7856 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_7856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = trunc i26 %mul_ln73_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'trunc' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln42_106 = icmp_ne  i8 %trunc_ln42_36, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'icmp' 'icmp_ln42_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_188)   --->   "%tmp_7857 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_7857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%or_ln42_79 = or i1 %tmp_7855, i1 %icmp_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%and_ln42_187 = and i1 %or_ln42_79, i1 %tmp_7856" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%zext_ln42_25 = zext i1 %and_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_25 = add i13 %trunc_ln42_22, i13 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_7858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'bitselect' 'tmp_7858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_188)   --->   "%xor_ln42_106 = xor i1 %tmp_7858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_188 = and i1 %tmp_7857, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'and' 'and_ln42_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2964 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_25, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'partselect' 'tmp_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.57ns)   --->   "%icmp_ln42_107 = icmp_eq  i3 %tmp_2964, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_107' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2965 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_25, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'partselect' 'tmp_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_108 = icmp_eq  i4 %tmp_2965, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.70ns)   --->   "%icmp_ln42_109 = icmp_eq  i4 %tmp_2965, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.64ns)   --->   "%a_12 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_38_val_read, i7 37, i13 %data_39_val_read, i7 38, i13 %data_40_val_read, i7 39, i13 %data_41_val_read, i7 40, i13 %data_42_val_read, i7 41, i13 %data_43_val_read, i7 42, i13 %data_44_val_read, i7 43, i13 %data_45_val_read, i7 44, i13 %data_46_val_read, i7 45, i13 %data_47_val_read, i7 46, i13 %data_48_val_read, i7 47, i13 %data_49_val_read, i7 48, i13 %data_50_val_read, i7 49, i13 %data_51_val_read, i7 50, i13 %data_52_val_read, i7 51, i13 %data_53_val_read, i7 52, i13 %data_54_val_read, i7 53, i13 %data_55_val_read, i7 54, i13 %data_56_val_read, i7 55, i13 %data_57_val_read, i7 56, i13 %data_58_val_read, i7 57, i13 %data_59_val_read, i7 58, i13 %data_60_val_read, i7 59, i13 %data_61_val_read, i7 60, i13 %data_62_val_read, i7 61, i13 %data_63_val_read, i7 62, i13 %data_64_val_read, i7 63, i13 %data_65_val_read, i7 64, i13 %data_66_val_read, i7 65, i13 %data_67_val_read, i7 66, i13 %data_68_val_read, i13 0, i7 %idx_read"   --->   Operation 141 'sparsemux' 'a_12' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i13 %a_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.89ns)   --->   "%mul_ln73_26 = mul i26 %sext_ln73_40, i26 %sext_ln73_41" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7860 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_7860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%trunc_ln42_23 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_26, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_7861 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'bitselect' 'tmp_7861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_7862 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_7862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = trunc i26 %mul_ln73_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'trunc' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln42_110 = icmp_ne  i8 %trunc_ln42_37, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'icmp' 'icmp_ln42_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_195)   --->   "%tmp_7863 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_7863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%or_ln42_82 = or i1 %tmp_7861, i1 %icmp_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%and_ln42_194 = and i1 %or_ln42_82, i1 %tmp_7862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%zext_ln42_26 = zext i1 %and_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_26 = add i13 %trunc_ln42_23, i13 %zext_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_7864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'bitselect' 'tmp_7864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_195)   --->   "%xor_ln42_110 = xor i1 %tmp_7864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_195 = and i1 %tmp_7863, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'and' 'and_ln42_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2966 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_26, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'partselect' 'tmp_2966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.57ns)   --->   "%icmp_ln42_111 = icmp_eq  i3 %tmp_2966, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_111' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_2967 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_26, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'partselect' 'tmp_2967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.70ns)   --->   "%icmp_ln42_112 = icmp_eq  i4 %tmp_2967, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'icmp' 'icmp_ln42_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_113 = icmp_eq  i4 %tmp_2967, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.89ns)   --->   "%mul_ln73_27 = mul i26 %sext_ln73_40, i26 %sext_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7866 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_7866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_24 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_27, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_7867 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_7867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_7868 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_7868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = trunc i26 %mul_ln73_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'trunc' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.70ns)   --->   "%icmp_ln42_114 = icmp_ne  i8 %trunc_ln42_38, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'icmp' 'icmp_ln42_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_202)   --->   "%tmp_7869 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_7869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_85 = or i1 %tmp_7867, i1 %icmp_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'or' 'or_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_201 = and i1 %or_ln42_85, i1 %tmp_7868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'and' 'and_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_27 = zext i1 %and_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_27 = add i13 %trunc_ln42_24, i13 %zext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_7870 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'bitselect' 'tmp_7870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_202)   --->   "%xor_ln42_114 = xor i1 %tmp_7870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_202 = and i1 %tmp_7869, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'and' 'and_ln42_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2968 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_27, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'partselect' 'tmp_2968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.57ns)   --->   "%icmp_ln42_115 = icmp_eq  i3 %tmp_2968, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_115' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2969 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_27, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'tmp_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_116 = icmp_eq  i4 %tmp_2969, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_117 = icmp_eq  i4 %tmp_2969, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.64ns)   --->   "%a_13 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_39_val_read, i7 37, i13 %data_40_val_read, i7 38, i13 %data_41_val_read, i7 39, i13 %data_42_val_read, i7 40, i13 %data_43_val_read, i7 41, i13 %data_44_val_read, i7 42, i13 %data_45_val_read, i7 43, i13 %data_46_val_read, i7 44, i13 %data_47_val_read, i7 45, i13 %data_48_val_read, i7 46, i13 %data_49_val_read, i7 47, i13 %data_50_val_read, i7 48, i13 %data_51_val_read, i7 49, i13 %data_52_val_read, i7 50, i13 %data_53_val_read, i7 51, i13 %data_54_val_read, i7 52, i13 %data_55_val_read, i7 53, i13 %data_56_val_read, i7 54, i13 %data_57_val_read, i7 55, i13 %data_58_val_read, i7 56, i13 %data_59_val_read, i7 57, i13 %data_60_val_read, i7 58, i13 %data_61_val_read, i7 59, i13 %data_62_val_read, i7 60, i13 %data_63_val_read, i7 61, i13 %data_64_val_read, i7 62, i13 %data_65_val_read, i7 63, i13 %data_66_val_read, i7 64, i13 %data_67_val_read, i7 65, i13 %data_68_val_read, i7 66, i13 %data_69_val_read, i13 0, i7 %idx_read"   --->   Operation 185 'sparsemux' 'a_13' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.64ns)   --->   "%a_14 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_40_val_read, i7 37, i13 %data_41_val_read, i7 38, i13 %data_42_val_read, i7 39, i13 %data_43_val_read, i7 40, i13 %data_44_val_read, i7 41, i13 %data_45_val_read, i7 42, i13 %data_46_val_read, i7 43, i13 %data_47_val_read, i7 44, i13 %data_48_val_read, i7 45, i13 %data_49_val_read, i7 46, i13 %data_50_val_read, i7 47, i13 %data_51_val_read, i7 48, i13 %data_52_val_read, i7 49, i13 %data_53_val_read, i7 50, i13 %data_54_val_read, i7 51, i13 %data_55_val_read, i7 52, i13 %data_56_val_read, i7 53, i13 %data_57_val_read, i7 54, i13 %data_58_val_read, i7 55, i13 %data_59_val_read, i7 56, i13 %data_60_val_read, i7 57, i13 %data_61_val_read, i7 58, i13 %data_62_val_read, i7 59, i13 %data_63_val_read, i7 60, i13 %data_64_val_read, i7 61, i13 %data_65_val_read, i7 62, i13 %data_66_val_read, i7 63, i13 %data_67_val_read, i7 64, i13 %data_68_val_read, i7 65, i13 %data_69_val_read, i7 66, i13 %data_70_val_read, i13 0, i7 %idx_read"   --->   Operation 186 'sparsemux' 'a_14' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.64ns)   --->   "%a_15 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_41_val_read, i7 37, i13 %data_42_val_read, i7 38, i13 %data_43_val_read, i7 39, i13 %data_44_val_read, i7 40, i13 %data_45_val_read, i7 41, i13 %data_46_val_read, i7 42, i13 %data_47_val_read, i7 43, i13 %data_48_val_read, i7 44, i13 %data_49_val_read, i7 45, i13 %data_50_val_read, i7 46, i13 %data_51_val_read, i7 47, i13 %data_52_val_read, i7 48, i13 %data_53_val_read, i7 49, i13 %data_54_val_read, i7 50, i13 %data_55_val_read, i7 51, i13 %data_56_val_read, i7 52, i13 %data_57_val_read, i7 53, i13 %data_58_val_read, i7 54, i13 %data_59_val_read, i7 55, i13 %data_60_val_read, i7 56, i13 %data_61_val_read, i7 57, i13 %data_62_val_read, i7 58, i13 %data_63_val_read, i7 59, i13 %data_64_val_read, i7 60, i13 %data_65_val_read, i7 61, i13 %data_66_val_read, i7 62, i13 %data_67_val_read, i7 63, i13 %data_68_val_read, i7 64, i13 %data_69_val_read, i7 65, i13 %data_70_val_read, i7 66, i13 %data_71_val_read, i13 0, i7 %idx_read"   --->   Operation 187 'sparsemux' 'a_15' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%select_ln42 = select i1 %and_ln42_167, i1 %icmp_ln42_96, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%tmp_7841 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_7841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_142 = xor i1 %tmp_7841, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%and_ln42_168 = and i1 %icmp_ln42_95, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%select_ln42_95 = select i1 %and_ln42_167, i1 %and_ln42_168, i1 %icmp_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%and_ln42_169 = and i1 %and_ln42_167, i1 %icmp_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'and' 'and_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%xor_ln42_95 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%or_ln42_71 = or i1 %tmp_7840, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%xor_ln42_96 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_170 = and i1 %or_ln42_71, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_170' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_171 = and i1 %tmp_7840, i1 %select_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%or_ln42_106 = or i1 %and_ln42_169, i1 %and_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%xor_ln42_97 = xor i1 %or_ln42_106, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%and_ln42_172 = and i1 %tmp, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_97)   --->   "%select_ln42_96 = select i1 %and_ln42_170, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'select' 'select_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_72 = or i1 %and_ln42_170, i1 %and_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_97 = select i1 %or_ln42_72, i13 %select_ln42_96, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'select' 'select_ln42_97' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%select_ln42_98 = select i1 %and_ln42_174, i1 %icmp_ln42_100, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'select' 'select_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%tmp_7847 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_7847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_143 = xor i1 %tmp_7847, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%and_ln42_175 = and i1 %icmp_ln42_99, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'and' 'and_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%select_ln42_99 = select i1 %and_ln42_174, i1 %and_ln42_175, i1 %icmp_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'select' 'select_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%and_ln42_176 = and i1 %and_ln42_174, i1 %icmp_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%xor_ln42_99 = xor i1 %select_ln42_98, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%or_ln42_74 = or i1 %tmp_7846, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%xor_ln42_100 = xor i1 %tmp_7842, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_177 = and i1 %or_ln42_74, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'and' 'and_ln42_177' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_178 = and i1 %tmp_7846, i1 %select_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%or_ln42_107 = or i1 %and_ln42_176, i1 %and_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%xor_ln42_101 = xor i1 %or_ln42_107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%and_ln42_179 = and i1 %tmp_7842, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_101)   --->   "%select_ln42_100 = select i1 %and_ln42_177, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'select' 'select_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_75 = or i1 %and_ln42_177, i1 %and_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_101 = select i1 %or_ln42_75, i13 %select_ln42_100, i13 %add_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_101' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%select_ln42_102 = select i1 %and_ln42_181, i1 %icmp_ln42_104, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'select' 'select_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%tmp_7853 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_7853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_144 = xor i1 %tmp_7853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%and_ln42_182 = and i1 %icmp_ln42_103, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%select_ln42_103 = select i1 %and_ln42_181, i1 %and_ln42_182, i1 %icmp_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%and_ln42_183 = and i1 %and_ln42_181, i1 %icmp_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'and' 'and_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%xor_ln42_103 = xor i1 %select_ln42_102, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%or_ln42_77 = or i1 %tmp_7852, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%xor_ln42_104 = xor i1 %tmp_7848, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_184 = and i1 %or_ln42_77, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_184' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_185 = and i1 %tmp_7852, i1 %select_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%or_ln42_108 = or i1 %and_ln42_183, i1 %and_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%xor_ln42_105 = xor i1 %or_ln42_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%and_ln42_186 = and i1 %tmp_7848, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'and' 'and_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_105)   --->   "%select_ln42_104 = select i1 %and_ln42_184, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_78 = or i1 %and_ln42_184, i1 %and_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_105 = select i1 %or_ln42_78, i13 %select_ln42_104, i13 %add_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'select' 'select_ln42_105' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%select_ln42_106 = select i1 %and_ln42_188, i1 %icmp_ln42_108, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'select' 'select_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%tmp_7859 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_7859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_145 = xor i1 %tmp_7859, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%and_ln42_189 = and i1 %icmp_ln42_107, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%select_ln42_107 = select i1 %and_ln42_188, i1 %and_ln42_189, i1 %icmp_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%and_ln42_190 = and i1 %and_ln42_188, i1 %icmp_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'and' 'and_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%xor_ln42_107 = xor i1 %select_ln42_106, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%or_ln42_80 = or i1 %tmp_7858, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%xor_ln42_108 = xor i1 %tmp_7854, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_191 = and i1 %or_ln42_80, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'and' 'and_ln42_191' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_192 = and i1 %tmp_7858, i1 %select_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%or_ln42_109 = or i1 %and_ln42_190, i1 %and_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%xor_ln42_109 = xor i1 %or_ln42_109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%and_ln42_193 = and i1 %tmp_7854, i1 %xor_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'and' 'and_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_109)   --->   "%select_ln42_108 = select i1 %and_ln42_191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'select' 'select_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_81 = or i1 %and_ln42_191, i1 %and_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_109 = select i1 %or_ln42_81, i13 %select_ln42_108, i13 %add_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'select' 'select_ln42_109' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%select_ln42_110 = select i1 %and_ln42_195, i1 %icmp_ln42_112, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%tmp_7865 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_7865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_146 = xor i1 %tmp_7865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%and_ln42_196 = and i1 %icmp_ln42_111, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%select_ln42_111 = select i1 %and_ln42_195, i1 %and_ln42_196, i1 %icmp_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%and_ln42_197 = and i1 %and_ln42_195, i1 %icmp_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'and' 'and_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%xor_ln42_111 = xor i1 %select_ln42_110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%or_ln42_83 = or i1 %tmp_7864, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'or' 'or_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%xor_ln42_112 = xor i1 %tmp_7860, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_198 = and i1 %or_ln42_83, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_199 = and i1 %tmp_7864, i1 %select_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%or_ln42_110 = or i1 %and_ln42_197, i1 %and_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%xor_ln42_113 = xor i1 %or_ln42_110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%and_ln42_200 = and i1 %tmp_7860, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'and' 'and_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_113)   --->   "%select_ln42_112 = select i1 %and_ln42_198, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'select' 'select_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_84 = or i1 %and_ln42_198, i1 %and_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'or' 'or_ln42_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_113 = select i1 %or_ln42_84, i13 %select_ln42_112, i13 %add_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%select_ln42_114 = select i1 %and_ln42_202, i1 %icmp_ln42_116, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%tmp_7871 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_7871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_147 = xor i1 %tmp_7871, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%and_ln42_203 = and i1 %icmp_ln42_115, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%select_ln42_115 = select i1 %and_ln42_202, i1 %and_ln42_203, i1 %icmp_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%and_ln42_204 = and i1 %and_ln42_202, i1 %icmp_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'and' 'and_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%xor_ln42_115 = xor i1 %select_ln42_114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%or_ln42_86 = or i1 %tmp_7870, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'or' 'or_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%xor_ln42_116 = xor i1 %tmp_7866, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_205 = and i1 %or_ln42_86, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_206 = and i1 %tmp_7870, i1 %select_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%or_ln42_111 = or i1 %and_ln42_204, i1 %and_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%xor_ln42_117 = xor i1 %or_ln42_111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%and_ln42_207 = and i1 %tmp_7866, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'and' 'and_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_117)   --->   "%select_ln42_116 = select i1 %and_ln42_205, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_87 = or i1 %and_ln42_205, i1 %and_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'or' 'or_ln42_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_117 = select i1 %or_ln42_87, i13 %select_ln42_116, i13 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i13 %a_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_28 = mul i26 %sext_ln73_43, i26 %sext_ln73_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_7872 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_7872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_25 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_28, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_7873 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_7873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_7874 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_7874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = trunc i26 %mul_ln73_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_118 = icmp_ne  i8 %trunc_ln42_39, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_209)   --->   "%tmp_7875 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_7875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_88 = or i1 %tmp_7873, i1 %icmp_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_208 = and i1 %or_ln42_88, i1 %tmp_7874" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_28 = zext i1 %and_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_28 = add i13 %trunc_ln42_25, i13 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_7876 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_7876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_209)   --->   "%xor_ln42_118 = xor i1 %tmp_7876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_209 = and i1 %tmp_7875, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_2970 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_28, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_2970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_119 = icmp_eq  i3 %tmp_2970, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_119' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2971 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_28, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_2971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_120 = icmp_eq  i4 %tmp_2971, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_121 = icmp_eq  i4 %tmp_2971, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%select_ln42_118 = select i1 %and_ln42_209, i1 %icmp_ln42_120, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%tmp_7877 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_7877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_148 = xor i1 %tmp_7877, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%and_ln42_210 = and i1 %icmp_ln42_119, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%select_ln42_119 = select i1 %and_ln42_209, i1 %and_ln42_210, i1 %icmp_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%and_ln42_211 = and i1 %and_ln42_209, i1 %icmp_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%xor_ln42_119 = xor i1 %select_ln42_118, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%or_ln42_89 = or i1 %tmp_7876, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%xor_ln42_120 = xor i1 %tmp_7872, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_212 = and i1 %or_ln42_89, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_213 = and i1 %tmp_7876, i1 %select_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%or_ln42_112 = or i1 %and_ln42_211, i1 %and_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%xor_ln42_121 = xor i1 %or_ln42_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%and_ln42_214 = and i1 %tmp_7872, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_121)   --->   "%select_ln42_120 = select i1 %and_ln42_212, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'select' 'select_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_90 = or i1 %and_ln42_212, i1 %and_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'or' 'or_ln42_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_121 = select i1 %or_ln42_90, i13 %select_ln42_120, i13 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.89ns)   --->   "%mul_ln73_29 = mul i26 %sext_ln73_43, i26 %sext_ln73_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_7878 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'bitselect' 'tmp_7878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_26 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_29, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_7879 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_7879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_7880 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_7880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = trunc i26 %mul_ln73_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'trunc' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.70ns)   --->   "%icmp_ln42_122 = icmp_ne  i8 %trunc_ln42_40, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'icmp' 'icmp_ln42_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_216)   --->   "%tmp_7881 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'bitselect' 'tmp_7881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_91 = or i1 %tmp_7879, i1 %icmp_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_215 = and i1 %or_ln42_91, i1 %tmp_7880" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'and' 'and_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_29 = zext i1 %and_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_29 = add i13 %trunc_ln42_26, i13 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_7882 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'bitselect' 'tmp_7882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_216)   --->   "%xor_ln42_122 = xor i1 %tmp_7882, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_216 = and i1 %tmp_7881, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_2972 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_29, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'partselect' 'tmp_2972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.57ns)   --->   "%icmp_ln42_123 = icmp_eq  i3 %tmp_2972, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'icmp' 'icmp_ln42_123' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_2973 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_29, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_2973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_124 = icmp_eq  i4 %tmp_2973, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_125 = icmp_eq  i4 %tmp_2973, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%select_ln42_122 = select i1 %and_ln42_216, i1 %icmp_ln42_124, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%tmp_7883 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_7883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_149 = xor i1 %tmp_7883, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%and_ln42_217 = and i1 %icmp_ln42_123, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'and' 'and_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%select_ln42_123 = select i1 %and_ln42_216, i1 %and_ln42_217, i1 %icmp_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'select' 'select_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%and_ln42_218 = and i1 %and_ln42_216, i1 %icmp_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'and' 'and_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%xor_ln42_123 = xor i1 %select_ln42_122, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%or_ln42_92 = or i1 %tmp_7882, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'or' 'or_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%xor_ln42_124 = xor i1 %tmp_7878, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_219 = and i1 %or_ln42_92, i1 %xor_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_220 = and i1 %tmp_7882, i1 %select_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%or_ln42_113 = or i1 %and_ln42_218, i1 %and_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%xor_ln42_125 = xor i1 %or_ln42_113, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%and_ln42_221 = and i1 %tmp_7878, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_125)   --->   "%select_ln42_124 = select i1 %and_ln42_219, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'select' 'select_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_93 = or i1 %and_ln42_219, i1 %and_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'or' 'or_ln42_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_125 = select i1 %or_ln42_93, i13 %select_ln42_124, i13 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i13 %a_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (1.89ns)   --->   "%mul_ln73_30 = mul i26 %sext_ln73_46, i26 %sext_ln73_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_7884 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'bitselect' 'tmp_7884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_27 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_30, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_7885 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_7885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_7886 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_7886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = trunc i26 %mul_ln73_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'trunc' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.70ns)   --->   "%icmp_ln42_126 = icmp_ne  i8 %trunc_ln42_41, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'icmp' 'icmp_ln42_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_223)   --->   "%tmp_7887 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'bitselect' 'tmp_7887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_94 = or i1 %tmp_7885, i1 %icmp_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_222 = and i1 %or_ln42_94, i1 %tmp_7886" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'and' 'and_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_30 = zext i1 %and_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_30 = add i13 %trunc_ln42_27, i13 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_7888 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_7888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_223)   --->   "%xor_ln42_126 = xor i1 %tmp_7888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_223 = and i1 %tmp_7887, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_2974 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_30, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'partselect' 'tmp_2974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.57ns)   --->   "%icmp_ln42_127 = icmp_eq  i3 %tmp_2974, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'icmp' 'icmp_ln42_127' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_2975 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_30, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'partselect' 'tmp_2975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.70ns)   --->   "%icmp_ln42_128 = icmp_eq  i4 %tmp_2975, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'icmp' 'icmp_ln42_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_129 = icmp_eq  i4 %tmp_2975, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%select_ln42_126 = select i1 %and_ln42_223, i1 %icmp_ln42_128, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%tmp_7889 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'bitselect' 'tmp_7889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_150 = xor i1 %tmp_7889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%and_ln42_224 = and i1 %icmp_ln42_127, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'and' 'and_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%select_ln42_127 = select i1 %and_ln42_223, i1 %and_ln42_224, i1 %icmp_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'select' 'select_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%and_ln42_225 = and i1 %and_ln42_223, i1 %icmp_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%xor_ln42_127 = xor i1 %select_ln42_126, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%or_ln42_95 = or i1 %tmp_7888, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%xor_ln42_128 = xor i1 %tmp_7884, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_226 = and i1 %or_ln42_95, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'and' 'and_ln42_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_227 = and i1 %tmp_7888, i1 %select_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%or_ln42_114 = or i1 %and_ln42_225, i1 %and_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%xor_ln42_129 = xor i1 %or_ln42_114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%and_ln42_228 = and i1 %tmp_7884, i1 %xor_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_129)   --->   "%select_ln42_128 = select i1 %and_ln42_226, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'select' 'select_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_96 = or i1 %and_ln42_226, i1 %and_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'or' 'or_ln42_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_129 = select i1 %or_ln42_96, i13 %select_ln42_128, i13 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (1.89ns)   --->   "%mul_ln73_31 = mul i26 %sext_ln73_46, i26 %sext_ln73_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_7890 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'bitselect' 'tmp_7890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_28 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_31, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_7891 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'bitselect' 'tmp_7891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_7892 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_7892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = trunc i26 %mul_ln73_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'trunc' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_130 = icmp_ne  i8 %trunc_ln42_42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_230)   --->   "%tmp_7893 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'bitselect' 'tmp_7893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_97 = or i1 %tmp_7891, i1 %icmp_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_229 = and i1 %or_ln42_97, i1 %tmp_7892" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'and' 'and_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_31 = zext i1 %and_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_31 = add i13 %trunc_ln42_28, i13 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_7894 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_7894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_230)   --->   "%xor_ln42_130 = xor i1 %tmp_7894, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_230 = and i1 %tmp_7893, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_2976 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_31, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'partselect' 'tmp_2976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.57ns)   --->   "%icmp_ln42_131 = icmp_eq  i3 %tmp_2976, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'icmp' 'icmp_ln42_131' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_2977 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_31, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'partselect' 'tmp_2977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.70ns)   --->   "%icmp_ln42_132 = icmp_eq  i4 %tmp_2977, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'icmp' 'icmp_ln42_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_133 = icmp_eq  i4 %tmp_2977, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%select_ln42_130 = select i1 %and_ln42_230, i1 %icmp_ln42_132, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%tmp_7895 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_7895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_151 = xor i1 %tmp_7895, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%and_ln42_231 = and i1 %icmp_ln42_131, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%select_ln42_131 = select i1 %and_ln42_230, i1 %and_ln42_231, i1 %icmp_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%and_ln42_232 = and i1 %and_ln42_230, i1 %icmp_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%xor_ln42_131 = xor i1 %select_ln42_130, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%or_ln42_98 = or i1 %tmp_7894, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'or' 'or_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%xor_ln42_132 = xor i1 %tmp_7890, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_233 = and i1 %or_ln42_98, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_234 = and i1 %tmp_7894, i1 %select_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%or_ln42_115 = or i1 %and_ln42_232, i1 %and_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%xor_ln42_133 = xor i1 %or_ln42_115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%and_ln42_235 = and i1 %tmp_7890, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'and' 'and_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_133)   --->   "%select_ln42_132 = select i1 %and_ln42_233, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'select' 'select_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_99 = or i1 %and_ln42_233, i1 %and_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'or' 'or_ln42_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_133 = select i1 %or_ln42_99, i13 %select_ln42_132, i13 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i13 %a_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (1.89ns)   --->   "%mul_ln73_32 = mul i26 %sext_ln73_49, i26 %sext_ln73_50" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_7896 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'bitselect' 'tmp_7896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_29 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_32, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_7897 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'bitselect' 'tmp_7897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_7898 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_7898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = trunc i26 %mul_ln73_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'trunc' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.70ns)   --->   "%icmp_ln42_134 = icmp_ne  i8 %trunc_ln42_43, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'icmp' 'icmp_ln42_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_237)   --->   "%tmp_7899 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_7899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_100 = or i1 %tmp_7897, i1 %icmp_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_236 = and i1 %or_ln42_100, i1 %tmp_7898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'and' 'and_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_32 = zext i1 %and_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_32 = add i13 %trunc_ln42_29, i13 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_7900 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_7900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_237)   --->   "%xor_ln42_134 = xor i1 %tmp_7900, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_237 = and i1 %tmp_7899, i1 %xor_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_2978 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_32, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'partselect' 'tmp_2978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.57ns)   --->   "%icmp_ln42_135 = icmp_eq  i3 %tmp_2978, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'icmp' 'icmp_ln42_135' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_2979 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_32, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'partselect' 'tmp_2979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.70ns)   --->   "%icmp_ln42_136 = icmp_eq  i4 %tmp_2979, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'icmp' 'icmp_ln42_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_137 = icmp_eq  i4 %tmp_2979, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%select_ln42_134 = select i1 %and_ln42_237, i1 %icmp_ln42_136, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%tmp_7901 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_7901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_152 = xor i1 %tmp_7901, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%and_ln42_238 = and i1 %icmp_ln42_135, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%select_ln42_135 = select i1 %and_ln42_237, i1 %and_ln42_238, i1 %icmp_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'select' 'select_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%and_ln42_239 = and i1 %and_ln42_237, i1 %icmp_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%xor_ln42_135 = xor i1 %select_ln42_134, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%or_ln42_101 = or i1 %tmp_7900, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%xor_ln42_136 = xor i1 %tmp_7896, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_240 = and i1 %or_ln42_101, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'and' 'and_ln42_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_241 = and i1 %tmp_7900, i1 %select_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%or_ln42_116 = or i1 %and_ln42_239, i1 %and_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%xor_ln42_137 = xor i1 %or_ln42_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%and_ln42_242 = and i1 %tmp_7896, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_137)   --->   "%select_ln42_136 = select i1 %and_ln42_240, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'select' 'select_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_102 = or i1 %and_ln42_240, i1 %and_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_137 = select i1 %or_ln42_102, i13 %select_ln42_136, i13 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (1.89ns)   --->   "%mul_ln73_33 = mul i26 %sext_ln73_49, i26 %sext_ln73_51" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_7902 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'bitselect' 'tmp_7902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_30 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_33, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_7903 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_7903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_7904 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_7904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = trunc i26 %mul_ln73_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'trunc' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.70ns)   --->   "%icmp_ln42_138 = icmp_ne  i8 %trunc_ln42_44, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'icmp' 'icmp_ln42_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_244)   --->   "%tmp_7905 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'bitselect' 'tmp_7905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_103 = or i1 %tmp_7903, i1 %icmp_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_243 = and i1 %or_ln42_103, i1 %tmp_7904" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'and' 'and_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_33 = zext i1 %and_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_33 = add i13 %trunc_ln42_30, i13 %zext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_7906 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'bitselect' 'tmp_7906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_244)   --->   "%xor_ln42_138 = xor i1 %tmp_7906, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_244 = and i1 %tmp_7905, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_2980 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_33, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'partselect' 'tmp_2980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.57ns)   --->   "%icmp_ln42_139 = icmp_eq  i3 %tmp_2980, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'icmp' 'icmp_ln42_139' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_2981 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_33, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_2981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.70ns)   --->   "%icmp_ln42_140 = icmp_eq  i4 %tmp_2981, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_141 = icmp_eq  i4 %tmp_2981, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%select_ln42_138 = select i1 %and_ln42_244, i1 %icmp_ln42_140, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%tmp_7907 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_7907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_153 = xor i1 %tmp_7907, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%and_ln42_245 = and i1 %icmp_ln42_139, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%select_ln42_139 = select i1 %and_ln42_244, i1 %and_ln42_245, i1 %icmp_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'select' 'select_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%and_ln42_246 = and i1 %and_ln42_244, i1 %icmp_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%xor_ln42_139 = xor i1 %select_ln42_138, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%or_ln42_104 = or i1 %tmp_7906, i1 %xor_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'or' 'or_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%xor_ln42_140 = xor i1 %tmp_7902, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_247 = and i1 %or_ln42_104, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_247' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_248 = and i1 %tmp_7906, i1 %select_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%or_ln42_117 = or i1 %and_ln42_246, i1 %and_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%xor_ln42_141 = xor i1 %or_ln42_117, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%and_ln42_249 = and i1 %tmp_7902, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'and' 'and_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_141)   --->   "%select_ln42_140 = select i1 %and_ln42_247, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_105 = or i1 %and_ln42_247, i1 %and_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_141 = select i1 %or_ln42_105, i13 %select_ln42_140, i13 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 521 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i13 %select_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 522 'sext' 'sext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.75ns)   --->   "%add_ln58_30 = add i13 %select_ln42_105, i13 %select_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 523 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_39, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 524 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_7908 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 525 'bitselect' 'tmp_7908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_7909 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 526 'bitselect' 'tmp_7909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%xor_ln58 = xor i1 %tmp_7908, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%and_ln58 = and i1 %tmp_7909, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%xor_ln58_79 = xor i1 %tmp_7909, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'xor' 'xor_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%and_ln58_39 = and i1 %tmp_7908, i1 %xor_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 530 'and' 'and_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.12ns)   --->   "%xor_ln58_80 = xor i1 %tmp_7908, i1 %tmp_7909" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 531 'xor' 'xor_ln58_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%xor_ln58_81 = xor i1 %xor_ln58_80, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 532 'xor' 'xor_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 533 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%select_ln58 = select i1 %xor_ln58_80, i13 4095, i13 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 534 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_59 = select i1 %and_ln58_39, i13 4096, i13 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 535 'select' 'select_ln58_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_60 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 536 'select' 'select_ln58_60' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i13 %select_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 537 'sext' 'sext_ln58_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i13 %select_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 538 'sext' 'sext_ln58_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.75ns)   --->   "%add_ln58_31 = add i13 %select_ln42_109, i13 %select_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 539 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i14 %sext_ln58_41, i14 %sext_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 540 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_7910 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_19, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 541 'bitselect' 'tmp_7910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_7911 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 542 'bitselect' 'tmp_7911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%xor_ln58_82 = xor i1 %tmp_7910, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'xor' 'xor_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%and_ln58_40 = and i1 %tmp_7911, i1 %xor_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 544 'and' 'and_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%xor_ln58_83 = xor i1 %tmp_7911, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'xor' 'xor_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%and_ln58_41 = and i1 %tmp_7910, i1 %xor_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'and' 'and_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.12ns)   --->   "%xor_ln58_84 = xor i1 %tmp_7910, i1 %tmp_7911" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 547 'xor' 'xor_ln58_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%xor_ln58_85 = xor i1 %xor_ln58_84, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 548 'xor' 'xor_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%or_ln58_19 = or i1 %and_ln58_40, i1 %xor_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 549 'or' 'or_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%select_ln58_61 = select i1 %xor_ln58_84, i13 4095, i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 550 'select' 'select_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_62 = select i1 %and_ln58_41, i13 4096, i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 551 'select' 'select_ln58_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_63 = select i1 %or_ln58_19, i13 %select_ln58_61, i13 %select_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 552 'select' 'select_ln58_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i13 %select_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'sext' 'sext_ln58_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i13 %select_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'sext' 'sext_ln58_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.75ns)   --->   "%add_ln58_32 = add i13 %select_ln42_113, i13 %select_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i14 %sext_ln58_43, i14 %sext_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_7912 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_20, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'bitselect' 'tmp_7912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_7913 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'bitselect' 'tmp_7913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%xor_ln58_86 = xor i1 %tmp_7912, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'xor' 'xor_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%and_ln58_42 = and i1 %tmp_7913, i1 %xor_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'and' 'and_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%xor_ln58_87 = xor i1 %tmp_7913, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'xor' 'xor_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_65)   --->   "%and_ln58_43 = and i1 %tmp_7912, i1 %xor_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'and' 'and_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.12ns)   --->   "%xor_ln58_88 = xor i1 %tmp_7912, i1 %tmp_7913" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'xor' 'xor_ln58_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%xor_ln58_89 = xor i1 %xor_ln58_88, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'xor' 'xor_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%or_ln58_20 = or i1 %and_ln58_42, i1 %xor_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'or' 'or_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%select_ln58_64 = select i1 %xor_ln58_88, i13 4095, i13 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'select' 'select_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_65 = select i1 %and_ln58_43, i13 4096, i13 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'select' 'select_ln58_65' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_66 = select i1 %or_ln58_20, i13 %select_ln58_64, i13 %select_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'select' 'select_ln58_66' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i13 %select_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'sext' 'sext_ln58_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln58_45 = sext i13 %select_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'sext' 'sext_ln58_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.75ns)   --->   "%add_ln58_33 = add i13 %select_ln42_117, i13 %select_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i14 %sext_ln58_45, i14 %sext_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_7914 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_21, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'bitselect' 'tmp_7914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_7915 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'bitselect' 'tmp_7915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%xor_ln58_90 = xor i1 %tmp_7914, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'xor' 'xor_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%and_ln58_44 = and i1 %tmp_7915, i1 %xor_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'and' 'and_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%xor_ln58_91 = xor i1 %tmp_7915, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'xor' 'xor_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_68)   --->   "%and_ln58_45 = and i1 %tmp_7914, i1 %xor_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 578 'and' 'and_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.12ns)   --->   "%xor_ln58_92 = xor i1 %tmp_7914, i1 %tmp_7915" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'xor' 'xor_ln58_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%xor_ln58_93 = xor i1 %xor_ln58_92, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'xor' 'xor_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%or_ln58_21 = or i1 %and_ln58_44, i1 %xor_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'or' 'or_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%select_ln58_67 = select i1 %xor_ln58_92, i13 4095, i13 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'select' 'select_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_68 = select i1 %and_ln58_45, i13 4096, i13 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'select' 'select_ln58_68' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_69 = select i1 %or_ln58_21, i13 %select_ln58_67, i13 %select_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'select' 'select_ln58_69' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 585 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 586 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i13 %select_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'sext' 'sext_ln58_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln58_47 = sext i13 %select_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'sext' 'sext_ln58_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i13 %select_ln42_121, i13 %select_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i14 %sext_ln58_47, i14 %sext_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_7916 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_22, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'bitselect' 'tmp_7916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_7917 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'bitselect' 'tmp_7917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58_94 = xor i1 %tmp_7916, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'xor' 'xor_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%and_ln58_46 = and i1 %tmp_7917, i1 %xor_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'and' 'and_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%xor_ln58_95 = xor i1 %tmp_7917, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'xor' 'xor_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%and_ln58_47 = and i1 %tmp_7916, i1 %xor_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'and' 'and_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.12ns)   --->   "%xor_ln58_96 = xor i1 %tmp_7916, i1 %tmp_7917" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'xor' 'xor_ln58_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58_97 = xor i1 %xor_ln58_96, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'xor' 'xor_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%or_ln58_22 = or i1 %and_ln58_46, i1 %xor_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'or' 'or_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%select_ln58_70 = select i1 %xor_ln58_96, i13 4095, i13 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'select' 'select_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_71 = select i1 %and_ln58_47, i13 4096, i13 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'select' 'select_ln58_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_72 = select i1 %or_ln58_22, i13 %select_ln58_70, i13 %select_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'select' 'select_ln58_72' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i13 %select_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'sext' 'sext_ln58_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln58_49 = sext i13 %select_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'sext' 'sext_ln58_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i13 %select_ln42_125, i13 %select_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i14 %sext_ln58_49, i14 %sext_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_7918 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_23, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'bitselect' 'tmp_7918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_7919 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'bitselect' 'tmp_7919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_98 = xor i1 %tmp_7918, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'xor' 'xor_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%and_ln58_48 = and i1 %tmp_7919, i1 %xor_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'and' 'and_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_74)   --->   "%xor_ln58_99 = xor i1 %tmp_7919, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'xor' 'xor_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_74)   --->   "%and_ln58_49 = and i1 %tmp_7918, i1 %xor_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'and' 'and_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.12ns)   --->   "%xor_ln58_100 = xor i1 %tmp_7918, i1 %tmp_7919" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'xor' 'xor_ln58_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_101 = xor i1 %xor_ln58_100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'xor' 'xor_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%or_ln58_23 = or i1 %and_ln58_48, i1 %xor_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'or' 'or_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%select_ln58_73 = select i1 %xor_ln58_100, i13 4095, i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'select' 'select_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_74 = select i1 %and_ln58_49, i13 4096, i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'select' 'select_ln58_74' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_75 = select i1 %or_ln58_23, i13 %select_ln58_73, i13 %select_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'select' 'select_ln58_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i13 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'sext' 'sext_ln58_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i13 %select_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'sext' 'sext_ln58_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i13 %select_ln42_129, i13 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i14 %sext_ln58_51, i14 %sext_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_7920 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_24, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'bitselect' 'tmp_7920' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_7921 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'bitselect' 'tmp_7921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_102 = xor i1 %tmp_7920, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'xor' 'xor_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%and_ln58_50 = and i1 %tmp_7921, i1 %xor_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'and' 'and_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_77)   --->   "%xor_ln58_103 = xor i1 %tmp_7921, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'xor' 'xor_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_77)   --->   "%and_ln58_51 = and i1 %tmp_7920, i1 %xor_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'and' 'and_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.12ns)   --->   "%xor_ln58_104 = xor i1 %tmp_7920, i1 %tmp_7921" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'xor' 'xor_ln58_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_105 = xor i1 %xor_ln58_104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'xor' 'xor_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%or_ln58_24 = or i1 %and_ln58_50, i1 %xor_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'or' 'or_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%select_ln58_76 = select i1 %xor_ln58_104, i13 4095, i13 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'select' 'select_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_77 = select i1 %and_ln58_51, i13 4096, i13 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'select' 'select_ln58_77' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_78 = select i1 %or_ln58_24, i13 %select_ln58_76, i13 %select_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'select' 'select_ln58_78' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i13 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'sext' 'sext_ln58_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln58_53 = sext i13 %select_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'sext' 'sext_ln58_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.75ns)   --->   "%add_ln58_37 = add i13 %select_ln42_133, i13 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i14 %sext_ln58_53, i14 %sext_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_7922 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_25, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'bitselect' 'tmp_7922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_7923 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'bitselect' 'tmp_7923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_106 = xor i1 %tmp_7922, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'xor' 'xor_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%and_ln58_52 = and i1 %tmp_7923, i1 %xor_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'and' 'and_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%xor_ln58_107 = xor i1 %tmp_7923, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'xor' 'xor_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%and_ln58_53 = and i1 %tmp_7922, i1 %xor_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'and' 'and_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.12ns)   --->   "%xor_ln58_108 = xor i1 %tmp_7922, i1 %tmp_7923" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'xor' 'xor_ln58_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_109 = xor i1 %xor_ln58_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'xor' 'xor_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%or_ln58_25 = or i1 %and_ln58_52, i1 %xor_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'or' 'or_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%select_ln58_79 = select i1 %xor_ln58_108, i13 4095, i13 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'select' 'select_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_80 = select i1 %and_ln58_53, i13 4096, i13 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'select' 'select_ln58_80' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_81 = select i1 %or_ln58_25, i13 %select_ln58_79, i13 %select_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'select' 'select_ln58_81' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln58_54 = sext i13 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'sext' 'sext_ln58_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i13 %select_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'sext' 'sext_ln58_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.75ns)   --->   "%add_ln58_38 = add i13 %select_ln42_137, i13 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i14 %sext_ln58_55, i14 %sext_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_7924 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_26, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'bitselect' 'tmp_7924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_7925 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'bitselect' 'tmp_7925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_110 = xor i1 %tmp_7924, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%and_ln58_54 = and i1 %tmp_7925, i1 %xor_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%xor_ln58_111 = xor i1 %tmp_7925, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%and_ln58_55 = and i1 %tmp_7924, i1 %xor_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_112 = xor i1 %tmp_7924, i1 %tmp_7925" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_113 = xor i1 %xor_ln58_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%or_ln58_26 = or i1 %and_ln58_54, i1 %xor_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%select_ln58_82 = select i1 %xor_ln58_112, i13 4095, i13 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_83 = select i1 %and_ln58_55, i13 4096, i13 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_84 = select i1 %or_ln58_26, i13 %select_ln58_82, i13 %select_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_84' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln58_56 = sext i13 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'sext' 'sext_ln58_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln58_57 = sext i13 %select_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'sext' 'sext_ln58_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.75ns)   --->   "%add_ln58_39 = add i13 %select_ln42_141, i13 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i14 %sext_ln58_57, i14 %sext_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_7926 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_27, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'bitselect' 'tmp_7926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_7927 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'bitselect' 'tmp_7927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_114 = xor i1 %tmp_7926, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'xor' 'xor_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%and_ln58_56 = and i1 %tmp_7927, i1 %xor_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'and' 'and_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_86)   --->   "%xor_ln58_115 = xor i1 %tmp_7927, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_86)   --->   "%and_ln58_57 = and i1 %tmp_7926, i1 %xor_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.12ns)   --->   "%xor_ln58_116 = xor i1 %tmp_7926, i1 %tmp_7927" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_117 = xor i1 %xor_ln58_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'xor' 'xor_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%or_ln58_27 = or i1 %and_ln58_56, i1 %xor_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'or' 'or_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%select_ln58_85 = select i1 %xor_ln58_116, i13 4095, i13 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'select' 'select_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_86 = select i1 %and_ln58_57, i13 4096, i13 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'select' 'select_ln58_86' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_87 = select i1 %or_ln58_27, i13 %select_ln58_85, i13 %select_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 683 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 684 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 685 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.116ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [52]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [101]  (0.642 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [110]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_167', firmware/nnet_utils/nnet_dense_latency.h:42) [118]  (0.122 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73_28', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [338]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42_118', firmware/nnet_utils/nnet_dense_latency.h:42) [344]  (0.705 ns)
	'or' operation 1 bit ('or_ln42_88', firmware/nnet_utils/nnet_dense_latency.h:42) [346]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_208', firmware/nnet_utils/nnet_dense_latency.h:42) [347]  (0.000 ns)
	'add' operation 13 bit ('add_ln42_28', firmware/nnet_utils/nnet_dense_latency.h:42) [349]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42_118', firmware/nnet_utils/nnet_dense_latency.h:42) [351]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_209', firmware/nnet_utils/nnet_dense_latency.h:42) [352]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_118', firmware/nnet_utils/nnet_dense_latency.h:42) [358]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_119', firmware/nnet_utils/nnet_dense_latency.h:42) [364]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_89', firmware/nnet_utils/nnet_dense_latency.h:42) [365]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_212', firmware/nnet_utils/nnet_dense_latency.h:42) [367]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_90', firmware/nnet_utils/nnet_dense_latency.h:42) [373]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_121', firmware/nnet_utils/nnet_dense_latency.h:42) [374]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_22', firmware/nnet_utils/nnet_dense_latency.h:58) [636]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_47', firmware/nnet_utils/nnet_dense_latency.h:58) [642]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_71', firmware/nnet_utils/nnet_dense_latency.h:58) [647]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_72', firmware/nnet_utils/nnet_dense_latency.h:58) [648]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [667]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_77', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_78', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_38', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_83', firmware/nnet_utils/nnet_dense_latency.h:58) [711]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_84', firmware/nnet_utils/nnet_dense_latency.h:58) [712]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
