

================================================================
== Vitis HLS Report for 'make_win97'
================================================================
* Date:           Tue Oct 28 18:17:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      149|    71294|  1.490 us|  0.713 ms|  149|  71294|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_make_win97_Pipeline_win9x9_read_pix_fu_126  |make_win97_Pipeline_win9x9_read_pix  |      147|    71292|  1.470 us|  0.713 ms|  147|  71292|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      66|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    1947|    1353|    -|
|Memory           |        8|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|    1987|    1484|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_make_win97_Pipeline_win9x9_read_pix_fu_126  |make_win97_Pipeline_win9x9_read_pix  |        0|   0|  1947|  1303|    0|
    |mul_9ns_9ns_17_1_1_U175                         |mul_9ns_9ns_17_1_1                   |        0|   0|     0|    50|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   0|  1947|  1353|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lb1_U    |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_1_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_2_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_3_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_4_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_5_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_6_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    |lb1_7_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   16|     1|          448|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                 |        8|  0|   0|    0|   224|  128|     8|         3584|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |PH_fu_181_p2         |         +|   0|  0|  16|           9|           4|
    |PW_fu_190_p2         |         +|   0|  0|  16|           9|           4|
    |add_ln616_fu_145_p2  |         +|   0|  0|  16|           9|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_169_p3     |    select|   0|  0|   8|           1|           8|
    |xor_ln616_fu_163_p2  |       xor|   0|  0|   8|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  66|          37|          24|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |h0_c_blk_n            |   9|          2|    1|          2|
    |s_pix_i_read          |   9|          2|    1|          2|
    |s_win_i_write         |   9|          2|    1|          2|
    |tw_eff_loc_i_c_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         14|    6|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |PH_reg_216                                                   |   9|   0|    9|          0|
    |PW_reg_222                                                   |   9|   0|    9|          0|
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |grp_make_win97_Pipeline_win9x9_read_pix_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln117_reg_227                                            |  17|   0|   17|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  40|   0|   40|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+------+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+------+------------+----------------+--------------+
|ap_clk                         |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_rst                         |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_start                       |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_done                        |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_continue                    |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_idle                        |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_ready                       |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|s_pix_i_dout                   |   in|    16|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_num_data_valid         |   in|    11|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_fifo_cap               |   in|    11|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_empty_n                |   in|     1|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_read                   |  out|     1|     ap_fifo|         s_pix_i|       pointer|
|s_win_i_din                    |  out|  1297|     ap_fifo|         s_win_i|       pointer|
|s_win_i_num_data_valid         |   in|    11|     ap_fifo|         s_win_i|       pointer|
|s_win_i_fifo_cap               |   in|    11|     ap_fifo|         s_win_i|       pointer|
|s_win_i_full_n                 |   in|     1|     ap_fifo|         s_win_i|       pointer|
|s_win_i_write                  |  out|     1|     ap_fifo|         s_win_i|       pointer|
|h0                             |   in|     9|     ap_none|              h0|       pointer|
|p_read                         |   in|     8|     ap_none|          p_read|        scalar|
|h0_c_din                       |  out|     9|     ap_fifo|            h0_c|       pointer|
|h0_c_num_data_valid            |   in|     2|     ap_fifo|            h0_c|       pointer|
|h0_c_fifo_cap                  |   in|     2|     ap_fifo|            h0_c|       pointer|
|h0_c_full_n                    |   in|     1|     ap_fifo|            h0_c|       pointer|
|h0_c_write                     |  out|     1|     ap_fifo|            h0_c|       pointer|
|tw_eff_loc_i_c_din             |  out|     8|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_num_data_valid  |   in|     2|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_fifo_cap        |   in|     2|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_full_n          |   in|     1|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_write           |  out|     1|     ap_fifo|  tw_eff_loc_i_c|       pointer|
+-------------------------------+-----+------+------------+----------------+--------------+

