
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.13

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[8]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     7    0.02    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ _200_/C1 (sky130_fd_sc_hd__a311oi_1)
     1    0.00    0.02    0.02    0.22 v _200_/Y (sky130_fd_sc_hd__a311oi_1)
                                         _007_ (net)
                  0.02    0.00    0.22 v y[8]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.22   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[8]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v _109_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.06    0.14    0.34 v _109_/X (sky130_fd_sc_hd__buf_2)
                                         _048_ (net)
                  0.06    0.00    0.34 v _110_/B (sky130_fd_sc_hd__nor3_1)
     3    0.01    0.27    0.26    0.59 ^ _110_/Y (sky130_fd_sc_hd__nor3_1)
                                         _049_ (net)
                  0.27    0.00    0.59 ^ _116_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.18    0.21    0.80 v _116_/Y (sky130_fd_sc_hd__nand3_1)
                                         _055_ (net)
                  0.18    0.00    0.80 v _168_/B1 (sky130_fd_sc_hd__a311oi_4)
     3    0.01    0.26    0.34    1.14 ^ _168_/Y (sky130_fd_sc_hd__a311oi_4)
                                         _009_ (net)
                  0.26    0.00    1.14 ^ _169_/C1 (sky130_fd_sc_hd__a211oi_2)
     4    0.01    0.10    0.08    1.22 v _169_/Y (sky130_fd_sc_hd__a211oi_2)
                                         _010_ (net)
                  0.10    0.00    1.22 v _186_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.35    1.57 v _186_/X (sky130_fd_sc_hd__a221o_1)
                                         _026_ (net)
                  0.05    0.00    1.57 v _187_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.18    1.76 v _187_/X (sky130_fd_sc_hd__a22o_1)
                                         _005_ (net)
                  0.04    0.00    1.76 v y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.76   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  3.13   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v _109_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.06    0.14    0.34 v _109_/X (sky130_fd_sc_hd__buf_2)
                                         _048_ (net)
                  0.06    0.00    0.34 v _110_/B (sky130_fd_sc_hd__nor3_1)
     3    0.01    0.27    0.26    0.59 ^ _110_/Y (sky130_fd_sc_hd__nor3_1)
                                         _049_ (net)
                  0.27    0.00    0.59 ^ _116_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.18    0.21    0.80 v _116_/Y (sky130_fd_sc_hd__nand3_1)
                                         _055_ (net)
                  0.18    0.00    0.80 v _168_/B1 (sky130_fd_sc_hd__a311oi_4)
     3    0.01    0.26    0.34    1.14 ^ _168_/Y (sky130_fd_sc_hd__a311oi_4)
                                         _009_ (net)
                  0.26    0.00    1.14 ^ _169_/C1 (sky130_fd_sc_hd__a211oi_2)
     4    0.01    0.10    0.08    1.22 v _169_/Y (sky130_fd_sc_hd__a211oi_2)
                                         _010_ (net)
                  0.10    0.00    1.22 v _186_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.35    1.57 v _186_/X (sky130_fd_sc_hd__a221o_1)
                                         _026_ (net)
                  0.05    0.00    1.57 v _187_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.18    1.76 v _187_/X (sky130_fd_sc_hd__a22o_1)
                                         _005_ (net)
                  0.04    0.00    1.76 v y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.76   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  3.13   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.52e-05   3.59e-07   7.33e-11   7.56e-05  74.1%
Combinational          1.37e-05   1.27e-05   2.52e-10   2.64e-05  25.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.89e-05   1.31e-05   3.25e-10   1.02e-04 100.0%
                          87.2%      12.8%       0.0%
