// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/28/2019 14:30:15"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	eoc,
	clk,
	cmp,
	clk_out,
	feedback_out,
	out,
	period,
	freq_selector);
output 	eoc;
input 	clk;
input 	cmp;
output 	clk_out;
output 	[7:0] feedback_out;
output 	[7:0] out;
output 	[23:0] period;
input 	[7:0] freq_selector;

// Design Ports Information
// eoc	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_out	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// feedback_out[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[23]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[22]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[21]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[20]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[19]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[18]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[17]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[16]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[15]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[13]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[12]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[11]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[10]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[5]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[2]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[1]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// period[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[7]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[5]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_selector[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmp	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \freq_selector[7]~input_o ;
wire \freq_selector[6]~input_o ;
wire \freq_selector[5]~input_o ;
wire \freq_selector[4]~input_o ;
wire \freq_selector[3]~input_o ;
wire \freq_selector[2]~input_o ;
wire \freq_selector[1]~input_o ;
wire \freq_selector[0]~input_o ;
wire \eoc~output_o ;
wire \clk_out~output_o ;
wire \feedback_out[7]~output_o ;
wire \feedback_out[6]~output_o ;
wire \feedback_out[5]~output_o ;
wire \feedback_out[4]~output_o ;
wire \feedback_out[3]~output_o ;
wire \feedback_out[2]~output_o ;
wire \feedback_out[1]~output_o ;
wire \feedback_out[0]~output_o ;
wire \out[7]~output_o ;
wire \out[6]~output_o ;
wire \out[5]~output_o ;
wire \out[4]~output_o ;
wire \out[3]~output_o ;
wire \out[2]~output_o ;
wire \out[1]~output_o ;
wire \out[0]~output_o ;
wire \period[23]~output_o ;
wire \period[22]~output_o ;
wire \period[21]~output_o ;
wire \period[20]~output_o ;
wire \period[19]~output_o ;
wire \period[18]~output_o ;
wire \period[17]~output_o ;
wire \period[16]~output_o ;
wire \period[15]~output_o ;
wire \period[14]~output_o ;
wire \period[13]~output_o ;
wire \period[12]~output_o ;
wire \period[11]~output_o ;
wire \period[10]~output_o ;
wire \period[9]~output_o ;
wire \period[8]~output_o ;
wire \period[7]~output_o ;
wire \period[6]~output_o ;
wire \period[5]~output_o ;
wire \period[4]~output_o ;
wire \period[3]~output_o ;
wire \period[2]~output_o ;
wire \period[1]~output_o ;
wire \period[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst4|counter[0]~24_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|Equal0~2_combout ;
wire \inst4|Equal0~3_combout ;
wire \inst4|Equal0~1_combout ;
wire \inst4|Equal0~4_combout ;
wire \inst4|Equal0~11_combout ;
wire \inst4|Equal0~10_combout ;
wire \inst4|counter[22]~69 ;
wire \inst4|counter[23]~70_combout ;
wire \inst4|Equal0~13_combout ;
wire \inst4|Equal0~12_combout ;
wire \inst4|Equal0~14_combout ;
wire \inst4|Equal0~7_combout ;
wire \inst4|Equal0~6_combout ;
wire \inst4|Equal0~8_combout ;
wire \inst4|Equal0~5_combout ;
wire \inst4|Equal0~9_combout ;
wire \inst4|Equal0~15_combout ;
wire \inst4|counter[0]~25 ;
wire \inst4|counter[1]~26_combout ;
wire \inst4|counter[1]~27 ;
wire \inst4|counter[2]~28_combout ;
wire \inst4|counter[2]~29 ;
wire \inst4|counter[3]~30_combout ;
wire \inst4|counter[3]~31 ;
wire \inst4|counter[4]~32_combout ;
wire \inst4|counter[4]~33 ;
wire \inst4|counter[5]~34_combout ;
wire \inst4|counter[5]~35 ;
wire \inst4|counter[6]~36_combout ;
wire \inst4|counter[6]~37 ;
wire \inst4|counter[7]~38_combout ;
wire \inst4|counter[7]~39 ;
wire \inst4|counter[8]~40_combout ;
wire \inst4|counter[8]~41 ;
wire \inst4|counter[9]~42_combout ;
wire \inst4|counter[9]~43 ;
wire \inst4|counter[10]~44_combout ;
wire \inst4|counter[10]~45 ;
wire \inst4|counter[11]~46_combout ;
wire \inst4|counter[11]~47 ;
wire \inst4|counter[12]~48_combout ;
wire \inst4|counter[12]~49 ;
wire \inst4|counter[13]~50_combout ;
wire \inst4|counter[13]~51 ;
wire \inst4|counter[14]~52_combout ;
wire \inst4|counter[14]~53 ;
wire \inst4|counter[15]~54_combout ;
wire \inst4|counter[15]~55 ;
wire \inst4|counter[16]~56_combout ;
wire \inst4|counter[16]~57 ;
wire \inst4|counter[17]~58_combout ;
wire \inst4|counter[17]~59 ;
wire \inst4|counter[18]~60_combout ;
wire \inst4|counter[18]~61 ;
wire \inst4|counter[19]~62_combout ;
wire \inst4|counter[19]~63 ;
wire \inst4|counter[20]~64_combout ;
wire \inst4|counter[20]~65 ;
wire \inst4|counter[21]~66_combout ;
wire \inst4|counter[21]~67 ;
wire \inst4|counter[22]~68_combout ;
wire \inst4|LessThan0~1_cout ;
wire \inst4|LessThan0~3_cout ;
wire \inst4|LessThan0~5_cout ;
wire \inst4|LessThan0~7_cout ;
wire \inst4|LessThan0~9_cout ;
wire \inst4|LessThan0~11_cout ;
wire \inst4|LessThan0~13_cout ;
wire \inst4|LessThan0~15_cout ;
wire \inst4|LessThan0~17_cout ;
wire \inst4|LessThan0~19_cout ;
wire \inst4|LessThan0~21_cout ;
wire \inst4|LessThan0~23_cout ;
wire \inst4|LessThan0~25_cout ;
wire \inst4|LessThan0~27_cout ;
wire \inst4|LessThan0~29_cout ;
wire \inst4|LessThan0~31_cout ;
wire \inst4|LessThan0~33_cout ;
wire \inst4|LessThan0~35_cout ;
wire \inst4|LessThan0~37_cout ;
wire \inst4|LessThan0~39_cout ;
wire \inst4|LessThan0~41_cout ;
wire \inst4|LessThan0~43_cout ;
wire \inst4|LessThan0~44_combout ;
wire \inst4|LessThan0~combout ;
wire \inst4|LessThan0~clkctrl_outclk ;
wire \inst|step~0_combout ;
wire \inst|step[0]~feeder_combout ;
wire \inst|step~2_combout ;
wire \inst|step[1]~feeder_combout ;
wire \inst|step~1_combout ;
wire \inst|step~3_combout ;
wire \inst|Equal0~combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|a~0_combout ;
wire \cmp~input_o ;
wire \inst|a[0]~1_combout ;
wire \inst|a[0]~2_combout ;
wire \inst|b~0_combout ;
wire \inst|b[7]~1_combout ;
wire \inst|Add0~14_combout ;
wire \inst|b~2_combout ;
wire \inst|b~3_combout ;
wire \inst|Add0~10_combout ;
wire \inst|b~4_combout ;
wire \inst|b~5_combout ;
wire \inst|Add0~6_combout ;
wire \inst|b~6_combout ;
wire \inst|b~7_combout ;
wire \inst|a~9_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add1~0_combout ;
wire \inst|b~8_combout ;
wire \inst|Add0~1_cout ;
wire \inst|Add0~3 ;
wire \inst|Add0~4_combout ;
wire \inst|Add1~1 ;
wire \inst|Add1~2_combout ;
wire \inst|a~8_combout ;
wire \inst|Add1~3 ;
wire \inst|Add1~4_combout ;
wire \inst|a~7_combout ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~8_combout ;
wire \inst|Add1~5 ;
wire \inst|Add1~6_combout ;
wire \inst|a~6_combout ;
wire \inst|Add1~7 ;
wire \inst|Add1~8_combout ;
wire \inst|a~5_combout ;
wire \inst|Add0~9 ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \inst|Add1~9 ;
wire \inst|Add1~10_combout ;
wire \inst|a~4_combout ;
wire \inst|Add1~11 ;
wire \inst|Add1~12_combout ;
wire \inst|a~3_combout ;
wire \inst|Add0~13 ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst|Add1~13 ;
wire \inst|Add1~14_combout ;
wire \inst|Equal0~clkctrl_outclk ;
wire \inst5|out[5]~feeder_combout ;
wire \inst5|out[4]~feeder_combout ;
wire [23:0] \inst3|altsyncram_component|auto_generated|q_a ;
wire [23:0] \inst4|counter ;
wire [7:0] \inst|a ;
wire [7:0] \inst|b ;
wire [3:0] \inst|step ;
wire [7:0] \inst5|out ;

wire [35:0] \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst3|altsyncram_component|auto_generated|q_a [1] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [2] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \inst3|altsyncram_component|auto_generated|q_a [3] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \inst3|altsyncram_component|auto_generated|q_a [4] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \inst3|altsyncram_component|auto_generated|q_a [5] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \inst3|altsyncram_component|auto_generated|q_a [6] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \inst3|altsyncram_component|auto_generated|q_a [7] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \inst3|altsyncram_component|auto_generated|q_a [8] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \inst3|altsyncram_component|auto_generated|q_a [9] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \inst3|altsyncram_component|auto_generated|q_a [10] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \inst3|altsyncram_component|auto_generated|q_a [11] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \inst3|altsyncram_component|auto_generated|q_a [12] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \inst3|altsyncram_component|auto_generated|q_a [13] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \inst3|altsyncram_component|auto_generated|q_a [14] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \inst3|altsyncram_component|auto_generated|q_a [15] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \inst3|altsyncram_component|auto_generated|q_a [16] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \inst3|altsyncram_component|auto_generated|q_a [17] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \inst3|altsyncram_component|auto_generated|q_a [18] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];
assign \inst3|altsyncram_component|auto_generated|q_a [19] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [18];
assign \inst3|altsyncram_component|auto_generated|q_a [20] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [19];
assign \inst3|altsyncram_component|auto_generated|q_a [21] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [20];
assign \inst3|altsyncram_component|auto_generated|q_a [22] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [21];
assign \inst3|altsyncram_component|auto_generated|q_a [23] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [22];

assign \inst3|altsyncram_component|auto_generated|q_a [0] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \eoc~output (
	.i(\inst|Equal0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\eoc~output_o ),
	.obar());
// synopsys translate_off
defparam \eoc~output .bus_hold = "false";
defparam \eoc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \clk_out~output (
	.i(\inst4|LessThan0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clk_out~output_o ),
	.obar());
// synopsys translate_off
defparam \clk_out~output .bus_hold = "false";
defparam \clk_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \feedback_out[7]~output (
	.i(\inst|Add1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[7]~output .bus_hold = "false";
defparam \feedback_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \feedback_out[6]~output (
	.i(\inst|Add1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[6]~output .bus_hold = "false";
defparam \feedback_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \feedback_out[5]~output (
	.i(\inst|Add1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[5]~output .bus_hold = "false";
defparam \feedback_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \feedback_out[4]~output (
	.i(\inst|Add1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[4]~output .bus_hold = "false";
defparam \feedback_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \feedback_out[3]~output (
	.i(\inst|Add1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[3]~output .bus_hold = "false";
defparam \feedback_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \feedback_out[2]~output (
	.i(\inst|Add1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[2]~output .bus_hold = "false";
defparam \feedback_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \feedback_out[1]~output (
	.i(\inst|Add1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[1]~output .bus_hold = "false";
defparam \feedback_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \feedback_out[0]~output (
	.i(\inst|Add1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\feedback_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \feedback_out[0]~output .bus_hold = "false";
defparam \feedback_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \out[7]~output (
	.i(\inst5|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \out[6]~output (
	.i(\inst5|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \out[5]~output (
	.i(\inst5|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \out[4]~output (
	.i(\inst5|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \out[3]~output (
	.i(\inst5|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \out[2]~output (
	.i(\inst5|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \out[1]~output (
	.i(\inst5|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \out[0]~output (
	.i(\inst5|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \period[23]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[23]~output .bus_hold = "false";
defparam \period[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \period[22]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[22]~output .bus_hold = "false";
defparam \period[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \period[21]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[21]~output .bus_hold = "false";
defparam \period[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \period[20]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[20]~output .bus_hold = "false";
defparam \period[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \period[19]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[19]~output .bus_hold = "false";
defparam \period[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \period[18]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[18]~output .bus_hold = "false";
defparam \period[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \period[17]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[17]~output .bus_hold = "false";
defparam \period[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \period[16]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[16]~output .bus_hold = "false";
defparam \period[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \period[15]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[15]~output .bus_hold = "false";
defparam \period[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \period[14]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[14]~output .bus_hold = "false";
defparam \period[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \period[13]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[13]~output .bus_hold = "false";
defparam \period[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \period[12]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[12]~output .bus_hold = "false";
defparam \period[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \period[11]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[11]~output .bus_hold = "false";
defparam \period[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \period[10]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[10]~output .bus_hold = "false";
defparam \period[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \period[9]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[9]~output .bus_hold = "false";
defparam \period[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \period[8]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[8]~output .bus_hold = "false";
defparam \period[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \period[7]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[7]~output .bus_hold = "false";
defparam \period[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \period[6]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[6]~output .bus_hold = "false";
defparam \period[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \period[5]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[5]~output .bus_hold = "false";
defparam \period[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \period[4]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[4]~output .bus_hold = "false";
defparam \period[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \period[3]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[3]~output .bus_hold = "false";
defparam \period[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \period[2]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[2]~output .bus_hold = "false";
defparam \period[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \period[1]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[1]~output .bus_hold = "false";
defparam \period[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \period[0]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\period[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \period[0]~output .bus_hold = "false";
defparam \period[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \inst4|counter[0]~24 (
// Equation(s):
// \inst4|counter[0]~24_combout  = \inst4|counter [0] $ (VCC)
// \inst4|counter[0]~25  = CARRY(\inst4|counter [0])

	.dataa(gnd),
	.datab(\inst4|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|counter[0]~24_combout ),
	.cout(\inst4|counter[0]~25 ));
// synopsys translate_off
defparam \inst4|counter[0]~24 .lut_mask = 16'h33CC;
defparam \inst4|counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "SAR.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:inst3|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 36'h000000000;
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "SAR.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:inst3|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 36;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 36;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 72'h000000005000000206;
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (\inst3|altsyncram_component|auto_generated|q_a [0] & (\inst4|counter [0] & (\inst4|counter [1] $ (!\inst3|altsyncram_component|auto_generated|q_a [1])))) # (!\inst3|altsyncram_component|auto_generated|q_a [0] & (!\inst4|counter 
// [0] & (\inst4|counter [1] $ (!\inst3|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst4|counter [1]),
	.datac(\inst4|counter [0]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h8421;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \inst4|Equal0~2 (
// Equation(s):
// \inst4|Equal0~2_combout  = (\inst4|counter [5] & (\inst3|altsyncram_component|auto_generated|q_a [5] & (\inst4|counter [4] $ (!\inst3|altsyncram_component|auto_generated|q_a [4])))) # (!\inst4|counter [5] & (!\inst3|altsyncram_component|auto_generated|q_a 
// [5] & (\inst4|counter [4] $ (!\inst3|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\inst4|counter [5]),
	.datab(\inst4|counter [4]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst4|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~2 .lut_mask = 16'h8241;
defparam \inst4|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \inst4|Equal0~3 (
// Equation(s):
// \inst4|Equal0~3_combout  = (\inst4|counter [7] & (\inst3|altsyncram_component|auto_generated|q_a [7] & (\inst4|counter [6] $ (!\inst3|altsyncram_component|auto_generated|q_a [6])))) # (!\inst4|counter [7] & (!\inst3|altsyncram_component|auto_generated|q_a 
// [7] & (\inst4|counter [6] $ (!\inst3|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\inst4|counter [7]),
	.datab(\inst4|counter [6]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst4|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~3 .lut_mask = 16'h8421;
defparam \inst4|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \inst4|Equal0~1 (
// Equation(s):
// \inst4|Equal0~1_combout  = (\inst4|counter [2] & (\inst3|altsyncram_component|auto_generated|q_a [2] & (\inst4|counter [3] $ (!\inst3|altsyncram_component|auto_generated|q_a [3])))) # (!\inst4|counter [2] & (!\inst3|altsyncram_component|auto_generated|q_a 
// [2] & (\inst4|counter [3] $ (!\inst3|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\inst4|counter [2]),
	.datab(\inst4|counter [3]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~1 .lut_mask = 16'h8421;
defparam \inst4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \inst4|Equal0~4 (
// Equation(s):
// \inst4|Equal0~4_combout  = (\inst4|Equal0~0_combout  & (\inst4|Equal0~2_combout  & (\inst4|Equal0~3_combout  & \inst4|Equal0~1_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|Equal0~2_combout ),
	.datac(\inst4|Equal0~3_combout ),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~4 .lut_mask = 16'h8000;
defparam \inst4|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \inst4|Equal0~11 (
// Equation(s):
// \inst4|Equal0~11_combout  = (\inst4|counter [18] & (\inst3|altsyncram_component|auto_generated|q_a [18] & (\inst4|counter [19] $ (!\inst3|altsyncram_component|auto_generated|q_a [19])))) # (!\inst4|counter [18] & 
// (!\inst3|altsyncram_component|auto_generated|q_a [18] & (\inst4|counter [19] $ (!\inst3|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\inst4|counter [18]),
	.datab(\inst4|counter [19]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst4|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~11 .lut_mask = 16'h8421;
defparam \inst4|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \inst4|Equal0~10 (
// Equation(s):
// \inst4|Equal0~10_combout  = (\inst4|counter [17] & (\inst3|altsyncram_component|auto_generated|q_a [17] & (\inst4|counter [16] $ (!\inst3|altsyncram_component|auto_generated|q_a [16])))) # (!\inst4|counter [17] & 
// (!\inst3|altsyncram_component|auto_generated|q_a [17] & (\inst4|counter [16] $ (!\inst3|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\inst4|counter [17]),
	.datab(\inst4|counter [16]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst4|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~10 .lut_mask = 16'h8241;
defparam \inst4|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneive_lcell_comb \inst4|counter[22]~68 (
// Equation(s):
// \inst4|counter[22]~68_combout  = (\inst4|counter [22] & (\inst4|counter[21]~67  $ (GND))) # (!\inst4|counter [22] & (!\inst4|counter[21]~67  & VCC))
// \inst4|counter[22]~69  = CARRY((\inst4|counter [22] & !\inst4|counter[21]~67 ))

	.dataa(gnd),
	.datab(\inst4|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[21]~67 ),
	.combout(\inst4|counter[22]~68_combout ),
	.cout(\inst4|counter[22]~69 ));
// synopsys translate_off
defparam \inst4|counter[22]~68 .lut_mask = 16'hC30C;
defparam \inst4|counter[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \inst4|counter[23]~70 (
// Equation(s):
// \inst4|counter[23]~70_combout  = \inst4|counter [23] $ (\inst4|counter[22]~69 )

	.dataa(\inst4|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|counter[22]~69 ),
	.combout(\inst4|counter[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|counter[23]~70 .lut_mask = 16'h5A5A;
defparam \inst4|counter[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \inst4|counter[23] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[23] .is_wysiwyg = "true";
defparam \inst4|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \inst4|Equal0~13 (
// Equation(s):
// \inst4|Equal0~13_combout  = (\inst3|altsyncram_component|auto_generated|q_a [23] & (\inst4|counter [23] & (\inst4|counter [22] $ (!\inst3|altsyncram_component|auto_generated|q_a [22])))) # (!\inst3|altsyncram_component|auto_generated|q_a [23] & 
// (!\inst4|counter [23] & (\inst4|counter [22] $ (!\inst3|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst4|counter [23]),
	.datac(\inst4|counter [22]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst4|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~13 .lut_mask = 16'h9009;
defparam \inst4|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \inst4|Equal0~12 (
// Equation(s):
// \inst4|Equal0~12_combout  = (\inst4|counter [21] & (\inst3|altsyncram_component|auto_generated|q_a [21] & (\inst4|counter [20] $ (!\inst3|altsyncram_component|auto_generated|q_a [20])))) # (!\inst4|counter [21] & 
// (!\inst3|altsyncram_component|auto_generated|q_a [21] & (\inst4|counter [20] $ (!\inst3|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\inst4|counter [21]),
	.datab(\inst4|counter [20]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\inst4|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~12 .lut_mask = 16'h8421;
defparam \inst4|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneive_lcell_comb \inst4|Equal0~14 (
// Equation(s):
// \inst4|Equal0~14_combout  = (\inst4|Equal0~11_combout  & (\inst4|Equal0~10_combout  & (\inst4|Equal0~13_combout  & \inst4|Equal0~12_combout )))

	.dataa(\inst4|Equal0~11_combout ),
	.datab(\inst4|Equal0~10_combout ),
	.datac(\inst4|Equal0~13_combout ),
	.datad(\inst4|Equal0~12_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~14 .lut_mask = 16'h8000;
defparam \inst4|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \inst4|Equal0~7 (
// Equation(s):
// \inst4|Equal0~7_combout  = (\inst4|counter [13] & (\inst3|altsyncram_component|auto_generated|q_a [13] & (\inst3|altsyncram_component|auto_generated|q_a [12] $ (!\inst4|counter [12])))) # (!\inst4|counter [13] & 
// (!\inst3|altsyncram_component|auto_generated|q_a [13] & (\inst3|altsyncram_component|auto_generated|q_a [12] $ (!\inst4|counter [12]))))

	.dataa(\inst4|counter [13]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst4|counter [12]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst4|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~7 .lut_mask = 16'h8241;
defparam \inst4|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \inst4|Equal0~6 (
// Equation(s):
// \inst4|Equal0~6_combout  = (\inst4|counter [11] & (\inst3|altsyncram_component|auto_generated|q_a [11] & (\inst3|altsyncram_component|auto_generated|q_a [10] $ (!\inst4|counter [10])))) # (!\inst4|counter [11] & 
// (!\inst3|altsyncram_component|auto_generated|q_a [11] & (\inst3|altsyncram_component|auto_generated|q_a [10] $ (!\inst4|counter [10]))))

	.dataa(\inst4|counter [11]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst4|counter [10]),
	.cin(gnd),
	.combout(\inst4|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~6 .lut_mask = 16'h8421;
defparam \inst4|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \inst4|Equal0~8 (
// Equation(s):
// \inst4|Equal0~8_combout  = (\inst4|counter [14] & (\inst3|altsyncram_component|auto_generated|q_a [14] & (\inst4|counter [15] $ (!\inst3|altsyncram_component|auto_generated|q_a [15])))) # (!\inst4|counter [14] & 
// (!\inst3|altsyncram_component|auto_generated|q_a [14] & (\inst4|counter [15] $ (!\inst3|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\inst4|counter [14]),
	.datab(\inst4|counter [15]),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst4|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~8 .lut_mask = 16'h8421;
defparam \inst4|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \inst4|Equal0~5 (
// Equation(s):
// \inst4|Equal0~5_combout  = (\inst4|counter [9] & (\inst3|altsyncram_component|auto_generated|q_a [9] & (\inst4|counter [8] $ (!\inst3|altsyncram_component|auto_generated|q_a [8])))) # (!\inst4|counter [9] & (!\inst3|altsyncram_component|auto_generated|q_a 
// [9] & (\inst4|counter [8] $ (!\inst3|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\inst4|counter [9]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst4|counter [8]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst4|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~5 .lut_mask = 16'h9009;
defparam \inst4|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \inst4|Equal0~9 (
// Equation(s):
// \inst4|Equal0~9_combout  = (\inst4|Equal0~7_combout  & (\inst4|Equal0~6_combout  & (\inst4|Equal0~8_combout  & \inst4|Equal0~5_combout )))

	.dataa(\inst4|Equal0~7_combout ),
	.datab(\inst4|Equal0~6_combout ),
	.datac(\inst4|Equal0~8_combout ),
	.datad(\inst4|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~9 .lut_mask = 16'h8000;
defparam \inst4|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \inst4|Equal0~15 (
// Equation(s):
// \inst4|Equal0~15_combout  = (\inst4|Equal0~4_combout  & (\inst4|Equal0~14_combout  & \inst4|Equal0~9_combout ))

	.dataa(\inst4|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst4|Equal0~14_combout ),
	.datad(\inst4|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~15 .lut_mask = 16'hA000;
defparam \inst4|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \inst4|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|counter[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[0] .is_wysiwyg = "true";
defparam \inst4|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \inst4|counter[1]~26 (
// Equation(s):
// \inst4|counter[1]~26_combout  = (\inst4|counter [1] & (!\inst4|counter[0]~25 )) # (!\inst4|counter [1] & ((\inst4|counter[0]~25 ) # (GND)))
// \inst4|counter[1]~27  = CARRY((!\inst4|counter[0]~25 ) # (!\inst4|counter [1]))

	.dataa(gnd),
	.datab(\inst4|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[0]~25 ),
	.combout(\inst4|counter[1]~26_combout ),
	.cout(\inst4|counter[1]~27 ));
// synopsys translate_off
defparam \inst4|counter[1]~26 .lut_mask = 16'h3C3F;
defparam \inst4|counter[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \inst4|counter[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\inst4|counter[1]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[1] .is_wysiwyg = "true";
defparam \inst4|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \inst4|counter[2]~28 (
// Equation(s):
// \inst4|counter[2]~28_combout  = (\inst4|counter [2] & (\inst4|counter[1]~27  $ (GND))) # (!\inst4|counter [2] & (!\inst4|counter[1]~27  & VCC))
// \inst4|counter[2]~29  = CARRY((\inst4|counter [2] & !\inst4|counter[1]~27 ))

	.dataa(\inst4|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[1]~27 ),
	.combout(\inst4|counter[2]~28_combout ),
	.cout(\inst4|counter[2]~29 ));
// synopsys translate_off
defparam \inst4|counter[2]~28 .lut_mask = 16'hA50A;
defparam \inst4|counter[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \inst4|counter[2] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[2] .is_wysiwyg = "true";
defparam \inst4|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \inst4|counter[3]~30 (
// Equation(s):
// \inst4|counter[3]~30_combout  = (\inst4|counter [3] & (!\inst4|counter[2]~29 )) # (!\inst4|counter [3] & ((\inst4|counter[2]~29 ) # (GND)))
// \inst4|counter[3]~31  = CARRY((!\inst4|counter[2]~29 ) # (!\inst4|counter [3]))

	.dataa(gnd),
	.datab(\inst4|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[2]~29 ),
	.combout(\inst4|counter[3]~30_combout ),
	.cout(\inst4|counter[3]~31 ));
// synopsys translate_off
defparam \inst4|counter[3]~30 .lut_mask = 16'h3C3F;
defparam \inst4|counter[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \inst4|counter[3] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[3] .is_wysiwyg = "true";
defparam \inst4|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \inst4|counter[4]~32 (
// Equation(s):
// \inst4|counter[4]~32_combout  = (\inst4|counter [4] & (\inst4|counter[3]~31  $ (GND))) # (!\inst4|counter [4] & (!\inst4|counter[3]~31  & VCC))
// \inst4|counter[4]~33  = CARRY((\inst4|counter [4] & !\inst4|counter[3]~31 ))

	.dataa(gnd),
	.datab(\inst4|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[3]~31 ),
	.combout(\inst4|counter[4]~32_combout ),
	.cout(\inst4|counter[4]~33 ));
// synopsys translate_off
defparam \inst4|counter[4]~32 .lut_mask = 16'hC30C;
defparam \inst4|counter[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \inst4|counter[4] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[4] .is_wysiwyg = "true";
defparam \inst4|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \inst4|counter[5]~34 (
// Equation(s):
// \inst4|counter[5]~34_combout  = (\inst4|counter [5] & (!\inst4|counter[4]~33 )) # (!\inst4|counter [5] & ((\inst4|counter[4]~33 ) # (GND)))
// \inst4|counter[5]~35  = CARRY((!\inst4|counter[4]~33 ) # (!\inst4|counter [5]))

	.dataa(gnd),
	.datab(\inst4|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[4]~33 ),
	.combout(\inst4|counter[5]~34_combout ),
	.cout(\inst4|counter[5]~35 ));
// synopsys translate_off
defparam \inst4|counter[5]~34 .lut_mask = 16'h3C3F;
defparam \inst4|counter[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \inst4|counter[5] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[5] .is_wysiwyg = "true";
defparam \inst4|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \inst4|counter[6]~36 (
// Equation(s):
// \inst4|counter[6]~36_combout  = (\inst4|counter [6] & (\inst4|counter[5]~35  $ (GND))) # (!\inst4|counter [6] & (!\inst4|counter[5]~35  & VCC))
// \inst4|counter[6]~37  = CARRY((\inst4|counter [6] & !\inst4|counter[5]~35 ))

	.dataa(gnd),
	.datab(\inst4|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[5]~35 ),
	.combout(\inst4|counter[6]~36_combout ),
	.cout(\inst4|counter[6]~37 ));
// synopsys translate_off
defparam \inst4|counter[6]~36 .lut_mask = 16'hC30C;
defparam \inst4|counter[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \inst4|counter[6] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[6] .is_wysiwyg = "true";
defparam \inst4|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \inst4|counter[7]~38 (
// Equation(s):
// \inst4|counter[7]~38_combout  = (\inst4|counter [7] & (!\inst4|counter[6]~37 )) # (!\inst4|counter [7] & ((\inst4|counter[6]~37 ) # (GND)))
// \inst4|counter[7]~39  = CARRY((!\inst4|counter[6]~37 ) # (!\inst4|counter [7]))

	.dataa(\inst4|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[6]~37 ),
	.combout(\inst4|counter[7]~38_combout ),
	.cout(\inst4|counter[7]~39 ));
// synopsys translate_off
defparam \inst4|counter[7]~38 .lut_mask = 16'h5A5F;
defparam \inst4|counter[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \inst4|counter[7] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[7] .is_wysiwyg = "true";
defparam \inst4|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \inst4|counter[8]~40 (
// Equation(s):
// \inst4|counter[8]~40_combout  = (\inst4|counter [8] & (\inst4|counter[7]~39  $ (GND))) # (!\inst4|counter [8] & (!\inst4|counter[7]~39  & VCC))
// \inst4|counter[8]~41  = CARRY((\inst4|counter [8] & !\inst4|counter[7]~39 ))

	.dataa(gnd),
	.datab(\inst4|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[7]~39 ),
	.combout(\inst4|counter[8]~40_combout ),
	.cout(\inst4|counter[8]~41 ));
// synopsys translate_off
defparam \inst4|counter[8]~40 .lut_mask = 16'hC30C;
defparam \inst4|counter[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \inst4|counter[8] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[8] .is_wysiwyg = "true";
defparam \inst4|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \inst4|counter[9]~42 (
// Equation(s):
// \inst4|counter[9]~42_combout  = (\inst4|counter [9] & (!\inst4|counter[8]~41 )) # (!\inst4|counter [9] & ((\inst4|counter[8]~41 ) # (GND)))
// \inst4|counter[9]~43  = CARRY((!\inst4|counter[8]~41 ) # (!\inst4|counter [9]))

	.dataa(gnd),
	.datab(\inst4|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[8]~41 ),
	.combout(\inst4|counter[9]~42_combout ),
	.cout(\inst4|counter[9]~43 ));
// synopsys translate_off
defparam \inst4|counter[9]~42 .lut_mask = 16'h3C3F;
defparam \inst4|counter[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \inst4|counter[9] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[9] .is_wysiwyg = "true";
defparam \inst4|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \inst4|counter[10]~44 (
// Equation(s):
// \inst4|counter[10]~44_combout  = (\inst4|counter [10] & (\inst4|counter[9]~43  $ (GND))) # (!\inst4|counter [10] & (!\inst4|counter[9]~43  & VCC))
// \inst4|counter[10]~45  = CARRY((\inst4|counter [10] & !\inst4|counter[9]~43 ))

	.dataa(gnd),
	.datab(\inst4|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[9]~43 ),
	.combout(\inst4|counter[10]~44_combout ),
	.cout(\inst4|counter[10]~45 ));
// synopsys translate_off
defparam \inst4|counter[10]~44 .lut_mask = 16'hC30C;
defparam \inst4|counter[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \inst4|counter[10] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[10] .is_wysiwyg = "true";
defparam \inst4|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \inst4|counter[11]~46 (
// Equation(s):
// \inst4|counter[11]~46_combout  = (\inst4|counter [11] & (!\inst4|counter[10]~45 )) # (!\inst4|counter [11] & ((\inst4|counter[10]~45 ) # (GND)))
// \inst4|counter[11]~47  = CARRY((!\inst4|counter[10]~45 ) # (!\inst4|counter [11]))

	.dataa(\inst4|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[10]~45 ),
	.combout(\inst4|counter[11]~46_combout ),
	.cout(\inst4|counter[11]~47 ));
// synopsys translate_off
defparam \inst4|counter[11]~46 .lut_mask = 16'h5A5F;
defparam \inst4|counter[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \inst4|counter[11] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[11] .is_wysiwyg = "true";
defparam \inst4|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \inst4|counter[12]~48 (
// Equation(s):
// \inst4|counter[12]~48_combout  = (\inst4|counter [12] & (\inst4|counter[11]~47  $ (GND))) # (!\inst4|counter [12] & (!\inst4|counter[11]~47  & VCC))
// \inst4|counter[12]~49  = CARRY((\inst4|counter [12] & !\inst4|counter[11]~47 ))

	.dataa(gnd),
	.datab(\inst4|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[11]~47 ),
	.combout(\inst4|counter[12]~48_combout ),
	.cout(\inst4|counter[12]~49 ));
// synopsys translate_off
defparam \inst4|counter[12]~48 .lut_mask = 16'hC30C;
defparam \inst4|counter[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \inst4|counter[12] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[12] .is_wysiwyg = "true";
defparam \inst4|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \inst4|counter[13]~50 (
// Equation(s):
// \inst4|counter[13]~50_combout  = (\inst4|counter [13] & (!\inst4|counter[12]~49 )) # (!\inst4|counter [13] & ((\inst4|counter[12]~49 ) # (GND)))
// \inst4|counter[13]~51  = CARRY((!\inst4|counter[12]~49 ) # (!\inst4|counter [13]))

	.dataa(gnd),
	.datab(\inst4|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[12]~49 ),
	.combout(\inst4|counter[13]~50_combout ),
	.cout(\inst4|counter[13]~51 ));
// synopsys translate_off
defparam \inst4|counter[13]~50 .lut_mask = 16'h3C3F;
defparam \inst4|counter[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N3
dffeas \inst4|counter[13] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[13] .is_wysiwyg = "true";
defparam \inst4|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \inst4|counter[14]~52 (
// Equation(s):
// \inst4|counter[14]~52_combout  = (\inst4|counter [14] & (\inst4|counter[13]~51  $ (GND))) # (!\inst4|counter [14] & (!\inst4|counter[13]~51  & VCC))
// \inst4|counter[14]~53  = CARRY((\inst4|counter [14] & !\inst4|counter[13]~51 ))

	.dataa(gnd),
	.datab(\inst4|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[13]~51 ),
	.combout(\inst4|counter[14]~52_combout ),
	.cout(\inst4|counter[14]~53 ));
// synopsys translate_off
defparam \inst4|counter[14]~52 .lut_mask = 16'hC30C;
defparam \inst4|counter[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \inst4|counter[14] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[14] .is_wysiwyg = "true";
defparam \inst4|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \inst4|counter[15]~54 (
// Equation(s):
// \inst4|counter[15]~54_combout  = (\inst4|counter [15] & (!\inst4|counter[14]~53 )) # (!\inst4|counter [15] & ((\inst4|counter[14]~53 ) # (GND)))
// \inst4|counter[15]~55  = CARRY((!\inst4|counter[14]~53 ) # (!\inst4|counter [15]))

	.dataa(\inst4|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[14]~53 ),
	.combout(\inst4|counter[15]~54_combout ),
	.cout(\inst4|counter[15]~55 ));
// synopsys translate_off
defparam \inst4|counter[15]~54 .lut_mask = 16'h5A5F;
defparam \inst4|counter[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \inst4|counter[15] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[15] .is_wysiwyg = "true";
defparam \inst4|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \inst4|counter[16]~56 (
// Equation(s):
// \inst4|counter[16]~56_combout  = (\inst4|counter [16] & (\inst4|counter[15]~55  $ (GND))) # (!\inst4|counter [16] & (!\inst4|counter[15]~55  & VCC))
// \inst4|counter[16]~57  = CARRY((\inst4|counter [16] & !\inst4|counter[15]~55 ))

	.dataa(gnd),
	.datab(\inst4|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[15]~55 ),
	.combout(\inst4|counter[16]~56_combout ),
	.cout(\inst4|counter[16]~57 ));
// synopsys translate_off
defparam \inst4|counter[16]~56 .lut_mask = 16'hC30C;
defparam \inst4|counter[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N9
dffeas \inst4|counter[16] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[16] .is_wysiwyg = "true";
defparam \inst4|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \inst4|counter[17]~58 (
// Equation(s):
// \inst4|counter[17]~58_combout  = (\inst4|counter [17] & (!\inst4|counter[16]~57 )) # (!\inst4|counter [17] & ((\inst4|counter[16]~57 ) # (GND)))
// \inst4|counter[17]~59  = CARRY((!\inst4|counter[16]~57 ) # (!\inst4|counter [17]))

	.dataa(\inst4|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[16]~57 ),
	.combout(\inst4|counter[17]~58_combout ),
	.cout(\inst4|counter[17]~59 ));
// synopsys translate_off
defparam \inst4|counter[17]~58 .lut_mask = 16'h5A5F;
defparam \inst4|counter[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \inst4|counter[17] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[17] .is_wysiwyg = "true";
defparam \inst4|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \inst4|counter[18]~60 (
// Equation(s):
// \inst4|counter[18]~60_combout  = (\inst4|counter [18] & (\inst4|counter[17]~59  $ (GND))) # (!\inst4|counter [18] & (!\inst4|counter[17]~59  & VCC))
// \inst4|counter[18]~61  = CARRY((\inst4|counter [18] & !\inst4|counter[17]~59 ))

	.dataa(\inst4|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[17]~59 ),
	.combout(\inst4|counter[18]~60_combout ),
	.cout(\inst4|counter[18]~61 ));
// synopsys translate_off
defparam \inst4|counter[18]~60 .lut_mask = 16'hA50A;
defparam \inst4|counter[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \inst4|counter[18] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[18] .is_wysiwyg = "true";
defparam \inst4|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \inst4|counter[19]~62 (
// Equation(s):
// \inst4|counter[19]~62_combout  = (\inst4|counter [19] & (!\inst4|counter[18]~61 )) # (!\inst4|counter [19] & ((\inst4|counter[18]~61 ) # (GND)))
// \inst4|counter[19]~63  = CARRY((!\inst4|counter[18]~61 ) # (!\inst4|counter [19]))

	.dataa(gnd),
	.datab(\inst4|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[18]~61 ),
	.combout(\inst4|counter[19]~62_combout ),
	.cout(\inst4|counter[19]~63 ));
// synopsys translate_off
defparam \inst4|counter[19]~62 .lut_mask = 16'h3C3F;
defparam \inst4|counter[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \inst4|counter[19] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[19] .is_wysiwyg = "true";
defparam \inst4|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \inst4|counter[20]~64 (
// Equation(s):
// \inst4|counter[20]~64_combout  = (\inst4|counter [20] & (\inst4|counter[19]~63  $ (GND))) # (!\inst4|counter [20] & (!\inst4|counter[19]~63  & VCC))
// \inst4|counter[20]~65  = CARRY((\inst4|counter [20] & !\inst4|counter[19]~63 ))

	.dataa(gnd),
	.datab(\inst4|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[19]~63 ),
	.combout(\inst4|counter[20]~64_combout ),
	.cout(\inst4|counter[20]~65 ));
// synopsys translate_off
defparam \inst4|counter[20]~64 .lut_mask = 16'hC30C;
defparam \inst4|counter[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \inst4|counter[20] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[20] .is_wysiwyg = "true";
defparam \inst4|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \inst4|counter[21]~66 (
// Equation(s):
// \inst4|counter[21]~66_combout  = (\inst4|counter [21] & (!\inst4|counter[20]~65 )) # (!\inst4|counter [21] & ((\inst4|counter[20]~65 ) # (GND)))
// \inst4|counter[21]~67  = CARRY((!\inst4|counter[20]~65 ) # (!\inst4|counter [21]))

	.dataa(gnd),
	.datab(\inst4|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|counter[20]~65 ),
	.combout(\inst4|counter[21]~66_combout ),
	.cout(\inst4|counter[21]~67 ));
// synopsys translate_off
defparam \inst4|counter[21]~66 .lut_mask = 16'h3C3F;
defparam \inst4|counter[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \inst4|counter[21] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[21] .is_wysiwyg = "true";
defparam \inst4|counter[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N21
dffeas \inst4|counter[22] (
	.clk(\clk~input_o ),
	.d(\inst4|counter[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst4|Equal0~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|counter[22] .is_wysiwyg = "true";
defparam \inst4|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \inst4|LessThan0~1 (
// Equation(s):
// \inst4|LessThan0~1_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [1] & !\inst4|counter [0]))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst4|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst4|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst4|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \inst4|LessThan0~3 (
// Equation(s):
// \inst4|LessThan0~3_cout  = CARRY((\inst4|counter [1] & ((!\inst4|LessThan0~1_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [2]))) # (!\inst4|counter [1] & (!\inst3|altsyncram_component|auto_generated|q_a [2] & !\inst4|LessThan0~1_cout )))

	.dataa(\inst4|counter [1]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~1_cout ),
	.combout(),
	.cout(\inst4|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \inst4|LessThan0~5 (
// Equation(s):
// \inst4|LessThan0~5_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [3] & ((!\inst4|LessThan0~3_cout ) # (!\inst4|counter [2]))) # (!\inst3|altsyncram_component|auto_generated|q_a [3] & (!\inst4|counter [2] & !\inst4|LessThan0~3_cout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst4|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~3_cout ),
	.combout(),
	.cout(\inst4|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \inst4|LessThan0~7 (
// Equation(s):
// \inst4|LessThan0~7_cout  = CARRY((\inst4|counter [3] & ((!\inst4|LessThan0~5_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [4]))) # (!\inst4|counter [3] & (!\inst3|altsyncram_component|auto_generated|q_a [4] & !\inst4|LessThan0~5_cout )))

	.dataa(\inst4|counter [3]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~5_cout ),
	.combout(),
	.cout(\inst4|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \inst4|LessThan0~9 (
// Equation(s):
// \inst4|LessThan0~9_cout  = CARRY((\inst4|counter [4] & (\inst3|altsyncram_component|auto_generated|q_a [5] & !\inst4|LessThan0~7_cout )) # (!\inst4|counter [4] & ((\inst3|altsyncram_component|auto_generated|q_a [5]) # (!\inst4|LessThan0~7_cout ))))

	.dataa(\inst4|counter [4]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~7_cout ),
	.combout(),
	.cout(\inst4|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \inst4|LessThan0~11 (
// Equation(s):
// \inst4|LessThan0~11_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [6] & (\inst4|counter [5] & !\inst4|LessThan0~9_cout )) # (!\inst3|altsyncram_component|auto_generated|q_a [6] & ((\inst4|counter [5]) # (!\inst4|LessThan0~9_cout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst4|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~9_cout ),
	.combout(),
	.cout(\inst4|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \inst4|LessThan0~13 (
// Equation(s):
// \inst4|LessThan0~13_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [7] & ((!\inst4|LessThan0~11_cout ) # (!\inst4|counter [6]))) # (!\inst3|altsyncram_component|auto_generated|q_a [7] & (!\inst4|counter [6] & !\inst4|LessThan0~11_cout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst4|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~11_cout ),
	.combout(),
	.cout(\inst4|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \inst4|LessThan0~15 (
// Equation(s):
// \inst4|LessThan0~15_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [8] & (\inst4|counter [7] & !\inst4|LessThan0~13_cout )) # (!\inst3|altsyncram_component|auto_generated|q_a [8] & ((\inst4|counter [7]) # (!\inst4|LessThan0~13_cout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst4|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~13_cout ),
	.combout(),
	.cout(\inst4|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~15 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \inst4|LessThan0~17 (
// Equation(s):
// \inst4|LessThan0~17_cout  = CARRY((\inst4|counter [8] & (\inst3|altsyncram_component|auto_generated|q_a [9] & !\inst4|LessThan0~15_cout )) # (!\inst4|counter [8] & ((\inst3|altsyncram_component|auto_generated|q_a [9]) # (!\inst4|LessThan0~15_cout ))))

	.dataa(\inst4|counter [8]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~15_cout ),
	.combout(),
	.cout(\inst4|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~17 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \inst4|LessThan0~19 (
// Equation(s):
// \inst4|LessThan0~19_cout  = CARRY((\inst4|counter [9] & ((!\inst4|LessThan0~17_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [10]))) # (!\inst4|counter [9] & (!\inst3|altsyncram_component|auto_generated|q_a [10] & !\inst4|LessThan0~17_cout )))

	.dataa(\inst4|counter [9]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~17_cout ),
	.combout(),
	.cout(\inst4|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~19 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \inst4|LessThan0~21 (
// Equation(s):
// \inst4|LessThan0~21_cout  = CARRY((\inst4|counter [10] & (\inst3|altsyncram_component|auto_generated|q_a [11] & !\inst4|LessThan0~19_cout )) # (!\inst4|counter [10] & ((\inst3|altsyncram_component|auto_generated|q_a [11]) # (!\inst4|LessThan0~19_cout ))))

	.dataa(\inst4|counter [10]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~19_cout ),
	.combout(),
	.cout(\inst4|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~21 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \inst4|LessThan0~23 (
// Equation(s):
// \inst4|LessThan0~23_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [12] & (\inst4|counter [11] & !\inst4|LessThan0~21_cout )) # (!\inst3|altsyncram_component|auto_generated|q_a [12] & ((\inst4|counter [11]) # (!\inst4|LessThan0~21_cout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst4|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~21_cout ),
	.combout(),
	.cout(\inst4|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~23 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \inst4|LessThan0~25 (
// Equation(s):
// \inst4|LessThan0~25_cout  = CARRY((\inst4|counter [12] & (\inst3|altsyncram_component|auto_generated|q_a [13] & !\inst4|LessThan0~23_cout )) # (!\inst4|counter [12] & ((\inst3|altsyncram_component|auto_generated|q_a [13]) # (!\inst4|LessThan0~23_cout ))))

	.dataa(\inst4|counter [12]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~23_cout ),
	.combout(),
	.cout(\inst4|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~25 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \inst4|LessThan0~27 (
// Equation(s):
// \inst4|LessThan0~27_cout  = CARRY((\inst4|counter [13] & ((!\inst4|LessThan0~25_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [14]))) # (!\inst4|counter [13] & (!\inst3|altsyncram_component|auto_generated|q_a [14] & !\inst4|LessThan0~25_cout 
// )))

	.dataa(\inst4|counter [13]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~25_cout ),
	.combout(),
	.cout(\inst4|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~27 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \inst4|LessThan0~29 (
// Equation(s):
// \inst4|LessThan0~29_cout  = CARRY((\inst4|counter [14] & (\inst3|altsyncram_component|auto_generated|q_a [15] & !\inst4|LessThan0~27_cout )) # (!\inst4|counter [14] & ((\inst3|altsyncram_component|auto_generated|q_a [15]) # (!\inst4|LessThan0~27_cout ))))

	.dataa(\inst4|counter [14]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~27_cout ),
	.combout(),
	.cout(\inst4|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~29 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \inst4|LessThan0~31 (
// Equation(s):
// \inst4|LessThan0~31_cout  = CARRY((\inst4|counter [15] & ((!\inst4|LessThan0~29_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [16]))) # (!\inst4|counter [15] & (!\inst3|altsyncram_component|auto_generated|q_a [16] & !\inst4|LessThan0~29_cout 
// )))

	.dataa(\inst4|counter [15]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~29_cout ),
	.combout(),
	.cout(\inst4|LessThan0~31_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~31 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \inst4|LessThan0~33 (
// Equation(s):
// \inst4|LessThan0~33_cout  = CARRY((\inst3|altsyncram_component|auto_generated|q_a [17] & ((!\inst4|LessThan0~31_cout ) # (!\inst4|counter [16]))) # (!\inst3|altsyncram_component|auto_generated|q_a [17] & (!\inst4|counter [16] & !\inst4|LessThan0~31_cout 
// )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst4|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~31_cout ),
	.combout(),
	.cout(\inst4|LessThan0~33_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~33 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \inst4|LessThan0~35 (
// Equation(s):
// \inst4|LessThan0~35_cout  = CARRY((\inst4|counter [17] & ((!\inst4|LessThan0~33_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [18]))) # (!\inst4|counter [17] & (!\inst3|altsyncram_component|auto_generated|q_a [18] & !\inst4|LessThan0~33_cout 
// )))

	.dataa(\inst4|counter [17]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~33_cout ),
	.combout(),
	.cout(\inst4|LessThan0~35_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~35 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \inst4|LessThan0~37 (
// Equation(s):
// \inst4|LessThan0~37_cout  = CARRY((\inst4|counter [18] & (\inst3|altsyncram_component|auto_generated|q_a [19] & !\inst4|LessThan0~35_cout )) # (!\inst4|counter [18] & ((\inst3|altsyncram_component|auto_generated|q_a [19]) # (!\inst4|LessThan0~35_cout ))))

	.dataa(\inst4|counter [18]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~35_cout ),
	.combout(),
	.cout(\inst4|LessThan0~37_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~37 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \inst4|LessThan0~39 (
// Equation(s):
// \inst4|LessThan0~39_cout  = CARRY((\inst4|counter [19] & ((!\inst4|LessThan0~37_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [20]))) # (!\inst4|counter [19] & (!\inst3|altsyncram_component|auto_generated|q_a [20] & !\inst4|LessThan0~37_cout 
// )))

	.dataa(\inst4|counter [19]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~37_cout ),
	.combout(),
	.cout(\inst4|LessThan0~39_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~39 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \inst4|LessThan0~41 (
// Equation(s):
// \inst4|LessThan0~41_cout  = CARRY((\inst4|counter [20] & (\inst3|altsyncram_component|auto_generated|q_a [21] & !\inst4|LessThan0~39_cout )) # (!\inst4|counter [20] & ((\inst3|altsyncram_component|auto_generated|q_a [21]) # (!\inst4|LessThan0~39_cout ))))

	.dataa(\inst4|counter [20]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~39_cout ),
	.combout(),
	.cout(\inst4|LessThan0~41_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~41 .lut_mask = 16'h004D;
defparam \inst4|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \inst4|LessThan0~43 (
// Equation(s):
// \inst4|LessThan0~43_cout  = CARRY((\inst4|counter [21] & ((!\inst4|LessThan0~41_cout ) # (!\inst3|altsyncram_component|auto_generated|q_a [22]))) # (!\inst4|counter [21] & (!\inst3|altsyncram_component|auto_generated|q_a [22] & !\inst4|LessThan0~41_cout 
// )))

	.dataa(\inst4|counter [21]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~41_cout ),
	.combout(),
	.cout(\inst4|LessThan0~43_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~43 .lut_mask = 16'h002B;
defparam \inst4|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \inst4|LessThan0~44 (
// Equation(s):
// \inst4|LessThan0~44_combout  = (\inst4|counter [22] & (!\inst4|LessThan0~43_cout  & \inst3|altsyncram_component|auto_generated|q_a [23])) # (!\inst4|counter [22] & ((\inst3|altsyncram_component|auto_generated|q_a [23]) # (!\inst4|LessThan0~43_cout )))

	.dataa(gnd),
	.datab(\inst4|counter [22]),
	.datac(gnd),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.cin(\inst4|LessThan0~43_cout ),
	.combout(\inst4|LessThan0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~44 .lut_mask = 16'h3F03;
defparam \inst4|LessThan0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \inst4|LessThan0 (
// Equation(s):
// \inst4|LessThan0~combout  = LCELL((\inst4|counter [23]) # (!\inst4|LessThan0~44_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|LessThan0~44_combout ),
	.datad(\inst4|counter [23]),
	.cin(gnd),
	.combout(\inst4|LessThan0~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0 .lut_mask = 16'hFF0F;
defparam \inst4|LessThan0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst4|LessThan0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4|LessThan0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|LessThan0~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|LessThan0~clkctrl .clock_type = "global clock";
defparam \inst4|LessThan0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \inst|step~0 (
// Equation(s):
// \inst|step~0_combout  = (!\inst|step [0] & (((!\inst|step [1] & !\inst|step [2])) # (!\inst|step [3])))

	.dataa(\inst|step [3]),
	.datab(\inst|step [1]),
	.datac(\inst|step [2]),
	.datad(\inst|step [0]),
	.cin(gnd),
	.combout(\inst|step~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|step~0 .lut_mask = 16'h0057;
defparam \inst|step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \inst|step[0]~feeder (
// Equation(s):
// \inst|step[0]~feeder_combout  = \inst|step~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|step~0_combout ),
	.cin(gnd),
	.combout(\inst|step[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|step[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|step[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N31
dffeas \inst|step[0] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|step[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|step[0] .is_wysiwyg = "true";
defparam \inst|step[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \inst|step~2 (
// Equation(s):
// \inst|step~2_combout  = (!\inst|step [3] & (\inst|step [0] $ (\inst|step [1])))

	.dataa(\inst|step [0]),
	.datab(\inst|step [3]),
	.datac(gnd),
	.datad(\inst|step [1]),
	.cin(gnd),
	.combout(\inst|step~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|step~2 .lut_mask = 16'h1122;
defparam \inst|step~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \inst|step[1]~feeder (
// Equation(s):
// \inst|step[1]~feeder_combout  = \inst|step~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|step~2_combout ),
	.cin(gnd),
	.combout(\inst|step[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|step[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|step[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \inst|step[1] (
	.clk(\inst4|LessThan0~combout ),
	.d(\inst|step[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|step[1] .is_wysiwyg = "true";
defparam \inst|step[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \inst|step~1 (
// Equation(s):
// \inst|step~1_combout  = (\inst|step [3] & (!\inst|step [1] & (!\inst|step [2] & !\inst|step [0]))) # (!\inst|step [3] & (\inst|step [1] & (\inst|step [2] & \inst|step [0])))

	.dataa(\inst|step [3]),
	.datab(\inst|step [1]),
	.datac(\inst|step [2]),
	.datad(\inst|step [0]),
	.cin(gnd),
	.combout(\inst|step~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|step~1 .lut_mask = 16'h4002;
defparam \inst|step~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \inst|step[3] (
	.clk(\inst4|LessThan0~combout ),
	.d(gnd),
	.asdata(\inst|step~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|step[3] .is_wysiwyg = "true";
defparam \inst|step[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \inst|step~3 (
// Equation(s):
// \inst|step~3_combout  = (!\inst|step [3] & (\inst|step [2] $ (((\inst|step [1] & \inst|step [0])))))

	.dataa(\inst|step [3]),
	.datab(\inst|step [1]),
	.datac(\inst|step [2]),
	.datad(\inst|step [0]),
	.cin(gnd),
	.combout(\inst|step~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|step~3 .lut_mask = 16'h1450;
defparam \inst|step~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \inst|step[2] (
	.clk(\inst4|LessThan0~combout ),
	.d(gnd),
	.asdata(\inst|step~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|step[2] .is_wysiwyg = "true";
defparam \inst|step[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \inst|Equal0 (
// Equation(s):
// \inst|Equal0~combout  = LCELL((!\inst|step [2] & (\inst|step [3] & (\inst|step [0] & !\inst|step [1]))))

	.dataa(\inst|step [2]),
	.datab(\inst|step [3]),
	.datac(\inst|step [0]),
	.datad(\inst|step [1]),
	.cin(gnd),
	.combout(\inst|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0 .lut_mask = 16'h0040;
defparam \inst|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = ((!\inst|step [2] & (!\inst|step [0] & !\inst|step [1]))) # (!\inst|step [3])

	.dataa(\inst|step [2]),
	.datab(\inst|step [3]),
	.datac(\inst|step [0]),
	.datad(\inst|step [1]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'h3337;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \inst|a~0 (
// Equation(s):
// \inst|a~0_combout  = (\inst|Add1~14_combout  & \inst|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~14_combout ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|a~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~0 .lut_mask = 16'hF000;
defparam \inst|a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \cmp~input (
	.i(cmp),
	.ibar(gnd),
	.o(\cmp~input_o ));
// synopsys translate_off
defparam \cmp~input .bus_hold = "false";
defparam \cmp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \inst|a[0]~1 (
// Equation(s):
// \inst|a[0]~1_combout  = (\cmp~input_o ) # ((\inst|step [3] & \inst|step [1]))

	.dataa(gnd),
	.datab(\cmp~input_o ),
	.datac(\inst|step [3]),
	.datad(\inst|step [1]),
	.cin(gnd),
	.combout(\inst|a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a[0]~1 .lut_mask = 16'hFCCC;
defparam \inst|a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \inst|a[0]~2 (
// Equation(s):
// \inst|a[0]~2_combout  = (\inst|a[0]~1_combout ) # ((\inst|step [3] & ((\inst|step [2]) # (\inst|step [0]))))

	.dataa(\inst|a[0]~1_combout ),
	.datab(\inst|step [3]),
	.datac(\inst|step [2]),
	.datad(\inst|step [0]),
	.cin(gnd),
	.combout(\inst|a[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a[0]~2 .lut_mask = 16'hEEEA;
defparam \inst|a[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \inst|a[7] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[7] .is_wysiwyg = "true";
defparam \inst|a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \inst|b~0 (
// Equation(s):
// \inst|b~0_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~14_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~0 .lut_mask = 16'h00AA;
defparam \inst|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \inst|b[7]~1 (
// Equation(s):
// \inst|b[7]~1_combout  = (!\inst|LessThan0~0_combout ) # (!\cmp~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmp~input_o ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|b[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b[7]~1 .lut_mask = 16'h0FFF;
defparam \inst|b[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \inst|b[7] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|b~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[7] .is_wysiwyg = "true";
defparam \inst|b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst|b [7] & ((\inst|a [7] & ((\inst|Add0~13 ) # (GND))) # (!\inst|a [7] & (!\inst|Add0~13 )))) # (!\inst|b [7] & ((\inst|a [7] & (!\inst|Add0~13 )) # (!\inst|a [7] & (\inst|Add0~13  & VCC))))
// \inst|Add0~15  = CARRY((\inst|b [7] & ((\inst|a [7]) # (!\inst|Add0~13 ))) # (!\inst|b [7] & (\inst|a [7] & !\inst|Add0~13 )))

	.dataa(\inst|b [7]),
	.datab(\inst|a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h968E;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \inst|b~2 (
// Equation(s):
// \inst|b~2_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~12_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst|b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~2 .lut_mask = 16'h00AA;
defparam \inst|b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \inst|b[6] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|b~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[6] .is_wysiwyg = "true";
defparam \inst|b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \inst|b~3 (
// Equation(s):
// \inst|b~3_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~10_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst|b~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~3 .lut_mask = 16'h00AA;
defparam \inst|b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \inst|b[5] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|b~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[5] .is_wysiwyg = "true";
defparam \inst|b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|a [5] & ((\inst|b [5] & ((\inst|Add0~9 ) # (GND))) # (!\inst|b [5] & (!\inst|Add0~9 )))) # (!\inst|a [5] & ((\inst|b [5] & (!\inst|Add0~9 )) # (!\inst|b [5] & (\inst|Add0~9  & VCC))))
// \inst|Add0~11  = CARRY((\inst|a [5] & ((\inst|b [5]) # (!\inst|Add0~9 ))) # (!\inst|a [5] & (\inst|b [5] & !\inst|Add0~9 )))

	.dataa(\inst|a [5]),
	.datab(\inst|b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h968E;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \inst|b~4 (
// Equation(s):
// \inst|b~4_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~8_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst|b~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~4 .lut_mask = 16'h00AA;
defparam \inst|b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \inst|b[4] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|b~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[4] .is_wysiwyg = "true";
defparam \inst|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \inst|b~5 (
// Equation(s):
// \inst|b~5_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~6_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|b~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~5 .lut_mask = 16'h00AA;
defparam \inst|b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \inst|b[3] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|b~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[3] .is_wysiwyg = "true";
defparam \inst|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|a [3] & ((\inst|b [3] & ((\inst|Add0~5 ) # (GND))) # (!\inst|b [3] & (!\inst|Add0~5 )))) # (!\inst|a [3] & ((\inst|b [3] & (!\inst|Add0~5 )) # (!\inst|b [3] & (\inst|Add0~5  & VCC))))
// \inst|Add0~7  = CARRY((\inst|a [3] & ((\inst|b [3]) # (!\inst|Add0~5 ))) # (!\inst|a [3] & (\inst|b [3] & !\inst|Add0~5 )))

	.dataa(\inst|a [3]),
	.datab(\inst|b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h968E;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \inst|b~6 (
// Equation(s):
// \inst|b~6_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~4_combout )

	.dataa(gnd),
	.datab(\inst|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|b~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~6 .lut_mask = 16'h00CC;
defparam \inst|b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \inst|b[2] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[2] .is_wysiwyg = "true";
defparam \inst|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \inst|b~7 (
// Equation(s):
// \inst|b~7_combout  = (!\inst|Add1~2_combout  & \inst|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\inst|Add1~2_combout ),
	.datac(gnd),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|b~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~7 .lut_mask = 16'h3300;
defparam \inst|b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \inst|b[1] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|b~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[1] .is_wysiwyg = "true";
defparam \inst|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \inst|a~9 (
// Equation(s):
// \inst|a~9_combout  = (\inst|LessThan0~0_combout  & \inst|Add1~0_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|a~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~9 .lut_mask = 16'hAA00;
defparam \inst|a~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \inst|a[0] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[0] .is_wysiwyg = "true";
defparam \inst|a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|b [1] & ((\inst|a [1] & ((\inst|Add0~1_cout ) # (GND))) # (!\inst|a [1] & (!\inst|Add0~1_cout )))) # (!\inst|b [1] & ((\inst|a [1] & (!\inst|Add0~1_cout )) # (!\inst|a [1] & (\inst|Add0~1_cout  & VCC))))
// \inst|Add0~3  = CARRY((\inst|b [1] & ((\inst|a [1]) # (!\inst|Add0~1_cout ))) # (!\inst|b [1] & (\inst|a [1] & !\inst|Add0~1_cout )))

	.dataa(\inst|b [1]),
	.datab(\inst|a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1_cout ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h968E;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = (\inst|a [0] & (\inst|Add0~2_combout  $ (VCC))) # (!\inst|a [0] & (\inst|Add0~2_combout  & VCC))
// \inst|Add1~1  = CARRY((\inst|a [0] & \inst|Add0~2_combout ))

	.dataa(\inst|a [0]),
	.datab(\inst|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout(\inst|Add1~1 ));
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h6688;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \inst|b~8 (
// Equation(s):
// \inst|b~8_combout  = (\inst|LessThan0~0_combout  & !\inst|Add1~0_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|b~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|b~8 .lut_mask = 16'h00AA;
defparam \inst|b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \inst|b[0] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|b~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|b[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|b[0] .is_wysiwyg = "true";
defparam \inst|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_cout  = CARRY((!\inst|a [0]) # (!\inst|b [0]))

	.dataa(\inst|b [0]),
	.datab(\inst|a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add0~1_cout ));
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h0077;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = ((\inst|a [2] $ (\inst|b [2] $ (!\inst|Add0~3 )))) # (GND)
// \inst|Add0~5  = CARRY((\inst|a [2] & (!\inst|b [2] & !\inst|Add0~3 )) # (!\inst|a [2] & ((!\inst|Add0~3 ) # (!\inst|b [2]))))

	.dataa(\inst|a [2]),
	.datab(\inst|b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h6917;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = (\inst|a [1] & ((\inst|Add0~4_combout  & (\inst|Add1~1  & VCC)) # (!\inst|Add0~4_combout  & (!\inst|Add1~1 )))) # (!\inst|a [1] & ((\inst|Add0~4_combout  & (!\inst|Add1~1 )) # (!\inst|Add0~4_combout  & ((\inst|Add1~1 ) # (GND)))))
// \inst|Add1~3  = CARRY((\inst|a [1] & (!\inst|Add0~4_combout  & !\inst|Add1~1 )) # (!\inst|a [1] & ((!\inst|Add1~1 ) # (!\inst|Add0~4_combout ))))

	.dataa(\inst|a [1]),
	.datab(\inst|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~1 ),
	.combout(\inst|Add1~2_combout ),
	.cout(\inst|Add1~3 ));
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h9617;
defparam \inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \inst|a~8 (
// Equation(s):
// \inst|a~8_combout  = (\inst|Add1~2_combout  & \inst|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\inst|Add1~2_combout ),
	.datac(gnd),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|a~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~8 .lut_mask = 16'hCC00;
defparam \inst|a~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \inst|a[1] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[1] .is_wysiwyg = "true";
defparam \inst|a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = ((\inst|a [2] $ (\inst|Add0~6_combout  $ (!\inst|Add1~3 )))) # (GND)
// \inst|Add1~5  = CARRY((\inst|a [2] & ((\inst|Add0~6_combout ) # (!\inst|Add1~3 ))) # (!\inst|a [2] & (\inst|Add0~6_combout  & !\inst|Add1~3 )))

	.dataa(\inst|a [2]),
	.datab(\inst|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~3 ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'h698E;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \inst|a~7 (
// Equation(s):
// \inst|a~7_combout  = (\inst|LessThan0~0_combout  & \inst|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|LessThan0~0_combout ),
	.datad(\inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|a~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~7 .lut_mask = 16'hF000;
defparam \inst|a~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \inst|a[2] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[2] .is_wysiwyg = "true";
defparam \inst|a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\inst|a [4] $ (\inst|b [4] $ (!\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\inst|a [4] & (!\inst|b [4] & !\inst|Add0~7 )) # (!\inst|a [4] & ((!\inst|Add0~7 ) # (!\inst|b [4]))))

	.dataa(\inst|a [4]),
	.datab(\inst|b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h6917;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst|a [3] & ((\inst|Add0~8_combout  & (\inst|Add1~5  & VCC)) # (!\inst|Add0~8_combout  & (!\inst|Add1~5 )))) # (!\inst|a [3] & ((\inst|Add0~8_combout  & (!\inst|Add1~5 )) # (!\inst|Add0~8_combout  & ((\inst|Add1~5 ) # (GND)))))
// \inst|Add1~7  = CARRY((\inst|a [3] & (!\inst|Add0~8_combout  & !\inst|Add1~5 )) # (!\inst|a [3] & ((!\inst|Add1~5 ) # (!\inst|Add0~8_combout ))))

	.dataa(\inst|a [3]),
	.datab(\inst|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h9617;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \inst|a~6 (
// Equation(s):
// \inst|a~6_combout  = (\inst|LessThan0~0_combout  & \inst|Add1~6_combout )

	.dataa(\inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|a~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~6 .lut_mask = 16'hAA00;
defparam \inst|a~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \inst|a[3] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[3] .is_wysiwyg = "true";
defparam \inst|a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = ((\inst|Add0~10_combout  $ (\inst|a [4] $ (!\inst|Add1~7 )))) # (GND)
// \inst|Add1~9  = CARRY((\inst|Add0~10_combout  & ((\inst|a [4]) # (!\inst|Add1~7 ))) # (!\inst|Add0~10_combout  & (\inst|a [4] & !\inst|Add1~7 )))

	.dataa(\inst|Add0~10_combout ),
	.datab(\inst|a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'h698E;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \inst|a~5 (
// Equation(s):
// \inst|a~5_combout  = (\inst|Add1~8_combout  & \inst|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\inst|Add1~8_combout ),
	.datac(gnd),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|a~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~5 .lut_mask = 16'hCC00;
defparam \inst|a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \inst|a[4] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[4] .is_wysiwyg = "true";
defparam \inst|a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = ((\inst|a [6] $ (\inst|b [6] $ (!\inst|Add0~11 )))) # (GND)
// \inst|Add0~13  = CARRY((\inst|a [6] & (!\inst|b [6] & !\inst|Add0~11 )) # (!\inst|a [6] & ((!\inst|Add0~11 ) # (!\inst|b [6]))))

	.dataa(\inst|a [6]),
	.datab(\inst|b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'h6917;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|a [5] & ((\inst|Add0~12_combout  & (\inst|Add1~9  & VCC)) # (!\inst|Add0~12_combout  & (!\inst|Add1~9 )))) # (!\inst|a [5] & ((\inst|Add0~12_combout  & (!\inst|Add1~9 )) # (!\inst|Add0~12_combout  & ((\inst|Add1~9 ) # 
// (GND)))))
// \inst|Add1~11  = CARRY((\inst|a [5] & (!\inst|Add0~12_combout  & !\inst|Add1~9 )) # (!\inst|a [5] & ((!\inst|Add1~9 ) # (!\inst|Add0~12_combout ))))

	.dataa(\inst|a [5]),
	.datab(\inst|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h9617;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \inst|a~4 (
// Equation(s):
// \inst|a~4_combout  = (\inst|Add1~10_combout  & \inst|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~10_combout ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|a~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~4 .lut_mask = 16'hF000;
defparam \inst|a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \inst|a[5] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[5] .is_wysiwyg = "true";
defparam \inst|a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = ((\inst|a [6] $ (\inst|Add0~14_combout  $ (!\inst|Add1~11 )))) # (GND)
// \inst|Add1~13  = CARRY((\inst|a [6] & ((\inst|Add0~14_combout ) # (!\inst|Add1~11 ))) # (!\inst|a [6] & (\inst|Add0~14_combout  & !\inst|Add1~11 )))

	.dataa(\inst|a [6]),
	.datab(\inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h698E;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \inst|a~3 (
// Equation(s):
// \inst|a~3_combout  = (\inst|Add1~12_combout  & \inst|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~12_combout ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|a~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|a~3 .lut_mask = 16'hF000;
defparam \inst|a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \inst|a[6] (
	.clk(\inst4|LessThan0~clkctrl_outclk ),
	.d(\inst|a~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|a[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|a[6] .is_wysiwyg = "true";
defparam \inst|a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = \inst|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'hF0F0;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = \inst|a [7] $ (\inst|Add1~13  $ (\inst|Add0~16_combout ))

	.dataa(gnd),
	.datab(\inst|a [7]),
	.datac(gnd),
	.datad(\inst|Add0~16_combout ),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'hC33C;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|Equal0~clkctrl .clock_type = "global clock";
defparam \inst|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \inst5|out[7] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[7] .is_wysiwyg = "true";
defparam \inst5|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \inst5|out[6] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[6] .is_wysiwyg = "true";
defparam \inst5|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \inst5|out[5]~feeder (
// Equation(s):
// \inst5|out[5]~feeder_combout  = \inst|Add1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|out[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \inst5|out[5] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(\inst5|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[5] .is_wysiwyg = "true";
defparam \inst5|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \inst5|out[4]~feeder (
// Equation(s):
// \inst5|out[4]~feeder_combout  = \inst|Add1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst5|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|out[4]~feeder .lut_mask = 16'hFF00;
defparam \inst5|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \inst5|out[4] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(\inst5|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[4] .is_wysiwyg = "true";
defparam \inst5|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \inst5|out[3] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[3] .is_wysiwyg = "true";
defparam \inst5|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \inst5|out[2] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[2] .is_wysiwyg = "true";
defparam \inst5|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \inst5|out[1] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[1] .is_wysiwyg = "true";
defparam \inst5|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \inst5|out[0] (
	.clk(\inst|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out[0] .is_wysiwyg = "true";
defparam \inst5|out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \freq_selector[7]~input (
	.i(freq_selector[7]),
	.ibar(gnd),
	.o(\freq_selector[7]~input_o ));
// synopsys translate_off
defparam \freq_selector[7]~input .bus_hold = "false";
defparam \freq_selector[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \freq_selector[6]~input (
	.i(freq_selector[6]),
	.ibar(gnd),
	.o(\freq_selector[6]~input_o ));
// synopsys translate_off
defparam \freq_selector[6]~input .bus_hold = "false";
defparam \freq_selector[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \freq_selector[5]~input (
	.i(freq_selector[5]),
	.ibar(gnd),
	.o(\freq_selector[5]~input_o ));
// synopsys translate_off
defparam \freq_selector[5]~input .bus_hold = "false";
defparam \freq_selector[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N15
cycloneive_io_ibuf \freq_selector[4]~input (
	.i(freq_selector[4]),
	.ibar(gnd),
	.o(\freq_selector[4]~input_o ));
// synopsys translate_off
defparam \freq_selector[4]~input .bus_hold = "false";
defparam \freq_selector[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \freq_selector[3]~input (
	.i(freq_selector[3]),
	.ibar(gnd),
	.o(\freq_selector[3]~input_o ));
// synopsys translate_off
defparam \freq_selector[3]~input .bus_hold = "false";
defparam \freq_selector[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \freq_selector[2]~input (
	.i(freq_selector[2]),
	.ibar(gnd),
	.o(\freq_selector[2]~input_o ));
// synopsys translate_off
defparam \freq_selector[2]~input .bus_hold = "false";
defparam \freq_selector[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \freq_selector[1]~input (
	.i(freq_selector[1]),
	.ibar(gnd),
	.o(\freq_selector[1]~input_o ));
// synopsys translate_off
defparam \freq_selector[1]~input .bus_hold = "false";
defparam \freq_selector[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \freq_selector[0]~input (
	.i(freq_selector[0]),
	.ibar(gnd),
	.o(\freq_selector[0]~input_o ));
// synopsys translate_off
defparam \freq_selector[0]~input .bus_hold = "false";
defparam \freq_selector[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign eoc = \eoc~output_o ;

assign clk_out = \clk_out~output_o ;

assign feedback_out[7] = \feedback_out[7]~output_o ;

assign feedback_out[6] = \feedback_out[6]~output_o ;

assign feedback_out[5] = \feedback_out[5]~output_o ;

assign feedback_out[4] = \feedback_out[4]~output_o ;

assign feedback_out[3] = \feedback_out[3]~output_o ;

assign feedback_out[2] = \feedback_out[2]~output_o ;

assign feedback_out[1] = \feedback_out[1]~output_o ;

assign feedback_out[0] = \feedback_out[0]~output_o ;

assign out[7] = \out[7]~output_o ;

assign out[6] = \out[6]~output_o ;

assign out[5] = \out[5]~output_o ;

assign out[4] = \out[4]~output_o ;

assign out[3] = \out[3]~output_o ;

assign out[2] = \out[2]~output_o ;

assign out[1] = \out[1]~output_o ;

assign out[0] = \out[0]~output_o ;

assign period[23] = \period[23]~output_o ;

assign period[22] = \period[22]~output_o ;

assign period[21] = \period[21]~output_o ;

assign period[20] = \period[20]~output_o ;

assign period[19] = \period[19]~output_o ;

assign period[18] = \period[18]~output_o ;

assign period[17] = \period[17]~output_o ;

assign period[16] = \period[16]~output_o ;

assign period[15] = \period[15]~output_o ;

assign period[14] = \period[14]~output_o ;

assign period[13] = \period[13]~output_o ;

assign period[12] = \period[12]~output_o ;

assign period[11] = \period[11]~output_o ;

assign period[10] = \period[10]~output_o ;

assign period[9] = \period[9]~output_o ;

assign period[8] = \period[8]~output_o ;

assign period[7] = \period[7]~output_o ;

assign period[6] = \period[6]~output_o ;

assign period[5] = \period[5]~output_o ;

assign period[4] = \period[4]~output_o ;

assign period[3] = \period[3]~output_o ;

assign period[2] = \period[2]~output_o ;

assign period[1] = \period[1]~output_o ;

assign period[0] = \period[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
