//! \cond INTERNAL
/*! \file
 *  \brief   Active Matrix API Implementation.
 *  \ingroup xmtrx
 *
 *  This file contains the low-level SH4 implementation of the XMTRX API.
 *
 *  \author 2025, 2026 Falco Girgis
 *  \author 2025 Twada
 *  \author 2026 TapamN
 *
 *  \copyright MIT License
 */
#ifndef SHZ_XMTRX_SH4_INL_H
#define SHZ_XMTRX_SH4_INL_H

#include <assert.h>

#define SHZ_FRCHG() asm volatile("frchg")

void shz_xmtrx_load_apply_store_4x4_sh4(shz_mat4x4_t* out, const shz_mat4x4_t* mat1, const shz_mat4x4_t* mat2);
void shz_xmtrx_load_apply_store_3x4_sh4(shz_mat3x4_t* out, const shz_mat3x4_t* mat1, const shz_mat3x4_t* mat2);
void shz_xmtrx_load_apply_store_3x3_sh4(shz_mat3x3_t* out, const shz_mat3x3_t* mat1, const shz_mat3x3_t* mat2);

SHZ_INLINE float shz_xmtrx_read_sh4(shz_xmtrx_reg_t xf) SHZ_NOEXCEPT {
#define FP_REG_BACK_TO_FRONT_(reg)    \
    asm volatile(                     \
        "\n\tfrchg"                   \
        "\n\tflds    fr"#reg", fpul"  \
        "\n\tfrchg"                   \
        "\n\tfsts    fpul, %0"        \
    : "=f"(value) : : "fpul")

    float value = 0.0f;
    switch(xf) {
    case SHZ_XMTRX_XF0:  FP_REG_BACK_TO_FRONT_( 0); break;
    case SHZ_XMTRX_XF1:  FP_REG_BACK_TO_FRONT_( 1); break;
    case SHZ_XMTRX_XF2:  FP_REG_BACK_TO_FRONT_( 2); break;
    case SHZ_XMTRX_XF3:  FP_REG_BACK_TO_FRONT_( 3); break;
    case SHZ_XMTRX_XF4:  FP_REG_BACK_TO_FRONT_( 4); break;
    case SHZ_XMTRX_XF5:  FP_REG_BACK_TO_FRONT_( 5); break;
    case SHZ_XMTRX_XF6:  FP_REG_BACK_TO_FRONT_( 6); break;
    case SHZ_XMTRX_XF7:  FP_REG_BACK_TO_FRONT_( 7); break;
    case SHZ_XMTRX_XF8:  FP_REG_BACK_TO_FRONT_( 8); break;
    case SHZ_XMTRX_XF9:  FP_REG_BACK_TO_FRONT_( 9); break;
    case SHZ_XMTRX_XF10: FP_REG_BACK_TO_FRONT_(10); break;
    case SHZ_XMTRX_XF11: FP_REG_BACK_TO_FRONT_(11); break;
    case SHZ_XMTRX_XF12: FP_REG_BACK_TO_FRONT_(12); break;
    case SHZ_XMTRX_XF13: FP_REG_BACK_TO_FRONT_(13); break;
    case SHZ_XMTRX_XF14: FP_REG_BACK_TO_FRONT_(14); break;
    case SHZ_XMTRX_XF15: FP_REG_BACK_TO_FRONT_(15); break;
    }
    return value;

#undef FP_REG_BACK_TO_FRONT_
}

SHZ_INLINE void shz_xmtrx_write_sh4(shz_xmtrx_reg_t xf, float value) SHZ_NOEXCEPT {
#define FP_REG_FRONT_TO_BACK_(reg)    \
    asm volatile(                     \
        "\n\tflds   %0, fpul"         \
        "\n\tfrchg"                   \
        "\n\tfsts   fpul, fr"#reg     \
        "\n\tfrchg"                   \
    : : "f" (value) : "fpul")

    switch(xf) {
    case SHZ_XMTRX_XF0:  FP_REG_FRONT_TO_BACK_( 0); break;
    case SHZ_XMTRX_XF1:  FP_REG_FRONT_TO_BACK_( 1); break;
    case SHZ_XMTRX_XF2:  FP_REG_FRONT_TO_BACK_( 2); break;
    case SHZ_XMTRX_XF3:  FP_REG_FRONT_TO_BACK_( 3); break;
    case SHZ_XMTRX_XF4:  FP_REG_FRONT_TO_BACK_( 4); break;
    case SHZ_XMTRX_XF5:  FP_REG_FRONT_TO_BACK_( 5); break;
    case SHZ_XMTRX_XF6:  FP_REG_FRONT_TO_BACK_( 6); break;
    case SHZ_XMTRX_XF7:  FP_REG_FRONT_TO_BACK_( 7); break;
    case SHZ_XMTRX_XF8:  FP_REG_FRONT_TO_BACK_( 8); break;
    case SHZ_XMTRX_XF9:  FP_REG_FRONT_TO_BACK_( 9); break;
    case SHZ_XMTRX_XF10: FP_REG_FRONT_TO_BACK_(10); break;
    case SHZ_XMTRX_XF11: FP_REG_FRONT_TO_BACK_(11); break;
    case SHZ_XMTRX_XF12: FP_REG_FRONT_TO_BACK_(12); break;
    case SHZ_XMTRX_XF13: FP_REG_FRONT_TO_BACK_(13); break;
    case SHZ_XMTRX_XF14: FP_REG_FRONT_TO_BACK_(14); break;
    case SHZ_XMTRX_XF15: FP_REG_FRONT_TO_BACK_(15); break;
    }

#undef FP_REG_FRONT_TO_BACK_
}

SHZ_INLINE shz_vec4_t shz_xmtrx_read_row_sh4(unsigned int index) SHZ_NOEXCEPT {
    assert(index < 4);

    shz_vec4_t value;

    SHZ_FRCHG();
    switch(index) {
    case 0:
        asm volatile(R"(
            fmov.s  fr0,  @%[x]
            fmov.s  fr4,  @%[y]
            fmov.s  fr8,  @%[z]
            fmov.s  fr12, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    case 1:
        asm volatile(R"(
            fmov.s  fr1,  @%[x]
            fmov.s  fr5,  @%[y]
            fmov.s  fr9,  @%[z]
            fmov.s  fr13, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    case 2:
        asm volatile(R"(
            fmov.s  fr2,  @%[x]
            fmov.s  fr6,  @%[y]
            fmov.s  fr10, @%[z]
            fmov.s  fr14, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    case 3:
        asm volatile(R"(
            fmov.s  fr3,  @%[x]
            fmov.s  fr7,  @%[y]
            fmov.s  fr11, @%[z]
            fmov.s  fr15, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    }
    SHZ_FRCHG();

    return value;
}

SHZ_INLINE void shz_xmtrx_write_row_sh4(unsigned int index, shz_vec4_t value) SHZ_NOEXCEPT {
    assert(index < 4);

    SHZ_FRCHG();
    switch(index) {
    case 0:
        asm volatile(R"(
            fmov.s  @%[x], fr0
            fmov.s  @%[y], fr4
            fmov.s  @%[z], fr8
            fmov.s  @%[w], fr12
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    case 1:
        asm volatile(R"(
            fmov.s  @%[x], fr1
            fmov.s  @%[y], fr5
            fmov.s  @%[z], fr9
            fmov.s  @%[w], fr13
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    case 2:
        asm volatile(R"(
            fmov.s  @%[x], fr2
            fmov.s  @%[y], fr6
            fmov.s  @%[z], fr10
            fmov.s  @%[w], fr14
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    case 3:
        asm volatile(R"(
            fmov.s  @%[x], fr3
            fmov.s  @%[y], fr7
            fmov.s  @%[z], fr11
            fmov.s  @%[w], fr15
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    }
    SHZ_FRCHG();
}

SHZ_INLINE shz_vec4_t shz_xmtrx_read_col_sh4(unsigned int index) SHZ_NOEXCEPT {
    assert(index < 4);

    shz_vec4_t value;

    SHZ_FRCHG();
    switch(index) {
    case 0:
        asm volatile(R"(
            fmov.s  fr0, @%[x]
            fmov.s  fr1, @%[y]
            fmov.s  fr2, @%[z]
            fmov.s  fr3, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    case 1:
        asm volatile(R"(
            fmov.s  fr4, @%[x]
            fmov.s  fr5, @%[y]
            fmov.s  fr6, @%[z]
            fmov.s  fr7, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    case 2:
        asm volatile(R"(
            fmov.s  fr8,  @%[x]
            fmov.s  fr9,  @%[y]
            fmov.s  fr10, @%[z]
            fmov.s  fr11, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    case 3:
        asm volatile(R"(
            fmov.s  fr12, @%[x]
            fmov.s  fr13, @%[y]
            fmov.s  fr14, @%[z]
            fmov.s  fr15, @%[w]
        )"
        : "=m" (value.x), "=m" (value.y),
          "=m" (value.z), "=m" (value.w)
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w));
        break;
    }
    SHZ_FRCHG();

    return value;
}

SHZ_INLINE void shz_xmtrx_write_col_sh4(unsigned int index, shz_vec4_t value) SHZ_NOEXCEPT {
    assert(index < 4);

    SHZ_FRCHG();
    switch(index) {
    case 0:
        asm volatile(R"(
            fmov.s  @%[x], fr0
            fmov.s  @%[y], fr1
            fmov.s  @%[z], fr2
            fmov.s  @%[w], fr3
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    case 1:
        asm volatile(R"(
            fmov.s  @%[x], fr4
            fmov.s  @%[y], fr5
            fmov.s  @%[z], fr6
            fmov.s  @%[w], fr7
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    case 2:
        asm volatile(R"(
            fmov.s  @%[x], fr8
            fmov.s  @%[y], fr9
            fmov.s  @%[z], fr10
            fmov.s  @%[w], fr11
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    case 3:
        asm volatile(R"(
            fmov.s  @%[x], fr12
            fmov.s  @%[y], fr13
            fmov.s  @%[z], fr14
            fmov.s  @%[w], fr15
        )"
        :
        : [x] "r" (&value.x), [y] "r" (&value.y),
          [z] "r" (&value.z), [w] "r" (&value.w),
          "m" (value));
        break;
    }
    SHZ_FRCHG();
}

SHZ_INLINE void shz_xmtrx_load_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg
        fmov.d  @%[mtx]+, xd0
        add     #24, %[mtx]
        pref    @%[mtx]
        add     #-24, %[mtx]
        fmov.d  @%[mtx]+, xd2
        fmov.d  @%[mtx]+, xd4
        fmov.d  @%[mtx]+, xd6
        fmov.d  @%[mtx]+, xd8
        fmov.d  @%[mtx]+, xd10
        fmov.d  @%[mtx]+, xd12
        fmov.d  @%[mtx]+, xd14
        fschg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_load_wxyz_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%[mtx]
        fschg

        add     #48, %[mtx]
        fmov.d  @%[mtx]+, xd0
        fmov.d  @%[mtx]+, xd2
        add     #-64, %[mtx]

        fmov.d  @%[mtx]+, xd4
        fmov.d  @%[mtx]+, xd6
        fmov.d  @%[mtx]+, xd8
        fmov.d  @%[mtx]+, xd10
        fmov.d  @%[mtx]+, xd12
        fmov.d  @%[mtx]+, xd14

        fschg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_load_aligned4_4x4_sh4(const float matrix[16]) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fmov.s  @%[mtx]+, fr0
        add     #28, %[mtx]
        pref    @%[mtx]
        add     #-28, %[mtx]
        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr3
        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr7
        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr9
        fmov.s  @%[mtx]+, fr10
        fmov.s  @%[mtx]+, fr11
        fmov.s  @%[mtx]+, fr12
        fmov.s  @%[mtx]+, fr13
        fmov.s  @%[mtx]+, fr14
        fmov.s  @%[mtx]+, fr15
        frchg
    )"
    : [mtx] "+r" (matrix)
    :  "m" (*((const float (*)[16])matrix)));
}

SHZ_INLINE void shz_xmtrx_load_cols_4x4_sh4(const shz_vec4_t* c1,
                                            const shz_vec4_t* c2,
                                            const shz_vec4_t* c3,
                                            const shz_vec4_t* c4) SHZ_NOEXCEPT {
    asm volatile (R"(
        frchg

        fmov.s  @%0+, fr0
        pref    @%1
        fmov.s  @%0+, fr1
        fmov.s  @%0+, fr2
        fmov.s  @%0,  fr3

        pref    @%2
        fmov.s  @%1+, fr4
        fmov.s  @%1+, fr5
        fmov.s  @%1+, fr6
        fmov.s  @%1,  fr7

        pref    @%3
        fmov.s  @%2+, fr8
        fmov.s  @%2+, fr9
        fmov.s  @%2+, fr10
        fmov.s  @%2,  fr11

        fmov.s  @%3+, fr12
        fmov.s  @%3+, fr13
        fmov.s  @%3+, fr14
        fmov.s  @%3,  fr15

        frchg
    )"
    : "+&r" (c1), "+&r" (c2), "+&r" (c3), "+&r" (c4)
    : "m" (*c1), "m" (*c2), "m" (*c3), "m" (*c4));
}

SHZ_INLINE void shz_xmtrx_load_rows_4x4_sh4(const shz_vec4_t* r1,
                                            const shz_vec4_t* r2,
                                            const shz_vec4_t* r3,
                                            const shz_vec4_t* r4) SHZ_NOEXCEPT {
    asm volatile (R"(
        frchg

        fmov.s  @%0+, fr0
        pref    @%1
        fmov.s  @%0+, fr4
        fmov.s  @%0+, fr8
        fmov.s  @%0,  fr12

        pref    @%2
        fmov.s  @%1+, fr1
        fmov.s  @%1+, fr5
        fmov.s  @%1+, fr9
        fmov.s  @%1,  fr13

        pref    @%3
        fmov.s  @%2+, fr2
        fmov.s  @%2+, fr6
        fmov.s  @%2+, fr10
        fmov.s  @%2,  fr14

        fmov.s  @%3+, fr3
        fmov.s  @%3+, fr7
        fmov.s  @%3+, fr11
        fmov.s  @%3,  fr15

        frchg
    )"
    : "+&r" (r1), "+&r" (r2), "+&r" (r3), "+&r" (r4)
    : "m" (*r1), "m" (*r2), "m" (*r3), "m" (*r4));
}

SHZ_INLINE void shz_xmtrx_load_transpose_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg

        fmov.s  @%[mtx]+, fr0
        add     #28, %[mtx]
        pref    @%[mtx]
        add     #-28, %[mtx]

        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr12

        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr9
        fmov.s  @%[mtx]+, fr13

        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr10
        fmov.s  @%[mtx]+, fr14

        fmov.s  @%[mtx]+, fr3
        fmov.s  @%[mtx]+, fr7
        fmov.s  @%[mtx]+, fr11
        fmov.s  @%[mtx]+, fr15

        frchg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_load_apply_4x4_sh4(const shz_mat4x4_t* matrix1,
                                             const shz_mat4x4_t* matrix2) SHZ_NOEXCEPT {
    asm volatile (R"(
        fschg

        fmov.d  @%[m1]+, xd0
        add     #24, %[m1]
        pref    @%[m1]
        add     #-24, %[m1]
        fmov.d  @%[m1]+, xd2
        fmov.d  @%[m1]+, xd4
        fmov.d  @%[m1]+, xd6
        pref    @%[m2]
        fmov.d  @%[m1]+, xd8

        fmov.d  @%[m1]+, xd10
        fmov.d  @%[m1]+, xd12
        fmov.d  @%[m1]+, xd14
        add     #32, %[m2]
        pref    @%[m2]
        add     #-32, %[m2]
        fmov.d  @%[m2]+, dr0
        fmov.d  @%[m2]+, dr2
        fmov.d  @%[m2]+, dr4
        ftrv    xmtrx, fv0

        fmov.d  @%[m2]+, dr6
        fmov.d  @%[m2]+, dr8
        ftrv    xmtrx, fv4

        fmov.d  @%[m2]+, dr10
        fmov.d  @%[m2]+, dr12
        ftrv    xmtrx, fv8

        fmov.d  @%[m2]+, dr14
        fschg
        ftrv    xmtrx, fv12
        frchg
    )"
    : [m1] "+r" (matrix1), [m2] "+r" (matrix2)
    : "m" (*matrix1), "m" (*matrix2)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_load_apply_3x4_sh4(const shz_mat3x4_t* matrix1,
                                             const shz_mat3x4_t* matrix2) SHZ_NOEXCEPT {
    uintptr_t scratch;

    asm volatile(R"(
        mov     #0, %[s]
        pref    @%[l]
        lds     %[s], fpul
        mov     %[l], %[s]
        fldi1   fr15
        add     #32, %[s]
        fldi0   fr11
        float   fpul, fr7
        fldi0   fr3

        frchg
        fldi1   fr15
        float   fpul, fr11
        fldi0   fr7
        float   fpul, fr3

        fmov.s  @%[l]+, fr0
        pref    @%[s]
        fmov.s  @%[l]+, fr1
        fmov.s  @%[l]+, fr2

        fmov.s  @%[l]+, fr4
        fmov.s  @%[l]+, fr5
        fmov.s  @%[l]+, fr6

        fmov.s  @%[l]+, fr8
        pref    @%[r]
        fmov.s  @%[l]+, fr9
        fmov.s  @%[l]+, fr10
        mov     %[r], %[s]

        fmov.s  @%[l]+, fr12
        add     #32, %[s]
        fmov.s  @%[l]+, fr13
        fmov.s  @%[l]+, fr14
        frchg

        fmov.s  @%[r]+, fr0
        pref    @%[s]
        fmov.s  @%[r]+, fr1
        fmov.s  @%[r]+, fr2
        fmov.s  @%[r]+, fr4
        ftrv    xmtrx, fv0

        fmov.s  @%[r]+, fr5
        fmov.s  @%[r]+, fr6
        fmov.s  @%[r]+, fr8
        ftrv    xmtrx, fv4

        fmov.s  @%[r]+, fr9
        fmov.s  @%[r]+, fr10
        fmov.s  @%[r]+, fr12
        fmov.s  @%[r]+, fr13
        fmov.s  @%[r]+, fr14
        ftrv    xmtrx, fv8

        ftrv    xmtrx, fv12
        frchg
    )"
    : [l] "+&r" (matrix1), [r] "+&r" (matrix2), [s] "=&r" (scratch)
    : "m" (*matrix1), "m" (*matrix2)
    : "fpul", "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_FORCE_INLINE void shz_xmtrx_apply_aligned4_4x4_sh4(const float matrix[16]) SHZ_NOEXCEPT {
    uintptr_t scratch;

    asm volatile(R"(
        pref    @%[mtx]
        mov     %[mtx], %[scr]

        add     #32, %[scr]
        pref    @%[scr]

        fmov.s  @%[mtx]+, fr0
        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr3
        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr5
        ftrv    xmtrx, fv0

        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr7
        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr9
        ftrv    xmtrx, fv4

        fmov.s  @%[mtx]+, fr10
        fmov.s  @%[mtx]+, fr11
        fmov.s  @%[mtx]+, fr12
        fmov.s  @%[mtx]+, fr13
        fmov.s  @%[mtx]+, fr14
        fmov.s  @%[mtx]+, fr15
        ftrv    xmtrx, fv8

        ftrv    xmtrx, fv12

        frchg
    )"
    : [mtx] "+&r" (matrix), [scr] "=r" (scratch)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_store_4x4_sh4(shz_mat4x4_t* out,
                                              const shz_mat4x4_t* in) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg

        fmov.d  @%[in]+, dr0
        add     #24, %[in]
        pref    @%[in]
        add     #-24, %[in]
        fmov.d  @%[in]+, dr2
        fmov.d  @%[in]+, dr4
        ftrv    xmtrx, fv0

        fmov.d  @%[in]+, dr6
        pref    @%[out]
        add     #16, %[out]
        fmov.d  @%[in]+, dr8
        fmov.d  @%[in]+, dr10
        ftrv    xmtrx, fv4

        fmov.d  dr2, @-%[out]
        fmov.d  dr0, @-%[out]
        add     #32, %[out]
        ftrv    xmtrx, fv8
        pref    @%[out]

        fmov.d  @%[in]+, dr0
        fmov.d  @%[in]+, dr2
        fmov.d  dr6, @-%[out]
        ftrv    xmtrx, fv0

        fmov.d  dr4, @-%[out]
        add     #32, %[out]
        fmov.d  dr10, @-%[out]
        fmov.d  dr8, @-%[out]

        add     #32, %[out]
        fmov.d  dr2, @-%[out]
        fmov.d  dr0, @-%[out]

        fschg
    )"
    : [out] "+r" (out), [in] "+r" (in), "=m" (*out)
    : "m" (*in)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5",
      "fr6", "fr7", "fr8", "fr9", "fr10", "fr11");
}

SHZ_INLINE void shz_xmtrx_apply_store_aligned4_4x4_sh4(float out[16],
                                                       const float in[16]) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[in]+, fr0
        add     #28, %[in]
        pref    @%[in]
        add     #-28, %[in]
        fmov.s  @%[in]+, fr1
        fmov.s  @%[in]+, fr2
        fmov.s  @%[in]+, fr3
        fmov.s  @%[in]+, fr4
        fmov.s  @%[in]+, fr5
        ftrv    xmtrx, fv0

        fmov.s  @%[in]+, fr6
        fmov.s  @%[in]+, fr7
        pref    @%[out]
        add     #16, %[out]
        fmov.s  @%[in]+, fr8
        fmov.s  @%[in]+, fr9
        ftrv    xmtrx, fv4

        fmov.s  @%[in]+, fr10
        fmov.s  @%[in]+, fr11
        fmov.s  fr3, @-%[out]
        fmov.s  fr2, @-%[out]
        fmov.s  fr1, @-%[out]
        fmov.s  fr0, @-%[out]
        add     #32, %[out]
        ftrv    xmtrx, fv8
        pref    @%[out]

        fmov.s  @%[in]+, fr0
        fmov.s  @%[in]+, fr1
        fmov.s  @%[in]+, fr2
        fmov.s  @%[in]+, fr3
        fmov.s  fr7, @-%[out]
        fmov.s  fr6, @-%[out]
        ftrv    xmtrx, fv0

        fmov.s  fr5, @-%[out]
        fmov.s  fr4, @-%[out]
        add     #32, %[out]
        fmov.s  fr11, @-%[out]
        fmov.s  fr10, @-%[out]
        fmov.s  fr9, @-%[out]
        fmov.s  fr8, @-%[out]

        add     #32, %[out]
        fmov.s  fr3, @-%[out]
        fmov.s  fr2, @-%[out]
        fmov.s  fr1, @-%[out]
        fmov.s  fr0, @-%[out]
    )"
    : [out] "+r" (out), [in] "+r" (in), "=m" (*((float (*)[16])out))
    : "m" (*((const float (*)[16])in))
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5",
      "fr6", "fr7", "fr8", "fr9", "fr10", "fr11");
}

SHZ_INLINE void shz_xmtrx_load_3x4_sh4(const shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg

        fmov.s    @%[mat]+, fr0
        add       #28, %[mat]
        pref      @%[mat]
        add       #-28, %[mat]
        fldi1     fr15
        fldi0     fr11
        fldi0     fr3
        fldi0     fr7

        fmov.s    @%[mat]+, fr1
        fmov.s    @%[mat]+, fr2

        fmov.s    @%[mat]+, fr4
        fmov.s    @%[mat]+, fr5
        fmov.s    @%[mat]+, fr6

        fmov.s    @%[mat]+, fr8
        fmov.s    @%[mat]+, fr9
        fmov.s    @%[mat]+, fr10

        fmov.s    @%[mat]+, fr12
        fmov.s    @%[mat]+, fr13
        fmov.s    @%[mat]+, fr14

        frchg
    )"
    : [mat] "+&r" (mat)
    : "m" (*mat));
}

SHZ_INLINE void shz_xmtrx_load_transpose_3x4_sh4(const shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg

        fmov.s    @%[mat]+, fr0
        add       #28, %[mat]
        pref      @%[mat]
        add       #-28, %[mat]
        fldi1     fr15
        fldi0     fr11
        fldi0     fr3
        fldi0     fr7

        fmov.s    @%[mat]+, fr4
        fmov.s    @%[mat]+, fr8
        fmov.s    @%[mat]+, fr12

        fmov.s    @%[mat]+, fr1
        fmov.s    @%[mat]+, fr5
        fmov.s    @%[mat]+, fr9
        fmov.s    @%[mat]+, fr13

        fmov.s    @%[mat]+, fr2
        fmov.s    @%[mat]+, fr6
        fmov.s    @%[mat]+, fr10
        fmov.s    @%[mat]+, fr14

        frchg
    )"
    : [mat] "+&r" (mat)
    : "m" (*mat));
}

SHZ_INLINE void shz_xmtrx_load_cols_4x3_sh4(const shz_vec4_t* c1,
                                            const shz_vec4_t* c2,
                                            const shz_vec4_t* c3) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%0
        frchg

        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fldi1   fr15

        pref    @%1
        fmov.s  @%0+, fr0
        fmov.s  @%0+, fr1
        fmov.s  @%0+, fr2
        fmov.s  @%0,  fr3

        pref    @%2
        fmov.s  @%1+, fr4
        fmov.s  @%1+, fr5
        fmov.s  @%1+, fr6
        fmov.s  @%1,  fr7

        fmov.s  @%2+, fr8
        fmov.s  @%2+, fr9
        fmov.s  @%2+, fr10
        fmov.s  @%2,  fr11

        frchg
    )"
    : "+&r"(c1), "+&r"(c2), "+&r"(c3)
    : "m" (*c1), "m" (*c2), "m" (*c3));
}

SHZ_INLINE void shz_xmtrx_load_rows_3x4_sh4(const shz_vec4_t* r1,
                                            const shz_vec4_t* r2,
                                            const shz_vec4_t* r3) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%0
        frchg

        fldi0   fr3
        fldi0   fr7
        fldi0   fr11
        fldi1   fr15

        fmov.s  @%2+, fr2
        fmov.s  @%2+, fr6
        pref    @%1
        fmov.s  @%0+, fr0
        fmov.s  @%0+, fr4
        fmov.s  @%0+, fr8
        fmov.s  @%0+, fr12

        fmov.s  @%2+, fr10
        fmov.s  @%2+, fr14
        pref    @%2
        fmov.s  @%1+, fr1
        fmov.s  @%1+, fr5
        fmov.s  @%1+, fr9
        fmov.s  @%1+, fr13


        frchg
    )"
    : "+&r" (r1), "+&r" (r2), "+&r" (r3)
    : "m" (*r1), "m" (*r2), "m" (*r3));
}

SHZ_INLINE void shz_xmtrx_load_cols_3x4_sh4(const shz_vec3_t* c1,
                                            const shz_vec3_t* c2,
                                            const shz_vec3_t* c3,
                                            const shz_vec3_t* c4) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%0
        frchg
        fldi0   fr3
        fldi0   fr7

        fmov.s  @%0+, fr0
        fmov.s  @%0+, fr1
        fmov.s  @%0+, fr2

        fmov.s  @%1+, fr4
        pref    @%2
        fldi0   fr11
        fldi1   fr15
        fmov.s  @%1+, fr5
        fmov.s  @%1+, fr6

        fmov.s  @%2+, fr8
        fmov.s  @%2+, fr9
        fmov.s  @%2+, fr10

        fmov.s  @%3+, fr12
        fmov.s  @%3+, fr13
        fmov.s  @%3+, fr14

        frchg
    )"
    : "+r" (c1), "+r" (c2), "+r" (c3), "+r" (c4)
    : "m" (*c1), "m" (*c2), "m" (*c3), "m" (*c4));
}

SHZ_INLINE void shz_xmtrx_load_3x3_sh4(const shz_mat3x3_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg

        fmov.s  @%[mat]+, fr0
        fldi0   fr3
        fmov.s  @%[mat]+, fr1
        fldi0   fr12
        fmov.s  @%[mat]+, fr2

        fmov.s  @%[mat]+, fr4
        fldi0   fr7
        fmov.s  @%[mat]+, fr5
        fldi0   fr13
        fmov.s  @%[mat]+, fr6

        fmov.s  @%[mat]+, fr8
        fldi0   fr11
        fmov.s  @%[mat]+, fr9
        fldi0   fr14
        fmov.s  @%[mat], fr10
        fldi1   fr15

        frchg
    )"
    : [mat] "+r" (matrix)
    : "m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_load_transpose_3x3_sh4(const float* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg

        fmov.s  @%[mat]+, fr0
        fldi0   fr3
        fmov.s  @%[mat]+, fr4
        fldi0   fr12
        fmov.s  @%[mat]+, fr8

        fmov.s  @%[mat]+, fr1
        fldi0   fr7
        fmov.s  @%[mat]+, fr5
        fldi0   fr13
        fmov.s  @%[mat]+, fr9

        fmov.s  @%[mat]+, fr2
        fldi0   fr11
        fmov.s  @%[mat]+, fr6
        fldi0   fr14
        fmov.s  @%[mat], fr10
        fldi1   fr15

        frchg
    )"
    : [mat] "+r" (matrix)
    : "m" (matrix[0]), "m" (matrix[1]), "m" (matrix[2]),
      "m" (matrix[3]), "m" (matrix[4]), "m" (matrix[5]),
      "m" (matrix[6]), "m" (matrix[7]), "m" (matrix[8]));
}

SHZ_INLINE void shz_xmtrx_load_2x2_sh4(const shz_mat2x2_t* matrix) SHZ_NOEXCEPT  {
    asm volatile(R"(
        pref    @%[mat]
        frchg

        fldi0   fr2
        fldi1   fr10
        fmov    fr2, fr3
        fldi1   fr15

        fschg
        fmov    dr2, dr6
        fmov    dr2, dr8
        fmov    dr2, dr12

        fldi0   fr11
        fmov.d  @%[mat]+, dr0

        fldi0   fr14
        fmov.d  @%[mat], dr4

        fschg
        frchg
    )"
    : [mat] "+r" (matrix)
    : "m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_store_4x4_sh4(shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%[mtx]
        add     #64, %[mtx]
        fschg
        fmov.d  xd14, @-%[mtx]
        fmov.d  xd12, @-%[mtx]
        fmov.d  xd10, @-%[mtx]
        fmov.d  xd8, @-%[mtx]
        fmov.d  xd6, @-%[mtx]
        fmov.d  xd4, @-%[mtx]
        fmov.d  xd2, @-%[mtx]
        fmov.d  xd0, @-%[mtx]
        fschg
    )"
    : "=m" (*matrix)
    : [mtx] "r" (matrix));
}

SHZ_INLINE void shz_xmtrx_store_aligned4_4x4_sh4(float matrix[16]) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        add     #64, %[mtx]
        fmov.s  fr15, @-%[mtx]
        add     #-32, %[mtx]
        pref    @%[mtx]
        add     #32, %[mtx]
        fmov.s  fr14, @-%[mtx]
        fmov.s  fr13, @-%[mtx]
        fmov.s  fr12, @-%[mtx]
        fmov.s  fr11, @-%[mtx]
        fmov.s  fr10, @-%[mtx]
        fmov.s  fr9, @-%[mtx]
        fmov.s  fr8, @-%[mtx]
        fmov.s  fr7, @-%[mtx]
        fmov.s  fr6, @-%[mtx]
        fmov.s  fr5, @-%[mtx]
        fmov.s  fr4, @-%[mtx]
        fmov.s  fr3, @-%[mtx]
        fmov.s  fr2, @-%[mtx]
        fmov.s  fr1, @-%[mtx]
        fmov.s  fr0, @-%[mtx]
        frchg
    )"
    : "=m" (*((float (*)[16])matrix))
    : [mtx] "r" (matrix));
}

SHZ_INLINE void shz_xmtrx_store_transpose_4x4_sh4(shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        add     #64-8, %[mtx]
        fmov.s  fr15, @%[mtx]
        add     #-32, %[mtx]
        pref    @%[mtx]
        add     #32, %[mtx]
        fmov.s  fr11, @-%[mtx]
        fmov.s  fr7, @-%[mtx]
        fmov.s  fr3, @-%[mtx]
        fmov.s  fr14, @-%[mtx]
        fmov.s  fr10, @-%[mtx]
        fmov.s  fr6, @-%[mtx]
        fmov.s  fr2, @-%[mtx]
        fmov.s  fr13, @-%[mtx]
        fmov.s  fr9, @-%[mtx]
        fmov.s  fr5, @-%[mtx]
        fmov.s  fr1, @-%[mtx]
        fmov.s  fr12, @-%[mtx]
        fmov.s  fr8, @-%[mtx]
        fmov.s  fr4, @-%[mtx]
        fmov.s  fr0, @-%[mtx]
        frchg
    )"
    : [mtx] "+&r" (matrix), "=m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_store_3x4_sh4(shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    uintptr_t scr = (uintptr_t)mat;

    asm volatile(R"(
        add     #48, %[mat]
        frchg

        fmov.s  fr14, @-%[mat]
        pref    @%[scr]
        fmov.s  fr13, @-%[mat]
        fmov.s  fr12, @-%[mat]

        fmov.s  fr10, @-%[mat]
        fmov.s  fr9,  @-%[mat]
        fmov.s  fr8,  @-%[mat]

        fmov.s  fr6,  @-%[mat]
        fmov.s  fr5,  @-%[mat]
        fmov.s  fr4,  @-%[mat]

        fmov.s  fr2,  @-%[mat]
        fmov.s  fr1,  @-%[mat]
        fmov.s  fr0,  @-%[mat]

        frchg
    )"
    : "=m" (*mat)
    : [mat] "r" (mat), [scr] "r" (scr));
}

SHZ_INLINE void shz_xmtrx_store_transpose_3x4_sh4(shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    uintptr_t scr = (uintptr_t)mat;

    asm volatile(R"(
        add     #48, %[mat]
        frchg

        fmov.s  fr14, @-%[mat]
        pref    @%[scr]
        fmov.s  fr10, @-%[mat]
        add     #-8, %[mat]

        fmov.s  fr13, @-%[mat]
        fmov.s  fr9,  @-%[mat]
        add     #-8, %[mat]

        fmov.s  fr12, @-%[mat]
        fmov.s  fr8,  @-%[mat]
        add     #32, %[mat]

        fmov.s  fr6,  @-%[mat]
        fmov.s  fr2,  @-%[mat]
        add     #-8, %[mat]

        fmov.s  fr5,  @-%[mat]
        fmov.s  fr1,  @-%[mat]
        add     #-8, %[mat]

        fmov.s  fr4,  @-%[mat]
        fmov.s  fr0,  @-%[mat]

        frchg
    )"
    : "=m" (*mat)
    : [mat] "r" (mat), [scr] "r" (scr));
}

SHZ_INLINE void shz_xmtrx_store_3x3_sh4(shz_mat3x3_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        add     #36, %[mtx]

        fmov.s  fr10, @-%[mtx]
        fmov.s  fr9, @-%[mtx]
        fmov.s  fr8, @-%[mtx]

        fmov.s  fr6, @-%[mtx]
        fmov.s  fr5, @-%[mtx]
        fmov.s  fr4, @-%[mtx]

        fmov.s  fr2, @-%[mtx]
        fmov.s  fr1, @-%[mtx]
        fmov.s  fr0, @-%[mtx]

        frchg
    )"
    : "=m" (*matrix)
    : [mtx] "r" (matrix));
}

SHZ_INLINE void shz_xmtrx_store_transpose_3x3_sh4(shz_mat3x3_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        add     #36, %[mtx]

        fmov.s  fr10, @-%[mtx]
        fmov.s  fr6, @-%[mtx]
        fmov.s  fr2, @-%[mtx]

        fmov.s  fr9, @-%[mtx]
        fmov.s  fr5, @-%[mtx]
        fmov.s  fr1, @-%[mtx]

        fmov.s  fr8, @-%[mtx]
        fmov.s  fr4, @-%[mtx]
        fmov.s  fr0, @-%[mtx]

        frchg
    )"
    : "=m" (*matrix)
    : [mtx] "r" (matrix));
}

SHZ_INLINE void shz_xmtrx_store_2x2_sh4(shz_mat2x2_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%[mtx]
        frchg
        fschg

        add     #16, %[mtx]
        fmov.d  dr4, @-%[mtx]
        fmov.d  dr0, @-%[mtx]

        fschg
        frchg
    )"
    : [mtx] "+&r" (matrix), "=m" (*matrix));
}

SHZ_INLINE void shz_xmtrx_init_identity_sh4(void) SHZ_NOEXCEPT {
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        frchg
        fldi1   fr0
        lds     %[z], fpul
        fldi0   fr1
        float   fpul, fr2
        fldi0   fr3
        float   fpul, fr4
        fldi1   fr5
        float   fpul, fr11
        fldi0   fr6
        float   fpul, fr7
        fldi0   fr8
        float   fpul, fr9
        fldi1   fr10
        float   fpul, fr12
        fldi0   fr13
        float   fpul, fr14
        fldi1   fr15
        frchg
    )"
    : [z] "=r" (zero)
    :
    : "fpul");
}

SHZ_FORCE_INLINE void shz_xmtrx_init_identity_safe_sh4(void) SHZ_NOEXCEPT {
    shz_xmtrx_init_identity_sh4();
}

SHZ_INLINE void shz_xmtrx_init_zero_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fldi0   fr0
        fldi0   fr1
        fschg
        fmov    dr0, dr2
        fmov    dr0, dr4
        fmov    dr0, dr6
        fmov    dr0, dr8
        fmov    dr0, dr10
        fmov    dr0, dr12
        fmov    dr0, dr14
        fschg
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_init_one_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fschg
        fldi1   fr0
        fldi1   fr1
        fmov    dr0, dr2
        fmov    dr0, dr4
        fmov    dr0, dr6
        fmov    dr0, dr8
        fmov    dr0, dr10
        fmov    dr0, dr12
        fmov    dr0, dr14
        fschg
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_init_fill_sh4(float value) SHZ_NOEXCEPT {
    asm volatile(R"(
        flds    %0, fpul
        frchg
        fsts    fpul, fr0
        fmov    fr0, fr1
        fschg
        fmov    dr0, dr2
        fmov    dr0, dr4
        fmov    dr0, dr6
        fmov    dr0, dr8
        fmov    dr0, dr10
        fmov    dr0, dr12
        fmov    dr0, dr14
        fschg
        frchg
    )"
    :
    : "f" (value)
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_diagonal_sh4(float x, float y, float z, float w) SHZ_NOEXCEPT {
    register float fr4 asm("fr4") = x;
    register float fr5 asm("fr5") = y;
    register float fr6 asm("fr6") = z;
    register float fr7 asm("fr7") = w;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        frchg
        lds     %[z], fpul
        fschg
        fmov    xd4, dr0
        float   fpul, fr2
        fmov    xd6, dr14
        float   fpul, fr3
        fldi0   fr4
        float   fpul, fr11
        fmov    dr2, dr6
        fmov    dr2, dr8
        fmov    dr2, dr12
        fschg
        fmov    fr1, fr5
        float   fpul, fr1
        fmov    fr14, fr10
        float   fpul, fr14
        frchg
    )"
    : "+f" (fr4), "+f" (fr5), "+f" (fr6), "+f" (fr7),
      [z] "=r" (zero)
    :
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_upper_triangular_sh4(float col1, shz_vec2_t col2, shz_vec3_t col3, shz_vec4_t col4) SHZ_NOEXCEPT {
    asm volatile(R"(
        flds    %[c1], fpul
        frchg
        fsts    fpul, fr0
        fldi0   fr1
        fldi0   fr2
        fldi0   fr3
        fmov.s  @%[c2]+, fr4
        fmov.s  @%[c2]+, fr5
        add     #-8, %[c2]
        fldi0   fr6
        fldi0   fr7
        fmov.s  @%[c3]+, fr8
        fmov.s  @%[c3]+, fr9
        fmov.s  @%[c3]+, fr10
        add     #-12, %[c3]
        fldi0   fr11
        fmov.s  @%[c4]+, fr12
        fmov.s  @%[c4]+, fr13
        fmov.s  @%[c4]+, fr14
        fmov.s  @%[c4]+, fr15
        add     #-16, %[c4]
        frchg
    )"
    :
    : [c2] "r" (&col2), [c3] "r" (&col3), [c4] "r" (&col4),
      [c1] "f" (col1), "m" (col2), "m" (col3), "m" (col4)
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_lower_triangular_sh4(shz_vec4_t col1, shz_vec3_t col2, shz_vec2_t col3, float col4) SHZ_NOEXCEPT {
    asm volatile(R"(
        flds    %[c4], fpul
        frchg
        fmov.s  @%[c1]+, fr0
        fmov.s  @%[c1]+, fr1
        fmov.s  @%[c1]+, fr2
        fmov.s  @%[c1]+, fr3
        add     #-16, %[c1]
        fldi0   fr4
        fmov.s  @%[c2]+, fr5
        fmov.s  @%[c2]+, fr6
        fmov.s  @%[c2]+, fr7
        add     #-12, %[c2]
        fldi0   fr8
        fldi0   fr9
        fmov.s  @%[c3]+, fr10
        fmov.s  @%[c3]+, fr11
        add     #-8, %[c3]
        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fsts    fpul, fr15
        frchg
    )"
    :
    : [c1] "r" (&col1), [c2] "r" (&col2), [c3] "r" (&col3),
      [c4] "f" (col4), "m" (col1), "m" (col2), "m" (col3)
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_rotation_x_sh4(float x) SHZ_NOEXCEPT {
    x *= SHZ_FSCA_RAD_FACTOR;
    asm volatile(R"(
        ftrc    %0, fpul
        frchg
        fsca    fpul, dr0
        fldi0   fr2
        fldi0   fr3
        fldi0   fr4
        fmov    fr1, fr5
        fmov    fr0, fr6
        fldi0   fr7
        fldi0   fr8
        fmov    fr0, fr9
        fneg    fr9
        fmov    fr1, fr10
        fldi0   fr11
        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fldi1   fr15
        fldi1   fr0
        fldi0   fr1
        frchg
    )"
    :
    : "f" (x)
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_rotation_y_sh4(float y) SHZ_NOEXCEPT {
    y *= SHZ_FSCA_RAD_FACTOR;
    asm volatile(R"(
        ftrc    %0, fpul
        frchg
        fsca    fpul, dr0
        fmov    fr0, fr2
        fneg    fr2
        fldi0   fr3
        fldi0   fr4
        fldi1   fr5
        fldi0   fr6
        fldi0   fr7
        fmov    fr0, fr8
        fldi0   fr9
        fmov    fr1, fr10
        fldi0   fr11
        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fldi1   fr15
        fmov    fr1, fr0
        fldi0   fr1
        frchg
    )"
    :
    : "f" (y)
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_rotation_z_sh4(float z) SHZ_NOEXCEPT {
    z *= SHZ_FSCA_RAD_FACTOR;
    asm volatile(R"(
        ftrc    %0, fpul
        frchg
        fsca    fpul, dr4
        fldi0   fr2
        fldi0   fr3
        fmov    fr5, fr0
        fmov    fr4, fr1
        fneg    fr4
        fschg
        fmov    dr2, dr6
        fmov    dr2, dr8
        fldi1   fr10
        fldi0   fr11
        fmov    dr2, dr12
        fldi0   fr14
        fldi1   fr15
        fschg
        frchg
    )"
    :
    : "f" (z)
    : "fpul");
}

SHZ_FORCE_INLINE void shz_xmtrx_init_rotation_sh4(float angle, float x, float y, float z) SHZ_NOEXCEPT {
    register float x_ asm("fr4") = x;
    register float y_ asm("fr5") = y;
    register float z_ asm("fr6") = z;
    register float a_ asm("fr7") = angle * SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc	fr7, fpul
        fsca	fpul, dr2
        fldi1	fr0
        fsub	fr3, fr0	/* 1-cos */

        fldi0	fr7
        fipr	fv4, fv4
        fsrra	fr7
        fmul	fr7, fr4
        fmul	fr7, fr5
        fmul	fr7, fr6

        fmov	fr4, fr1
        fmul	fr2, fr1	/* xsin */
        fmov	fr5, fr7
        fmul	fr2, fr7	/* ysin */
        fmul	fr6, fr2	/* zsin */

        fmov	fr4, fr8
        fmul	fr0, fr8
        fmov	fr5, fr9
        fmul	fr8, fr9	/* xy(1-cos) */
        fmul	fr6, fr8	/* xz(1-cos) */
        fmov	fr6, fr10
        fmul	fr0, fr6
        fmul	fr6, fr10
        fadd	fr3, fr10	/* zz(1-cos)+cos */
        fmul	fr5, fr6	/* yz(1-cos) */
        fmul	fr5, fr5
        fmul	fr0, fr5
        fadd	fr3, fr5	/* yy(1-cos)+cos */
        fmul	fr4, fr0
        fmul	fr4, fr0
        fadd	fr3, fr0	/* xx(1-cos)+cos */

        fmov	fr8, fr3	/* xz(1-cos) */
        fmov	fr9, fr4	/* xy(1-cos) */
        fadd	fr7, fr8
        fmov	fr6, fr9
        fsub	fr1, fr9
        fldi0	fr11

        fadd	fr1, fr6
        fmov	fr4, fr1
        fsub	fr2, fr4
        fsub	fr7, fr3
        fldi0	fr7

        fadd	fr2, fr1
        fmov	fr3, fr2
        fldi0	fr3

        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fldi1   fr15

        frchg
    )"
    : "+f"(x_), "+f"(y_), "+f"(z_), "+f"(a_)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr8", "fr9", "fr10", "fr11",
      "fr12", "fr13", "fr14", "fr15", "fpul");
}

/* Rodrigues' rotation formula, s = sin(angle), c = cos(angle), t = 1 - c,
   (x, y, z) = normalized axis. Column-major XMTRX layout, XF[4*col + row]:

       XF0  = x*x*t + c    XF4  = x*y*t - z*s  XF8  = x*z*t + y*s  XF12 = 0
       XF1  = x*y*t + z*s  XF5  = y*y*t + c    XF9  = y*z*t - x*s  XF13 = 0
       XF2  = x*z*t - y*s  XF6  = y*z*t + x*s  XF10 = z*z*t + c    XF14 = 0
       XF3  = 0            XF7  = 0            XF11 = 0            XF15 = 1
*/
SHZ_INLINE void shz_xmtrx_init_rotation_dir_sh4(float angle, float x, float y, float z) SHZ_NOEXCEPT {
    register float fr4 asm("fr4") = x;
    register float fr5 asm("fr5") = y;
    register float fr6 asm("fr6") = z;
    register float fr7 asm("fr7") = angle * SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc    fr7, fpul
        fschg
        frchg
        fmov    xd4, dr12           ! fr12 = x, fr13 = y
        fsca    fpul, dr8           ! fr8  = s, fr9 = c
        fmov    xd6, dr14           ! fr14 = z
        fschg
        fldi1   fr15                ! fr15 = 1
        fmov    fr8, fr10           ! fr10 = s
    .align 2
        fmov    fr8, fr7            ! fr7  = s
        fsub    fr9, fr15           ! fr15 = t = 1-c
        fmov    fr8, fr11           ! fr11 = s
        fmul    fr14, fr7           ! fr7  = z*s
        fmov    fr15, fr0           ! fr0  = t
        fmul    fr13, fr11          ! fr11 = y*s
        fmov    fr7, fr1            ! fr1  = z*s
        fmul    fr12, fr0           ! fr0  = x*t
        fmov    fr11, fr8           ! fr8  = y*s
        fmac    fr0, fr13, fr1      ! fr1  = x*y*t + z*s  => XF1
        fneg    fr11                ! fr11 = -y*s
        fmac    fr0, fr14, fr8      ! fr8  = x*z*t + y*s  => XF8
        fmov    fr11, fr2           ! fr2  = -y*s
        fneg    fr7                 ! fr7  = -z*s
        fmac    fr0, fr14, fr2      ! fr2  = x*z*t - y*s  => XF2
        fmov    fr7, fr4            ! fr4  = -z*s
        fmac    fr0, fr13, fr4      ! fr4  = x*y*t - z*s  => XF4
        fmov    fr9, fr6            ! fr6  = c
        fmov    fr10, fr3           ! fr3  = s
        fmac    fr0, fr12, fr6      ! fr6  = x*x*t + c    => XF0
        fmov    fr15, fr0           ! fr0  = t
        fmul    fr12, fr3           ! fr3  = x*s
        fmov    fr9, fr5            ! fr5  = c
        fmul    fr13, fr0           ! fr0  = y*t
        flds    fr6, fpul           ! fpul = XF0 value
        fmov    fr3, fr6            ! fr6  = x*s
        fmac    fr0, fr13, fr5      ! fr5  = y*y*t + c    => XF5
        fneg    fr3                 ! fr3  = -x*s
        fmac    fr0, fr14, fr6      ! fr6  = y*z*t + x*s  => XF6
        fmov    fr9, fr10           ! fr10 = c
        fmul    fr14, fr15          ! fr15 = z*t
        fmov    fr3, fr9            ! fr9  = -x*s
        fldi0   fr7                 ! fr7  = 0            => XF7
        fmac    fr0, fr14, fr9      ! fr9  = y*z*t - x*s  => XF9
        fmov    fr15, fr0           ! fr0  = z*t
        fmac    fr0, fr14, fr10     ! fr10 = z*z*t + c    => XF10
        fsts    fpul, fr0           ! fr0                 => XF0
        flds    fr7, fpul
        fldi1   fr15                ! fr15 = 1            => XF15
        float   fpul, fr12          ! fr12 = 0            => XF12
        fldi0   fr11                ! fr11 = 0            => XF11
        float   fpul, fr14          ! fr14 = 0            => XF14
        fldi0   fr13                ! fr13 = 0            => XF13
        float   fpul, fr3           ! fr3  = 0            => XF3
        frchg
    )"
    :
    : "f" (fr4), "f" (fr5), "f" (fr6), "f" (fr7)
    : "fpul");
}

SHZ_FORCE_INLINE void shz_xmtrx_init_translation_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr4 asm("fr4") = x;
    register float fr5 asm("fr5") = y;
    register float fr6 asm("fr6") = z;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        frchg
        lds     %[z], fpul
        fldi1   fr0
        float   fpul, fr1
        fldi0   fr2
        float   fpul, fr3
        fldi1   fr5
        float   fpul, fr4
        fldi1   fr10
        float   fpul, fr11
        fschg
        fmov    dr2, dr6
        fmov    dr2, dr8
        fmov    xd4, dr12
        fmov    xd6, dr14
        fschg
        fldi1   fr15
        frchg
    )"
    : [z] "=r" (zero)
    : "f" (fr4), "f" (fr5), "f" (fr6)
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_init_symmetric_skew_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg

        fldi0   fr0
        fmov.s  @%[z], fr1
        fmov.s  @%[y], fr2
        fldi0   fr3

        fmov    fr1, fr4
        fldi0   fr5
        fmov.s  @%[x], fr6
        fldi0   fr7

        fmov    fr2, fr8
        fmov    fr6, fr9
        fldi0   fr10
        fldi0   fr11

        fldi0   fr12
        fneg    fr1
        fldi0   fr13
        fneg    fr6
        fldi0   fr14
        fneg    fr8
        fldi1   fr15

        frchg
    )"
    :
    : [x] "r" (&x), [y] "r" (&y), [z] "r" (&z),
      "m" (x), "m" (y), "m" (z));
}

/* This actually does a 4x4 matrix multiply to do the outer product.
   It's this:

   [ x1 x1 x1 x1 ] [ y1 0 0 0 ]     [ x1y1 x1y2 x1y3 x1y4 ]
   [ x2 x2 x2 x2 ] [ 0 y2 0 0 ]  =  [ x2y1 x2y2 x2y3 x2y4 ]
   [ x3 x3 x3 x3 ] [ 0 0 y3 0 ]     [ x3y1 x3y2 x3y3 x3y4 ]
   [ x4 x4 x4 x4 ] [ 0 0 0 y4 ]     [ x4y1 x4y2 x4y3 x4y4 ]

    -- MoopTheHedgehog
*/
SHZ_INLINE void shz_xmtrx_init_outer_product_sh4(shz_vec4_t a, shz_vec4_t b) SHZ_NOEXCEPT {
    register float ax asm("fr4") = a.x;
    register float ay asm("fr5") = a.y;
    register float az asm("fr6") = a.z;
    register float aw asm("fr7") = a.w;

    register float bx asm("fr8")  = b.x;
    register float by asm("fr9")  = b.y;
    register float bz asm("fr10") = b.z;
    register float bw asm("fr11") = b.w;

    asm volatile(R"(
        fldi0   fr2
        fmov    fr2, fr3

        fschg
        fmov    dr4, xd0
        fmov    dr4, xd4
        fmov    dr4, xd8
        fmov    dr4, xd12

        fmov    dr6, xd2
        fmov    dr6, xd6
        fmov    dr6, xd10
        fmov    dr6, xd14

        fmov    dr8, dr0
        fmov    dr8, dr4
        fmov    dr10, dr14

        fmov    dr2, dr6
        fmov    dr2, dr8
        fmov    dr2, dr12
        fschg

        fmov    fr2, fr1
        fmov    fr6, fr4
        ftrv    xmtrx, fv0

        fmov    fr8, fr11
        ftrv    xmtrx, fv4

        fmov    fr12, fr14
        ftrv    xmtrx, fv8

        ftrv    xmtrx, fv12

        frchg
    )"
    :
    : "f" (ax), "f" (ay), "f" (az), "f" (aw),
      "f" (bx), "f" (by), "f" (bz), "f" (bw)
    : "fr0", "fr1", "fr2", "fr3", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_symmetric_skew_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    asm volatile(R"(
        fldi0   fr0
        fmov.s  @%[z], fr1
        fmov.s  @%[y], fr2
        fneg    fr2
        fldi0   fr3
        ftrv    xmtrx, fv0

        fmov    fr1, fr4
        fneg    fr4
        fldi0   fr5
        fmov.s  @%[x], fr6
        fldi0   fr7
        ftrv    xmtrx, fv4

        fmov    fr2, fr8
        fneg    fr8
        fmov    fr6, fr9
        fneg    fr9
        fldi0   fr10
        fldi0   fr11
        ftrv    xmtrx, fv8

        fschg
        fmov.d  xd12, dr12
        fmov.d  xd14, dr14
        fschg

        frchg
    )"
    :
    : [x] "r" (&x), [y] "r" (&y), [z] "r" (&z),
      "m" (x), "m" (y), "m" (z));
}

SHZ_INLINE void shz_xmtrx_add_symmetric_skew_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg
        fmov.d  xd12, dr0
        fmov.d  xd14, dr2
        fschg

        frchg
        fmov.s  @%[x], fr12
        fmov.s  @%[y], fr13
        fmov.s  @%[z], fr14

        fadd    fr14, fr1
        fsub    fr13, fr2
        fsub    fr14, fr4
        fadd    fr12, fr6
        fadd    fr13, fr8
        fsub    fr12, fr9
        frchg

        fschg
        fmov.d dr0, xd12
        fmov.d dr2, xd14
        fschg
    )"
    :
    : [x] "r" (&x), [y] "r" (&y), [z] "r" (&z),
      "m" (x), "m" (y), "m" (z)
    : "fr0", "fr1", "fr2", "fr3", "fr4");
}

SHZ_INLINE void shz_xmtrx_add_diagonal_sh4(float x, float y, float z, float w) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg
        fmov.d  xd12, dr0
        fmov.d  xd8, dr2
        fschg

        frchg
        fmov.s  @%[x], fr12
        fmov.s  @%[y], fr13
        fmov.s  @%[z], fr8
        fmov.s  @%[w], fr9

        fadd    fr12, fr0
        fadd    fr13, fr5
        fadd    fr8, fr10
        fadd    fr9, fr15
        frchg

        fschg
        fmov.d dr0, xd12
        fmov.d dr2, xd8
        fschg
    )"
    :
    : [x] "r" (&x), [y] "r" (&y), [z] "r" (&z), [w] "r" (&w),
      "m" (x), "m" (y), "m" (z), "m" (w)
    : "fr0", "fr1", "fr2", "fr3", "fr4");
}

SHZ_FORCE_INLINE void shz_xmtrx_apply_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    uintptr_t scratch;

    asm volatile(R"(
        pref    @%[mtx]
        mov     %[mtx], %[scr]

        add     #32, %[scr]
        fschg

        pref    @%[scr]
        fmov.d  @%[mtx]+, dr0
        fmov.d  @%[mtx]+, dr2
        fmov.d  @%[mtx]+, dr4
        fmov.d  @%[mtx]+, dr6
        ftrv    xmtrx, fv0

        fmov.d  @%[mtx]+, dr8
        fmov.d  @%[mtx]+, dr10
        fmov.d  @%[mtx]+, dr12
        ftrv    xmtrx, fv4

        fmov.d  @%[mtx]+, dr14
        ftrv    xmtrx, fv8

        fschg
        ftrv    xmtrx, fv12

        frchg
    )"
    : [mtx] "+&r" (matrix), [scr] "=r" (scratch)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_transpose_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[mtx]+, fr0
        add     #28, %[mtx]
        pref    @%[mtx]
        add     #-28, %[mtx]
        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr12

        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr9
        fmov.s  @%[mtx]+, fr13

        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr10
        fmov.s  @%[mtx]+, fr14

        fmov.s  @%[mtx]+, fr3
        fmov.s  @%[mtx]+, fr7
        ftrv    xmtrx, fv0

        fmov.s  @%[mtx]+, fr11
        ftrv    xmtrx, fv4

        fmov.s  @%[mtx]+, fr15
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12

        frchg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_translate_reverse_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr12 asm("fr12") = x;
    register float fr13 asm("fr13") = y;
    register float fr14 asm("fr14") = z;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        fldi0   fr1
        lds     %[z], fpul
        fldi1   fr0
        float   fpul, fr2
        fldi1   fr5
        float   fpul, fr3
        fldi0   fr4
        float   fpul, fr7
        fldi1   fr15
        float   fpul, fr8
        fldi0   fr9
        float   fpul, fr6
        fldi1   fr10
        float   fpul, fr11
        frchg
        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12
        frchg
    )"
    : [z] "=r" (zero)
    : "f" (fr12), "f" (fr13), "f" (fr14)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr15", "fpul");
}

SHZ_INLINE void shz_xmtrx_scale_reverse_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr0  asm("fr0")  = x;
    register float fr5  asm("fr5")  = y;
    register float fr10 asm("fr10") = z;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        fldi0   fr1
        lds     %[z], fpul
        float   fpul, fr2
        fldi0   fr3
        float   fpul, fr4
        fldi0   fr6
        float   fpul, fr7
        fldi0   fr8
        float   fpul, fr9
        fldi0   fr11
        float   fpul, fr12
        fldi0   fr13
        float   fpul, fr14
        fldi1   fr15
        frchg
        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12
        frchg
    )"
    : [z] "=r" (zero)
    : "f" (fr0), "f" (fr5), "f" (fr10)
    : "fr1", "fr2", "fr3", "fr4", "fr6", "fr7",
      "fr8", "fr9", "fr11", "fr12", "fr13", "fr14", "fr15", "fpul");
}

SHZ_INLINE void shz_xmtrx_apply_reverse_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    uintptr_t scratch;

    asm volatile(R"(
        pref    @%[mtx]
        mov     %[mtx], %[scr]

        add     #32, %[scr]
        fschg

        pref    @%[scr]
        fmov.d  @%[mtx]+, dr0
        fmov.d  @%[mtx]+, dr2
        fmov.d  @%[mtx]+, dr4
        fmov.d  @%[mtx]+, dr6
        fmov.d  @%[mtx]+, dr8
        fmov.d  @%[mtx]+, dr10
        fmov.d  @%[mtx]+, dr12
        fmov.d  @%[mtx]+, dr14

        frchg
        fschg

        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12

        frchg
    )"
    : [mtx] "+&r" (matrix), [scr] "=r" (scratch)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_reverse_aligned4_4x4_sh4(const float matrix[16]) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[mtx]+, fr0
        add     #28, %[mtx]
        pref    @%[mtx]
        add     #-28, %[mtx]
        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr3
        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr7
        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr9
        fmov.s  @%[mtx]+, fr10
        fmov.s  @%[mtx]+, fr11
        fmov.s  @%[mtx]+, fr12
        fmov.s  @%[mtx]+, fr13
        fmov.s  @%[mtx]+, fr14
        fmov.s  @%[mtx]+, fr15

        frchg
        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12
        frchg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_reverse_transpose_4x4_sh4(const shz_mat4x4_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[mtx]+, fr0
        add     #28, %[mtx]
        pref    @%[mtx]
        add     #-28, %[mtx]
        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr12
        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr9
        fmov.s  @%[mtx]+, fr13
        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr10
        fmov.s  @%[mtx]+, fr14
        fmov.s  @%[mtx]+, fr3
        fmov.s  @%[mtx]+, fr7
        fmov.s  @%[mtx]+, fr11
        fmov.s  @%[mtx]+, fr15

        frchg
        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12
        frchg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_3x4_sh4(const shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s    @%[mat]+, fr0
        add       #28, %[mat]
        fldi0     fr3
        pref      @%[mat]
        fldi0     fr7
        add       #-28, %[mat]
        fldi0     fr11
        fldi1     fr15
        fmov.s    @%[mat]+, fr1
        fmov.s    @%[mat]+, fr2

        fmov.s    @%[mat]+, fr4
        fmov.s    @%[mat]+, fr5
        ftrv      xmtrx, fv0

        fmov.s    @%[mat]+, fr6
        fmov.s    @%[mat]+, fr8
        fmov.s    @%[mat]+, fr9
        ftrv      xmtrx, fv4

        fmov.s    @%[mat]+, fr10
        fmov.s    @%[mat]+, fr12
        fmov.s    @%[mat]+, fr13
        fmov.s    @%[mat]+, fr14

        ftrv      xmtrx, fv8
        ftrv      xmtrx, fv12

        frchg
    )"
    : [mat] "+r" (mat)
    : "m" (*mat)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_transpose_3x4_sh4(const shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s    @%[mat]+, fr0
        add       #28, %[mat]
        pref      @%[mat]
        add       #-28, %[mat]
        fldi1     fr15
        fldi0     fr11
        fldi0     fr3
        fldi0     fr7

        fmov.s    @%[mat]+, fr4
        fmov.s    @%[mat]+, fr8
        fmov.s    @%[mat]+, fr12

        fmov.s    @%[mat]+, fr1
        fmov.s    @%[mat]+, fr5
        fmov.s    @%[mat]+, fr9
        fmov.s    @%[mat]+, fr13

        fmov.s    @%[mat]+, fr2
        fmov.s    @%[mat]+, fr6
        ftrv      xmtrx, fv0

        fmov.s    @%[mat]+, fr10
        ftrv      xmtrx, fv4

        fmov.s    @%[mat]+, fr14
        ftrv      xmtrx, fv8

        ftrv      xmtrx, fv12
        frchg
    )"
    : [mat] "+&r" (mat)
    : "m" (*mat)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_reverse_3x4_sh4(const shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%[m]
        fldi0   fr3
        fldi0   fr7
        fldi0   fr11
        fldi1   fr15

        fmov.s  @%[m]+, fr0
        add     #28, %[m]
        pref    @%[m]
        add     #-28, %[m]
        fmov.s  @%[m]+, fr1
        fmov.s  @%[m]+, fr2

        fmov.s  @%[m]+, fr4
        fmov.s  @%[m]+, fr5
        fmov.s  @%[m]+, fr6

        fmov.s  @%[m]+, fr8
        fmov.s  @%[m]+, fr9
        fmov.s  @%[m]+, fr10

        fmov.s  @%[m]+, fr12
        fmov.s  @%[m]+, fr13
        fmov.s  @%[m]+, fr14

        frchg
        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12
        frchg
    )"
    : [m] "+r" (mat)
    : "m" (*mat)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_reverse_transpose_3x4_sh4(const shz_mat3x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%[m]
        fldi0   fr3
        fldi0   fr7
        fldi0   fr11
        fldi1   fr15

        fmov.s  @%[m]+, fr0
        add     #28, %[m]
        pref    @%[m]
        add     #-28, %[m]
        fmov.s  @%[m]+, fr4
        fmov.s  @%[m]+, fr8
        fmov.s  @%[m]+, fr12

        fmov.s  @%[m]+, fr1
        fmov.s  @%[m]+, fr5
        fmov.s  @%[m]+, fr9
        fmov.s  @%[m]+, fr13

        fmov.s  @%[m]+, fr2
        fmov.s  @%[m]+, fr6
        fmov.s  @%[m]+, fr10
        fmov.s  @%[m]+, fr14

        frchg
        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv12
        frchg
    )"
    : [m] "+r" (mat)
    : "m" (*mat)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_3x3_sh4(const shz_mat3x3_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[mtx]+, fr0
        add     #32, %[mtx]
        pref    @%[mtx]
        add     #-32, %[mtx]
        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr2
        fldi0   fr3

        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr6
        fldi0   fr7

        ftrv    xmtrx, fv0

        fmov.s  @%[mtx]+, fr8
        fmov.s  @%[mtx]+, fr9
        fmov.s  @%[mtx]+, fr10
        fldi0   fr11

        ftrv    xmtrx, fv4

        fschg
        fmov    xd12, dr12
        fmov    xd14, dr14
        fschg

        ftrv    xmtrx, fv8

        frchg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_transpose_3x3_sh4(const shz_mat3x3_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[mtx]+, fr0
        add     #32, %[mtx]
        pref    @%[mtx]
        add     #-32, %[mtx]
        fmov.s  @%[mtx]+, fr4
        fmov.s  @%[mtx]+, fr8
        fldi0   fr12

        fmov.s  @%[mtx]+, fr1
        fmov.s  @%[mtx]+, fr5
        fmov.s  @%[mtx]+, fr9
        fldi0   fr13

        ftrv    xmtrx, fv0

        fmov.s  @%[mtx]+, fr2
        fmov.s  @%[mtx]+, fr6
        fmov.s  @%[mtx]+, fr10
        fldi1   fr15

        ftrv    xmtrx, fv4

        fschg
        fmov    xd12, dr12
        fmov    xd14, dr14
        fschg

        ftrv    xmtrx, fv8

        frchg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_2x2_sh4(const shz_mat2x2_t* matrix) SHZ_NOEXCEPT {
    asm volatile(R"(
        pref    @%[mtx]
        fschg

        fldi0   fr2
        fldi0   fr3
        fmov    dr2, dr6

        fmov.d  @%[mtx]+, dr0
        fmov.d  @%[mtx]+, dr4

        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4

        fmov    dr0, xd0
        fmov    dr2, xd2
        fmov    dr4, xd4
        fmov    dr6, xd6

        fschg
    )"
    : [mtx] "+r" (matrix)
    : "m" (*matrix)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7");
}

SHZ_FORCE_INLINE void shz_xmtrx_set_translation_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr4 asm("fr4") = x;
    register float fr5 asm("fr5") = y;
    register float fr6 asm("fr6") = z;

    asm volatile(R"(
        frchg
        flds    fr15, fpul
        fschg
        fmov    xd4, dr12
        fmov    xd6, dr14
        fschg
        fsts    fpul, fr15
        frchg
    )"
    :
    : "f" (fr4), "f" (fr5), "f" (fr6)
    : "fpul");
}

SHZ_FORCE_INLINE void shz_xmtrx_set_scale_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr4 asm("fr4") = x;
    register float fr5 asm("fr5") = z;
    register float fr7 asm("fr7") = y;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        frchg
        lds     %[z], fpul
        fschg
        fmov    xd4, dr0
        float   fpul, fr2
        fmov    xd6, dr4
        fschg
        float   fpul, fr4
        fmov    fr1, fr10
        float   fpul, fr8
        fldi0   fr9
        float   fpul, fr1
        fldi0   fr6
        frchg
    )"
    : [z] "=r" (zero)
    : "f" (fr4), "f" (fr5), "f" (fr7)
    : "fpul");
}

SHZ_FORCE_INLINE shz_vec3_t shz_xmtrx_get_translation_sh4(void) SHZ_NOEXCEPT {
    register float fr4 asm("fr4");
    register float fr5 asm("fr5");
    register float fr6 asm("fr6");

    asm volatile(R"(
        fschg
        fmov  xd12, dr4
        fmov  xd14, dr6
        fschg
    )"
    : "=f" (fr4), "=f" (fr5), "=f" (fr6)
    :
    : "fr7");

    return shz_vec3_init(fr4, fr5, fr6);
}

SHZ_FORCE_INLINE shz_vec3_t shz_xmtrx_get_scale_sh4(void) SHZ_NOEXCEPT {
    register float fr1 asm("fr1");
    register float fr5 asm("fr5");
    register float fr9 asm("fr9");
    uintptr_t zero;

    asm volatile(R"(
        mov       #0, %[z]
        fschg
        lds       %[z], fpul
        fmov      xd0, dr8
        fmov      xd2, dr10
        float     fpul, fr11
        fmov      xd4, dr4
        fmov      xd6, dr6
        float     fpul, fr7
        fmov      xd8, dr0
        fipr      fv8, fv8
        float     fpul, fr10
        fmov      xd10, dr2
        fldi0     fr3
        fipr      fv4, fv4
        fipr      fv0, fv0
        fmov      dr10, dr8
        fsrra     fr11
        fmov      dr6, dr4
        fsrra     fr7
        fmov      dr2, dr0
        fsrra     fr3
        fcmp/eq   fr9, fr10
        bt/s      1f
        fcmp/eq   fr5, fr10
        fmul      fr11, fr9
    1:  bt/s      2f
        fcmp/eq   fr1, fr10
        fmul      fr7, fr5
    2:  bt/s      3f
        fschg
        fmul      fr3, fr1
    3:
    )"
    : "=f" (fr1), "=f" (fr5), "=f" (fr9),
      [z] "=r" (zero)
    :
    : "fpul", "fr0", "fr2", "fr3", "fr4",
      "fr6", "fr7", "fr8", "fr10", "fr11");

    return shz_vec3_init(fr9, fr5, fr1);
}

SHZ_FORCE_INLINE void shz_xmtrx_apply_translation_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr4 asm("fr4") = x;
    register float fr5 asm("fr5") = y;
    register float fr6 asm("fr6") = z;

    asm volatile(R"(
        fschg
        fmov    xd12, dr0
        fmov    xd14, dr2
        fadd    fr4, fr0
        fadd    fr5, fr1
        fadd    fr6, fr2
        fmov    dr0, xd12
        fmov    dr2, xd14
        fschg
    )"
    : "+f" (fr4), "+f" (fr5), "+f" (fr6)
    :
    : "fr0", "fr1", "fr2", "fr3");
}

SHZ_FORCE_INLINE void shz_xmtrx_apply_scale_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr12 asm("fr12") = x;
    register float fr13 asm("fr13") = y;
    register float fr14 asm("fr14") = z;

    asm volatile(R"(
        fschg
        fmov    xd0,  dr0
        fmov    xd2,  dr2
        fmul    fr12, fr0
        fmov    xd4,  dr4
        fmul    fr12, fr1
        fmov    xd6,  dr6
        fmul    fr12, fr2
        fmov    xd8,  dr8
        fmul    fr13, fr4
        fmov    xd10, dr10
        fmul    fr13, fr5
        fmov    dr0,  xd0
        fmul    fr13, fr6
        fmov    dr2,  xd2
        fmul    fr14, fr8
        fmov    dr4,  xd4
        fmul    fr14, fr9
        fmov    dr6,  xd6
        fmul    fr14, fr10
        fmov    dr8,  xd8
        fmov    dr10, xd10
        fschg
    )"
    :
    : "f" (fr12), "f" (fr13), "f" (fr14)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11");
}

SHZ_INLINE void shz_xmtrx_apply_rotation_x_sh4(float x) SHZ_NOEXCEPT {
    x *= SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc    %0, fpul

        fldi0   fr7
        fsca    fpul, dr4
        fldi0   fr8
        fmov    fr4, fr9
        fmov    fr5, fr10
        fneg    fr9
        fldi0   fr11
        fmov    fr4, fr6
        fldi0   fr4

        ftrv    xmtrx, fv8
        ftrv    xmtrx, fv4

        fschg
        fmov    dr8, xd8
        fmov    dr10, xd10
        fmov    dr4, xd4
        fmov    dr6, xd6
        fschg
    )"
    :
    : "f" (x)
    : "fr4", "fr5", "fr6", "fr7", "fr8", "fr9", "fr10", "fr11", "fpul");
}

SHZ_INLINE void shz_xmtrx_apply_rotation_y_sh4(float y) SHZ_NOEXCEPT {
    y *= SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc    %0, fpul

        fldi0   fr9
        fsca    fpul, dr6
        fldi0   fr11
        fmov    fr6, fr8
        fmov    fr7, fr10
        fmov    fr7, fr4
        fldi0   fr5
        ftrv    xmtrx, fv8

        fneg    fr6
        fldi0   fr7
        ftrv    xmtrx, fv4

        fschg
        fmov    dr8, xd8
        fmov    dr10, xd10
        fmov    dr4, xd0
        fmov    dr6, xd2
        fschg
    )"
    :
    : "f" (y)
    : "fr4", "fr5", "fr6", "fr7", "fr8", "fr9", "fr10", "fr11", "fpul");
}

SHZ_INLINE void shz_xmtrx_apply_rotation_z_sh4(float z) SHZ_NOEXCEPT {
    z *= SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc    %0, fpul

        fldi0   fr2
        fsca    fpul, dr4
        fldi0   fr3
        fmov    fr4, fr1
        fmov    fr5, fr0

        fneg    fr4
        fldi0   fr6
        fldi0   fr7

        ftrv    xmtrx, fv0
        ftrv    xmtrx, fv4

        fschg
        fmov    dr0, xd0
        fmov    dr2, xd2
        fmov    dr4, xd4
        fmov    dr6, xd6
        fschg
    )"
    :
    : "f" (z)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7", "fpul");
}

SHZ_INLINE void shz_xmtrx_apply_rotation_sh4(float angle, float x, float y, float z) SHZ_NOEXCEPT {
    register float x_ asm("fr4") = x;
    register float y_ asm("fr5") = y;
    register float z_ asm("fr6") = z;
    register float a_ asm("fr7") = angle * SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc	fr7, fpul
        fsca	fpul, dr2
        fldi1	fr0
        fsub	fr3, fr0	/* 1-cos */

        fldi0	fr7
        fipr	fv4, fv4
        fsrra	fr7
        fmul	fr7, fr4
        fmul	fr7, fr5
        fmul	fr7, fr6

        fmov	fr4, fr1
        fmul	fr2, fr1	/* xsin */
        fmov	fr5, fr7
        fmul	fr2, fr7	/* ysin */
        fmul	fr6, fr2	/* zsin */

        fmov	fr4, fr8
        fmul	fr0, fr8
        fmov	fr5, fr9
        fmul	fr8, fr9	/* xy(1-cos) */
        fmul	fr6, fr8	/* xz(1-cos) */
        fmov	fr6, fr10
        fmul	fr0, fr6
        fmul	fr6, fr10
        fadd	fr3, fr10	/* zz(1-cos)+cos */
        fmul	fr5, fr6	/* yz(1-cos) */
        fmul	fr5, fr5
        fmul	fr0, fr5
        fadd	fr3, fr5	/* yy(1-cos)+cos */
        fmul	fr4, fr0
        fmul	fr4, fr0
        fadd	fr3, fr0	/* xx(1-cos)+cos */

        fmov	fr8, fr3	/* xz(1-cos) */
        fmov	fr9, fr4	/* xy(1-cos) */
        fadd	fr7, fr8
        fmov	fr6, fr9
        fsub	fr1, fr9
        fldi0	fr11
        ftrv	xmtrx, fv8

        fadd	fr1, fr6
        fmov	fr4, fr1
        fsub	fr2, fr4
        fsub	fr7, fr3
        fldi0	fr7
        ftrv	xmtrx, fv4

        fadd	fr2, fr1
        fmov	fr3, fr2
        fldi0	fr3
        ftrv	xmtrx, fv0

        frchg
    )"
    : "+f"(x_), "+f"(y_), "+f"(z_), "+f"(a_)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr8", "fr9", "fr10", "fr11",
      "fr12", "fr13", "fr14", "fr15", "fpul");
}

SHZ_INLINE void shz_xmtrx_apply_rotation_quat_sh4(shz_quat_t q) SHZ_NOEXCEPT {
    register float x asm("fr12") = q.x;
    register float y asm("fr13") = q.y;
    register float z asm("fr14") = q.z;
    register float w asm("fr15") = q.w;

    asm volatile(R"(
        fldi1   fr3
        fadd    fr3, fr3            /* fr3  = 2 */
        fmov    fr3, fr11           /* fr11 = 2 */

        /* Column 2 */
        fmov    fr12, fr8           /* fr8 = X*Z */
        fmul    fr14, fr8
        fmov    fr13, fr9           /* fr9 = Y*Z */
        fmul    fr14, fr9
        fmov    fr12, fr7           /* Tmp = X*X */
        fmul    fr12, fr7
        fmov    fr15, fr0
        fmac    fr0, fr13, fr8      /* fr8 = X*Z+W*Y */
        fneg    fr0
        fmac    fr0, fr12, fr9      /* fr9 = Y*Z-W*X */
        fmov    fr13, fr0
        fmac    fr0, fr13, fr7      /* Tmp = X*X+Y*Y */
        fldi1   fr10
        fmul    fr3, fr8            /* fr8 = 2*(X*Z+W*Y) */
        fneg    fr11
        fmul    fr3, fr9            /* fr9 = 2*(Y*Z-W*X) */
        fmov    fr11, fr0           /* fr10 = 1 + -2*(X*X+Y*Y) */
        fmac    fr0, fr7, fr10

        /* Column 1 */
        fmov    fr13, fr6           /* fr6 = Y*Z */
        fmul    fr14, fr6
        fmov    fr12, fr4           /* fr4 = X*Y */
        fmul    fr13, fr4
        fmov    fr12, fr7           /* Tmp = X*X */
        fmul    fr12, fr7
        fmov    fr15, fr0
        fmac    fr0, fr12, fr6      /* fr6 = Y*Z+W*X */
        fneg    fr0
        fmac    fr0, fr14, fr4      /* fr4 = X*Y-W*Z */
        fmov    fr14, fr0           /* Tmp = X*X+Z*Z */
        fmac    fr0, fr14, fr7
        fmul    fr3, fr6            /* fr6 = 2*(Y*Z+W*X) */
        fldi1   fr5
        fmul    fr3, fr4            /* fr4 = 2*(X*Y-W*Z) */
        fmov    fr11, fr0           /* fr5 = 1 + -2*(X*X+Z*Z) */
        fmac    fr0, fr7, fr5
        fldi0   fr11

        /* Column 0 */
        fmov    fr13, fr7           /* Tmp = Y*Y */
        fmul    fr13, fr7
        fmov    fr12, fr1           /* fr1 = X*Y */
        fmul    fr13, fr1
        fmov    fr12, fr2           /* fr2 = X*Z */
        fmul    fr14, fr2
        fmov    fr14, fr0           /* Tmp = Y*Y+Z*Z */
        fmac    fr0, fr14, fr7
        fmov    fr15, fr0
        fmac    fr0, fr14, fr1      /* fr1 = X*Y+W*Z */
        fneg    fr0
        fmac    fr0, fr13, fr2      /* fr2 = X*Z-W*Y */
        fldi0   fr11
        fmul    fr3, fr7            /* Tmp = 2*(Y*Y+Z*Z) */
        fmul    fr3, fr1            /* fr1 = 2*(X*Y+W*Z) */
        fldi1   fr0                 /* fr0 = 1 */
        fmul    fr3, fr2            /* fr2 = 2*(X*Z-W*Y) */
        fsub    fr7, fr0            /* fr0 = 1 - 2*(Y*Y+Z*Z) */
        fldi0   fr3
        fldi0   fr7

        fschg
        ftrv    xmtrx, fv8
        fmov    xd12, dr12
        fmov    xd14, dr14
        ftrv    xmtrx, fv4
        ftrv    xmtrx, fv0
        fschg
        frchg
    )"
    : [x] "+f" (x), [y] "+f" (y), [z] "+f" (z), [w] "+f" (w)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11");
}

shz_quat_t shz_xmtrx_to_quat_sh4(void) SHZ_NOEXCEPT;
float shz_xmtrx_determinant_sh4(void) SHZ_NOEXCEPT;

SHZ_INLINE void shz_xmtrx_transpose_sh4(void) SHZ_NOEXCEPT {
    asm volatile (R"(
        frchg

        flds    fr1, fpul
        fmov    fr4, fr1
        fsts    fpul, fr4

        flds    fr2, fpul
        fmov    fr8, fr2
        fsts    fpul, fr8

        flds    fr3, fpul
        fmov    fr12, fr3
        fsts    fpul, fr12

        flds    fr6, fpul
        fmov    fr9, fr6
        fsts    fpul, fr9

        flds    fr7, fpul
        fmov    fr13, fr7
        fsts    fpul, fr13

        flds    fr11, fpul
        fmov    fr14, fr11
        fsts    fpul, fr14

        frchg
    )"
    :
    :
    : "fpul");
}

SHZ_INLINE void shz_xmtrx_apply_lookat_sh4(shz_vec3_t eye,
                                           shz_vec3_t center,
                                           shz_vec3_t up) SHZ_NOEXCEPT {
    asm volatile(R"(
        fmov.s  @%[t]+, fr8
        fmov.s  @%[t]+, fr9
        fmov.s  @%[t]+, fr10
        add     #-12, %[t]

        fmov.s  @%[p]+, fr12
        fmov.s  @%[p]+, fr13
        fmov.s  @%[p]+, fr14
        add     #-12, %[p]
        fldi0   fr15

        /* z = position - target */
        fneg    fr8
        fadd    fr12, fr8
        fneg    fr9
        fadd    fr13, fr9
        fneg    fr10
        fadd    fr14, fr10
        fldi0   fr11
        fipr    fv8, fv8

        fmov.s  @%[u]+, fr4
        fmov.s  @%[u]+, fr5
        fmov.s  @%[u]+, fr6
        add     #-12, %[u]

        fsrra   fr11
        fmul    fr11, fr8
        fmul    fr11, fr9
        fmul    fr11, fr10
        fldi0   fr11
        fipr    fv12, fv8

        /* x = cross(up, z) */
        fmov    fr6, fr15
        fmul    fr9, fr15
        fmov    fr5, fr0
        fmul    fr10, fr0
        fmov    fr4, fr3
        fmul    fr10, fr3
        fsub    fr15, fr0
        fmov    fr6, fr1
        fmul    fr8, fr1
        fmov    fr4, fr2
        fmul    fr9, fr2
        fmov    fr5, fr15
        fmul    fr8, fr15
        fsub    fr3, fr1
        fsub    fr15, fr2
        fldi0   fr3
        fldi0   fr15
        fipr    fv0, fv0

        fsrra   fr3
        fmul    fr3, fr0
        fmul    fr3, fr1
        fmul    fr3, fr2
        fldi0   fr3
        fipr    fv12, fv0

        /* y = cross(z, x) */
        fmov    fr10, fr15
        fmul    fr1, fr15
        fmov    fr9, fr4
        fmul    fr2, fr4
        fmov    fr8, fr7
        fmul    fr2, fr7
        fsub    fr15, fr4
        fmov    fr10, fr5
        fmul    fr0, fr5
        fmov    fr8, fr6
        fmul    fr1, fr6
        fmov    fr9, fr15
        fmul    fr0, fr15
        fsub    fr7, fr5
        fsub    fr15, fr6

        fldi0   fr7
        fldi0   fr15
        fipr    fv12, fv4

        fneg    fr3
        fneg    fr11
        fneg    fr7
        fmov    fr3, fr12
        fmov    fr7, fr13
        fmov    fr11, fr14
        fldi1   fr15
        ftrv    xmtrx, fv12

        fmov    fr1, fr15
        fmov    fr2, fr3
        fmov    fr6, fr7

        fmov    fr4, fr1
        fmov    fr8, fr2
        fmov    fr15, fr4
        fmov    fr9, fr15
        fmov    fr3, fr8
        fmov    fr7, fr9

        fldi0   fr3
        fldi0   fr7
        fmov    fr15, fr6
        ftrv    xmtrx, fv0
        fldi0   fr11
        ftrv    xmtrx, fv4
        fldi1   fr15
        ftrv    xmtrx, fv8

        frchg
    )"
    :
    : [p] "r"(&eye), [t] "r"(&center), [u] "r"(&up),
      "m" (eye), "m" (center), "m" (up)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}


SHZ_INLINE void shz_xmtrx_apply_ortho_sh4(float left, float right, float bottom, float top, float znear, float zfar) SHZ_NOEXCEPT {
    shz_vec3_t box   = shz_vec3_inv(shz_vec3_init(right - left, top - bottom, zfar - znear));
    shz_vec3_t scale = shz_vec3_mul(shz_vec3_init(2.0f, 2.0f, -2.0f), box);
    shz_vec3_t trans = shz_vec3_mul(shz_vec3_init(-(right + left), -(top + bottom), -(zfar + znear)), box);

    asm volatile(R"(
        fmov.s  @%[s]+, fr0
        fldi0   fr1
        fldi0   fr2
        fldi0   fr3
        fldi0   fr4
        ftrv    xmtrx, fv0

        fmov.s  @%[s]+, fr5
        fldi0   fr6
        fldi0   fr7
        fldi0   fr8
        ftrv    xmtrx, fv4

        fldi0   fr9
        fmov.s  @%[s], fr10
        fldi0   fr11
        fmov.s  @%[t]+, fr12
        add     #-8, %[s]
        ftrv    xmtrx, fv8

        fmov.s  @%[t]+, fr13
        fmov.s  @%[t], fr14
        fldi1   fr15
        add     #-8, %[t]
        ftrv    xmtrx, fv12

        frchg
    )"
    :
    : [s] "r" (&scale), [t] "r" (&trans),
          "m"  (scale),     "m" (trans)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_apply_frustum_sh4(float left, float right, float bottom, float top, float znear, float zfar) SHZ_NOEXCEPT {
    const float values[6] = {
        2.0f * znear / (right - left),
        2.0f * znear / (top - bottom),
        (right + left) / (right - left),
        (top + bottom) / (top - bottom),
        -(zfar + znear) / (zfar - znear),
        -(2.0f * zfar * znear) / (zfar - znear)
    };
    const float *p = values;

    asm volatile(R"(
        fmov.s  @%0+, fr0
        fldi0   fr1
        fldi0   fr2
        fldi0   fr3
        ftrv    xmtrx, fv0

        fldi0   fr4
        fmov.s  @%0+, fr5
        fldi0   fr6
        fldi0   fr7
        ftrv    xmtrx, fv4

        fmov.s  @%0+, fr8
        fmov.s  @%0+, fr9
        fmov.s  @%0+, fr10
        fldi1   fr11
        fneg    fr11
        ftrv    xmtrx, fv8

        fldi0   fr12
        fldi0   fr13
        fmov.s  @%0+, fr14
        fldi0   fr15
        ftrv    xmtrx, fv12

        frchg
    )"
    : "+&r" (p)
    : "m" (*(const float (*)[6])values)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

// ****************************************************************
// void shz_xmtrx_apply_perspective(float f, float a, float nz)
// ****************************************************************
//  fr[n + 0] | fr[n + 4] | fr[n + 8] | fr[n + 12]
// -----------+-----------+-----------+-----------
// cot(f)/a   | 0.0f      | 0.0f      | 0.0f
// 	0.0f      | cot(f)    | 0.0f      | 0.0f
// 	0.0f      | 0.0f      | 0.0f      | nz
// 	0.0f      | 0.0f      | -1.0f     | 0.0f
// ****************************************************************
SHZ_INLINE void shz_xmtrx_apply_perspective_sh4(float fov, float aspect, float znear) SHZ_NOEXCEPT {
    register float f asm("fr4") = fov * 0.5f * SHZ_FSCA_RAD_FACTOR;
    register float a asm("fr5") = aspect;
    register float n asm("fr6") = znear;

    asm volatile(R"(
        fmov    fr5, fr7
        fmul    fr7, fr7
        fsrra   fr7
        fschg
        ftrc    fr4, fpul
        fsca    fpul, dr4
        fdiv    fr4, fr5

        fmov    xd8, dr8
        fmul    fr6, fr8
        fmov    xd10, dr10
        fmul    fr6, fr9
        fmul    fr6, fr10
        fmul    fr6, fr11

        fmov    xd12, xd8
        fmov    xd14, xd10
        fmov    dr8, xd12
        fmov    dr10, xd14

        fmov    xd4, dr8
        fmul    fr5, fr8
        fmul    fr5, fr9
        fmov    xd6, dr10
        fmul    fr5, fr10
        fmul    fr5, fr11
        fmov    dr8, xd4
        fmov    dr10, xd6

        fmov    xd0, dr8
        fmul    fr7, fr5
        fmov    xd2, dr10
        fmul    fr5, fr8
        fmul    fr5, fr9
        fmul    fr5, fr10
        fmul    fr5, fr11
        fmov    dr8, xd0
        fmov    dr10, xd2

        frchg
        fneg    fr8
        fneg    fr9
        fneg    fr10
        fneg    fr11
        frchg

        fschg
    )"
    :
    : "f"(f), "f"(a), "f"(n)
    : "fpul", "fr7", "fr8", "fr9", "fr10", "fr11");
}

// ****************************************************************
// shz_xmtrx_init_screen(float w, float h)
// ****************************************************************
//  fr[n + 0] | fr[n + 4] | fr[n + 8] | fr[n + 12]
// -----------+-----------+-----------+-----------
//	w*0.5f    | 0.0f      | 0.0f      | w*0.5f
// 	0.0f      | -h*0.5f   | 0.0f      | h*0.5f
// 	0.0f      | 0.0f      | 1.0f      | 0.0f
//  0.0f      | 0.0f      | 0.0f      | 1.0f
// ****************************************************************
//! \todo shz_xmtrx_init_scren_sh4(): Could be WAY faster.
SHZ_INLINE void shz_xmtrx_init_screen_sh4(float width, float height) SHZ_NOEXCEPT {
    uintptr_t zero;

    width  *= 0.5f;
    height *= 0.5f;

    asm volatile(R"(
        mov     #0, %[z]
        frchg
        lds     %[z], fpul
        fldi0   fr1
        fmov.s  @%[h], fr13
        float   fpul, fr2
        fmov.s  @%[w], fr0
        float   fpul, fr3
        fldi1   fr15
        float   fpul, fr4
        fmov    fr13, fr5
        float   fpul, fr14
        fmov    fr0, fr12
        float   fpul, fr11
        fldi1   fr10
        float   fpul, fr6
        fneg    fr5
        float   fpul, fr7
        fldi0   fr8
        fldi0   fr9
        frchg
    )"
    : [z] "=&r" (zero)
    : [w] "r" (&width), [h] "r" (&height),
      "m" (width), "m" (height)
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

// ****************************************************************
// shz_xmtrx_apply_screen(float w, float h)
// ****************************************************************
//  fr[n + 0] | fr[n + 4] | fr[n + 8] | fr[n + 12]
// -----------+-----------+-----------+-----------
//	w*0.5f    | 0.0f      | 0.0f      | w*0.5f
// 	0.0f      | -h*0.5f   | 0.0f      | h*0.5f
// 	0.0f      | 0.0f      | 1.0f      | 0.0f
//  0.0f      | 0.0f      | 0.0f      | 1.0f
// ****************************************************************
SHZ_INLINE void shz_xmtrx_apply_screen_sh4(float width, float height) SHZ_NOEXCEPT {
    register float w asm("fr4") = width * 0.5f;
    register float h asm("fr5") = height * 0.5f;

    asm volatile(R"(
        fldi0   fr6
        fldi1   fr7
        fmov    fr4, fr8
        fmov    fr5, fr9
        ftrv    xmtrx, fv4
        fschg
        fneg    fr9
        fmov    xd0, dr10
        fmul    fr8, fr10
        fmul    fr8, fr11
        fmov    dr4, xd12
        fmov    dr6, xd14
        fmov    xd2, dr4
        fmul    fr8, fr4
        fmul    fr8, fr5
        fmov    dr10, xd0
        fmov    xd4, dr6
        fmul    fr9, fr6
        fmul    fr9, fr7
        fmov    dr4, xd2
        fmov    xd6, dr10
        fmul    fr9, fr10
        fmul    fr9, fr11
        fmov    dr6, xd4
        fmov    dr10, xd6
        fschg
    )"
    :
    : "f"(w), "f"(h)
    : "fr6", "fr7", "fr8", "fr9", "fr10", "fr11");
}

SHZ_INLINE void shz_xmtrx_init_permutation_wxyz_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fldi0   fr0
        fldi1   fr1
        fldi0   fr2
        fldi0   fr3
        fldi0   fr4
        fldi0   fr5
        fldi0   fr7
        fldi1   fr6
        fldi0   fr8
        fldi0   fr9
        fldi0   fr10
        fldi1   fr11
        fldi1   fr12
        fldi0   fr13
        fldi0   fr14
        fldi0   fr15
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_apply_permutation_wxyz_sh4(void) SHZ_NOEXCEPT {
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        fldi0   fr0
        lds     %[z], fpul
        fldi1   fr1
        float   fpul, fr2
        fldi0   fr3
        fldi0   fr4
        ftrv    xmtrx, fv0

        fldi0   fr5
        fldi0   fr7
        fldi1   fr6
        fldi0   fr8
        ftrv    xmtrx, fv4

        fldi0   fr9
        fldi0   fr10
        fldi1   fr11
        fldi1   fr12
        ftrv    xmtrx, fv8

        fldi0   fr13
        fldi0   fr14
        fldi0   fr15
        ftrv    xmtrx, fv12

        frchg
    )"
    : [z] "=r" (zero)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_init_permutation_yzwx_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fldi0   fr0
        fldi0   fr1
        fldi0   fr2
        fldi1   fr3
        fldi1   fr4
        fldi0   fr5
        fldi0   fr6
        fldi0   fr7
        fldi0   fr8
        fldi1   fr9
        fldi0   fr10
        fldi0   fr11
        fldi0   fr12
        fldi0   fr13
        fldi1   fr14
        fldi0   fr15
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_apply_permutation_yzwx_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        fldi0   fr0
        fldi0   fr1
        fldi0   fr2
        fldi1   fr3
        fldi1   fr4
        ftrv    xmtrx, fv0

        fldi0   fr5
        fldi0   fr6
        fldi0   fr7
        fldi0   fr8
        ftrv    xmtrx, fv4

        fldi1   fr9
        fldi0   fr10
        fldi0   fr11
        fldi0   fr12
        ftrv    xmtrx, fv8

        fldi0   fr13
        fldi1   fr14
        fldi0   fr15
        ftrv    xmtrx, fv12

        frchg
    )"
    :
    :
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_init_permutation_wzyx_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fldi0   fr0
        fldi0   fr1
        fldi0   fr2
        fldi1   fr3
        fldi0   fr4
        fldi0   fr5
        fldi0   fr7
        fldi1   fr6
        fldi0   fr8
        fldi1   fr9
        fldi0   fr10
        fldi0   fr11
        fldi1   fr12
        fldi0   fr13
        fldi0   fr14
        fldi0   fr15
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_apply_permutation_wzyx_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        fldi0 fr0
        fldi0 fr1
        fldi0 fr2
        fldi1 fr3
        fldi0 fr4
        ftrv  xmtrx,fv0

        fldi0 fr5
        fldi1 fr6
        fldi0 fr7
        fldi0 fr8
        ftrv  xmtrx,fv4

        fldi1 fr9
        fldi0 fr10
        fldi0 fr11
        fldi1 fr12
        ftrv  xmtrx,fv8

    
        fldi0 fr13
        fldi0 fr14
        fldi0 fr15
        ftrv  xmtrx,fv12

        frchg
    )"
    :
    :
    : "fr0","fr1","fr2","fr3","fr4","fr5","fr6","fr7",
      "fr8","fr9","fr10","fr11","fr12","fr13","fr14","fr15");
}

SHZ_INLINE void shz_xmtrx_apply_self_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg
        fmov    xd0, dr0
        fmov    xd2, dr2
        ftrv    xmtrx, fv0

        fmov    xd4, dr4
        fmov    xd6, dr6
        ftrv    xmtrx, fv4

        fmov    xd8, dr8
        fmov    xd10, dr10
        ftrv    xmtrx, fv8

        fmov    xd12, dr12
        fmov    xd14, dr14

        fschg
        ftrv    xmtrx, fv12
        frchg
    )"
    :
    :
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_FORCE_INLINE void shz_xmtrx_translate_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr12 asm("fr12") = x;
    register float fr13 asm("fr13") = y;
    register float fr14 asm("fr14") = z;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        fldi0   fr1
        lds     %[z], fpul
        fldi1   fr0
        float   fpul, fr2
        fldi1   fr5
        float   fpul, fr3
        fldi0   fr4
        float   fpul, fr7
        fldi0   fr6
        float   fpul, fr8
        fldi0   fr9
        ftrv    xmtrx, fv0
        fldi1   fr15
        ftrv    xmtrx, fv4
        fldi1   fr10
        ftrv    xmtrx, fv12
        fldi0   fr11
        ftrv    xmtrx, fv8
        frchg
    )"
    : "+f" (fr12), "+f" (fr13), "+f" (fr14), [z] "=r" (zero)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr15", "fpul");
}

SHZ_FORCE_INLINE void shz_xmtrx_scale_sh4(float x, float y, float z) SHZ_NOEXCEPT {
    register float fr0  asm("fr0")  = x;
    register float fr5  asm("fr5")  = y;
    register float fr10 asm("fr10") = z;
    uintptr_t zero;

    asm volatile(R"(
        mov     #0, %[z]
        fldi0   fr1
        lds     %[z], fpul
        fldi0   fr2
        float   fpul, fr3
        fldi0   fr4
        float   fpul, fr11
        fldi1   fr15
        float   fpul, fr14
        fschg
        fmov    dr2, dr6
        ftrv    xmtrx, fv0
        fmov    dr6, dr8
        ftrv    xmtrx, fv4
        fmov    dr8, dr12
        ftrv    xmtrx, fv8
        fschg
        ftrv    xmtrx, fv12
        frchg
    )"
    : "+f" (fr0), "+f" (fr5), "+f" (fr10), [z] "=r" (zero)
    :
    : "fpul", "fr1", "fr2", "fr3", "fr4", "fr6", "fr7",
      "fr8", "fr9", "fr11", "fr12", "fr13", "fr14", "fr15");
}

SHZ_INLINE void shz_xmtrx_rotate_x_sh4(float x) SHZ_NOEXCEPT {
    register float x_ asm("fr4") = x * SHZ_FSCA_RAD_FACTOR;
    asm volatile(R"(
        ftrc    fr4, fpul
        fsca    fpul, dr0

        fldi0   fr4
        fmov    fr1, fr5
        fmov    fr0, fr6
        fldi0   fr7
        fldi0   fr8
        ftrv    xmtrx, fv4

        fmov    fr0, fr9
        fneg    fr9
        fmov    fr1, fr10
        fldi0   fr11
        fldi0   fr12
        ftrv    xmtrx, fv8

        fldi0   fr13
        fldi0   fr14
        fldi1   fr15
        fldi1   fr0
        ftrv    xmtrx, fv12

        fldi0   fr1
        fldi0   fr2
        fldi0   fr3
        ftrv    xmtrx, fv0

        frchg
    )"
    : "+f" (x_)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15",
      "fpul");
}

SHZ_INLINE void shz_xmtrx_rotate_y_sh4(float y) SHZ_NOEXCEPT {
    register float y_ asm ("fr4") = y * SHZ_FSCA_RAD_FACTOR;
    asm volatile(R"(
        ftrc    %0, fpul
        fsca    fpul, dr0

        fldi0   fr4
        fldi1   fr5
        fldi0   fr6
        fldi0   fr7
        fmov    fr0, fr8
        ftrv    xmtrx, fv4

        fldi0   fr9
        fmov    fr1, fr10
        fldi0   fr11
        fldi0   fr12
        ftrv    xmtrx, fv8

        fldi0   fr13
        fldi0   fr14
        fldi1   fr15
        fmov    fr0, fr2
        ftrv    xmtrx, fv12

        fneg    fr2
        fldi0   fr3
        fmov    fr1, fr0
        fldi0   fr1
        ftrv    xmtrx, fv0

        frchg
    )"
    : "+f" (y_)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15",
      "fpul");
}

SHZ_INLINE void shz_xmtrx_rotate_z_sh4(float z) SHZ_NOEXCEPT {
    register float z_ asm("fr4") = z * SHZ_FSCA_RAD_FACTOR;
    asm volatile(R"(
        ftrc    %0, fpul
        fsca    fpul, dr4

        fmov    fr5, fr0
        fmov    fr4, fr1
        fldi0   fr2
        fldi0   fr3
        ftrv    xmtrx, fv0

        fneg    fr4
        fldi0   fr6
        fldi0   fr7
        ftrv    xmtrx, fv4

        fldi0   fr8
        fldi0   fr9
        fldi1   fr10
        fldi0   fr11
        ftrv    xmtrx, fv8

        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fldi1   fr15
        ftrv    xmtrx, fv12

        frchg
    )"
    : "+f" (z_)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr5", "fr6", "fr7",
      "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15",
      "fpul");
}

SHZ_INLINE void shz_xmtrx_rotate_sh4(float angle, float x, float y, float z) SHZ_NOEXCEPT {
    register float x_ asm("fr4") = x;
    register float y_ asm("fr5") = y;
    register float z_ asm("fr6") = z;
    register float a_ asm("fr7") = angle * SHZ_FSCA_RAD_FACTOR;

    asm volatile(R"(
        ftrc	fr7, fpul
        fsca	fpul, dr2
        fldi1	fr0
        fsub	fr3, fr0	/* 1-cos */

        fldi0	fr7
        fipr	fv4, fv4
        fsrra	fr7
        fmul	fr7, fr4
        fmul	fr7, fr5
        fmul	fr7, fr6

        fmov	fr4, fr1
        fmul	fr2, fr1	/* xsin */
        fmov	fr5, fr7
        fmul	fr2, fr7	/* ysin */
        fmul	fr6, fr2	/* zsin */

        fmov	fr4, fr8
        fmul	fr0, fr8
        fmov	fr5, fr9
        fmul	fr8, fr9	/* xy(1-cos) */
        fmul	fr6, fr8	/* xz(1-cos) */
        fmov	fr6, fr10
        fmul	fr0, fr6
        fmul	fr6, fr10
        fadd	fr3, fr10	/* zz(1-cos)+cos */
        fmul	fr5, fr6	/* yz(1-cos) */
        fmul	fr5, fr5
        fmul	fr0, fr5
        fadd	fr3, fr5	/* yy(1-cos)+cos */
        fmul	fr4, fr0
        fmul	fr4, fr0
        fadd	fr3, fr0	/* xx(1-cos)+cos */

        fmov	fr8, fr3	/* xz(1-cos) */
        fmov	fr9, fr4	/* xy(1-cos) */
        fadd	fr7, fr8
        fmov	fr6, fr9
        fsub	fr1, fr9
        fldi0	fr11
        ftrv	xmtrx, fv8

        fadd	fr1, fr6
        fmov	fr4, fr1
        fsub	fr2, fr4
        fsub	fr7, fr3
        fldi0	fr7
        ftrv	xmtrx, fv4

        fadd	fr2, fr1
        fmov	fr3, fr2
        fldi0	fr3
        ftrv	xmtrx, fv0

        fldi0   fr12
        fldi0   fr13
        fldi0   fr14
        fldi1   fr15
        ftrv    xmtrx, fv12

        frchg
    )"
    : "+f"(x_), "+f"(y_), "+f"(z_), "+f"(a_)
    :
    : "fr0", "fr1", "fr2", "fr3", "fr8", "fr9", "fr10", "fr11",
      "fr12", "fr13", "fr14", "fr15", "fpul");
}

SHZ_INLINE void shz_xmtrx_add_4x4_sh4(const shz_mat4x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg
        fmov    xd0, dr4
        fmov.d  @%[m]+, dr8
        add     #24, %[m]
        fmov    xd2, dr6
        pref    @%[m]
        fadd    fr8, fr4
        add     #(24-8), %[m]
        fadd    fr9, fr5
        fmov.d  @%[m]+, dr8
        fadd    fr8, fr6
        fadd    fr9, fr7
        frchg

        fmov.d  @%[m]+, dr0
        fmov.d  @%[m]+, dr2
        fadd    fr0, fr4
        fadd    fr1, fr5
        fmov.d  @%[m]+, dr0
        fadd    fr2, fr6
        fadd    fr3, fr7
        fmov.d  @%[m]+, dr2
        fadd    fr0, fr8
        fadd    fr1, fr9
        fmov.d  @%[m]+, dr0
        fadd    fr2, fr10
        fadd    fr3, fr11
        fmov.d  @%[m]+, dr2
        fadd    fr0, fr12
        fadd    fr1, fr13

        fadd    fr2, fr14
        fadd    fr3, fr15

        fmov    xd4, dr0
        fmov    xd6, dr2
        fschg
        frchg
    )"
    : [m] "+&r" (mat)
    : "m" (*mat)
    : "fr4", "fr5", "fr6", "fr7", "fr8", "fr9");
}

SHZ_INLINE void shz_xmtrx_sub_4x4_sh4(const shz_mat4x4_t* mat) SHZ_NOEXCEPT {
    asm volatile(R"(
        fschg
        fmov    xd0, dr4
        fmov.d  @%[m]+, dr8
        add     #24, %[m]
        fmov    xd2, dr6
        pref    @%[m]
        fsub    fr8, fr4
        add     #(24-8), %[m]
        fsub    fr9, fr5
        fmov.d  @%[m]+, dr8
        fsub    fr8, fr6
        fsub    fr9, fr7
        frchg

        fmov.d  @%[m]+, dr0
        fmov.d  @%[m]+, dr2
        fsub    fr0, fr4
        fsub    fr1, fr5
        fmov.d  @%[m]+, dr0
        fsub    fr2, fr6
        fsub    fr3, fr7
        fmov.d  @%[m]+, dr2
        fsub    fr0, fr8
        fsub    fr1, fr9
        fmov.d  @%[m]+, dr0
        fsub    fr2, fr10
        fsub    fr3, fr11
        fmov.d  @%[m]+, dr2
        fsub    fr0, fr12
        fsub    fr1, fr13

        fsub    fr2, fr14
        fsub    fr3, fr15

        fmov    xd4, dr0
        fmov    xd6, dr2
        fschg
        frchg
    )"
    : [m] "+&r" (mat)
    : "m" (*mat)
    : "fr4", "fr5", "fr6", "fr7", "fr8", "fr9");
}

SHZ_INLINE void shz_xmtrx_negate_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fneg    fr0
        fneg    fr1
        fneg    fr2
        fneg    fr3
        fneg    fr4
        fneg    fr5
        fneg    fr6
        fneg    fr7
        fneg    fr8
        fneg    fr9
        fneg    fr10
        fneg    fr11
        fneg    fr12
        fneg    fr13
        fneg    fr14
        fneg    fr15
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_abs_sh4(void) SHZ_NOEXCEPT {
    asm volatile(R"(
        frchg
        fabs    fr0
        fabs    fr1
        fabs    fr2
        fabs    fr3
        fabs    fr4
        fabs    fr5
        fabs    fr6
        fabs    fr7
        fabs    fr8
        fabs    fr9
        fabs    fr10
        fabs    fr11
        fabs    fr12
        fabs    fr13
        fabs    fr14
        fabs    fr15
        frchg
    )");
}

SHZ_INLINE void shz_xmtrx_blend_sh4(const shz_mat4x4_t* joint_matrix, float weight) SHZ_NOEXCEPT {
    register float fr0 asm("fr0") = weight;

    asm volatile(R"(
        fschg
        fmov    xd0, dr2
        fmov    xd2, dr4
        fmov    xd4, dr6
        fmov    dr0, xd0
        fmov.d  @%[j]+, dr8
        add     #24, %[j]
        pref    @%[j]
        fmac    fr0, fr8, fr2
        add     #-24, %[j]
        fmov.d  @%[j]+, dr10
        fmac    fr0, fr9, fr3
        fmov.d  @%[j]+, dr8
        fmac    fr0, fr10, fr4
        fmac    fr0, fr11, fr5
        fmac    fr0, fr8, fr6
        fmac    fr0, fr9, fr7
        frchg
        fmov.d  @%[j]+, dr2
        fmov.d  @%[j]+, dr4
        fmac    fr0, fr2, fr6
        fmac    fr0, fr3, fr7
        fmov.d  @%[j]+, dr2
        fmac    fr0, fr4, fr8
        fmac    fr0, fr5, fr9
        fmov.d  @%[j]+, dr4
        fmac    fr0, fr2, fr10
        fmac    fr0, fr3, fr11
        fmov.d  @%[j]+, dr2
        fmac    fr0, fr4, fr12
        fmac    fr0, fr5, fr13
        fmov    xd6, dr4
        fmac    fr0, fr2, fr14
        fmac    fr0, fr3, fr15
        fmov    xd4, dr2
        fmov    xd2, dr0
        fschg
        frchg
    )"
    : [j] "+r" (joint_matrix)
    : "f" (fr0), "m" (*joint_matrix)
    : "fr2", "fr3", "fr4", "fr5", "fr6",
      "fr7", "fr8", "fr9", "fr10", "fr11");
}

SHZ_FORCE_INLINE shz_vec4_t shz_xmtrx_transform_vec4_sh4(shz_vec4_t vec) SHZ_NOEXCEPT {
    register float rx asm("fr8")  = vec.x;
    register float ry asm("fr9")  = vec.y;
    register float rz asm("fr10") = vec.z;
    register float rw asm("fr11") = vec.w;

    asm volatile("ftrv xmtrx, fv8"
        : "+f" (rx), "+f" (ry), "+f" (rz), "+f" (rw));

    return shz_vec4_init(rx, ry, rz, rw);
}

#endif

//! @}
