
Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 13:14:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1118 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 14.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[8]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.357ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

      5.357ns physical path delay UART_Inst/SLICE_2 to UART_Inst/SLICE_26 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.566ns

 Physical Path Details:

      Data path UART_Inst/SLICE_2 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C9B.CLK to      R15C9B.Q1 UART_Inst/SLICE_2 (from ipClk_c)
ROUTE         2     1.092      R15C9B.Q1 to      R14C8B.B1 UART_Inst/ClkCount[8]
CTOF_DEL    ---     0.238      R14C8B.B1 to      R14C8B.F1 UART_Inst/SLICE_28
ROUTE         2     0.625      R14C8B.F1 to      R14C8A.C0 UART_Inst/ClkBaud_5
CTOF_DEL    ---     0.238      R14C8A.C0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     1.070      R14C8A.F0 to      R17C8B.B1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R17C8B.B1 to      R17C8B.F1 UART_Inst/SLICE_45
ROUTE         3     0.569      R17C8B.F1 to      R17C8B.B0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238      R17C8B.B0 to      R17C8B.F0 UART_Inst/SLICE_45
ROUTE         1     0.448      R17C8B.F0 to      R17C8C.C1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238      R17C8C.C1 to      R17C8C.F1 UART_Inst/SLICE_26
ROUTE         1     0.000      R17C8C.F1 to     R17C8C.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    5.357   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.606ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[8]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               5.317ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      5.317ns physical path delay UART_Inst/SLICE_2 to UART_Inst/SLICE_24 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.606ns

 Physical Path Details:

      Data path UART_Inst/SLICE_2 to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C9B.CLK to      R15C9B.Q1 UART_Inst/SLICE_2 (from ipClk_c)
ROUTE         2     1.092      R15C9B.Q1 to      R14C8B.B1 UART_Inst/ClkCount[8]
CTOF_DEL    ---     0.238      R14C8B.B1 to      R14C8B.F1 UART_Inst/SLICE_28
ROUTE         2     0.625      R14C8B.F1 to      R14C8A.C0 UART_Inst/ClkBaud_5
CTOF_DEL    ---     0.238      R14C8A.C0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     0.995      R14C8A.F0 to      R16C5C.D1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R16C5C.D1 to      R16C5C.F1 UART_Inst/SLICE_27
ROUTE         4     0.484      R16C5C.F1 to      R16C5A.A1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238      R16C5A.A1 to      R16C5A.F1 UART_Inst/SLICE_24
ROUTE         1     0.568      R16C5A.F1 to      R16C5A.B0 UART_Inst/un1_BitsSent_3_c2
CTOF_DEL    ---     0.238      R16C5A.B0 to      R16C5A.F0 UART_Inst/SLICE_24
ROUTE         1     0.000      R16C5A.F0 to     R16C5A.DI0 UART_Inst/BitsSent_6[3] (to ipClk_c)
                  --------
                    5.317   (29.2% logic, 70.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R16C5A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.632ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.291ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      5.291ns physical path delay UART_Inst/SLICE_2 to UART_Inst/SLICE_26 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.632ns

 Physical Path Details:

      Data path UART_Inst/SLICE_2 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C9B.CLK to      R15C9B.Q0 UART_Inst/SLICE_2 (from ipClk_c)
ROUTE         2     1.082      R15C9B.Q0 to      R14C8A.A1 UART_Inst/ClkCount[7]
CTOF_DEL    ---     0.238      R14C8A.A1 to      R14C8A.F1 UART_Inst/SLICE_53
ROUTE         2     0.569      R14C8A.F1 to      R14C8A.B0 UART_Inst/ClkBaud_6
CTOF_DEL    ---     0.238      R14C8A.B0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     1.070      R14C8A.F0 to      R17C8B.B1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R17C8B.B1 to      R17C8B.F1 UART_Inst/SLICE_45
ROUTE         3     0.569      R17C8B.F1 to      R17C8B.B0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238      R17C8B.B0 to      R17C8B.F0 UART_Inst/SLICE_45
ROUTE         1     0.448      R17C8B.F0 to      R17C8C.C1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238      R17C8C.C1 to      R17C8C.F1 UART_Inst/SLICE_26
ROUTE         1     0.000      R17C8C.F1 to     R17C8C.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    5.291   (29.4% logic, 70.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.655ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[9]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.268ns  (29.5% logic, 70.5% route), 6 logic levels.

 Constraint Details:

      5.268ns physical path delay UART_Inst/SLICE_1 to UART_Inst/SLICE_26 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.655ns

 Physical Path Details:

      Data path UART_Inst/SLICE_1 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C9C.CLK to      R15C9C.Q0 UART_Inst/SLICE_1 (from ipClk_c)
ROUTE         2     1.003      R15C9C.Q0 to      R14C8B.A1 UART_Inst/ClkCount[9]
CTOF_DEL    ---     0.238      R14C8B.A1 to      R14C8B.F1 UART_Inst/SLICE_28
ROUTE         2     0.625      R14C8B.F1 to      R14C8A.C0 UART_Inst/ClkBaud_5
CTOF_DEL    ---     0.238      R14C8A.C0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     1.070      R14C8A.F0 to      R17C8B.B1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R17C8B.B1 to      R17C8B.F1 UART_Inst/SLICE_45
ROUTE         3     0.569      R17C8B.F1 to      R17C8B.B0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238      R17C8B.B0 to      R17C8B.F0 UART_Inst/SLICE_45
ROUTE         1     0.448      R17C8B.F0 to      R17C8C.C1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238      R17C8C.C1 to      R17C8C.F1 UART_Inst/SLICE_26
ROUTE         1     0.000      R17C8C.F1 to     R17C8C.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    5.268   (29.5% logic, 70.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               5.251ns  (29.6% logic, 70.4% route), 6 logic levels.

 Constraint Details:

      5.251ns physical path delay UART_Inst/SLICE_2 to UART_Inst/SLICE_24 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.672ns

 Physical Path Details:

      Data path UART_Inst/SLICE_2 to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C9B.CLK to      R15C9B.Q0 UART_Inst/SLICE_2 (from ipClk_c)
ROUTE         2     1.082      R15C9B.Q0 to      R14C8A.A1 UART_Inst/ClkCount[7]
CTOF_DEL    ---     0.238      R14C8A.A1 to      R14C8A.F1 UART_Inst/SLICE_53
ROUTE         2     0.569      R14C8A.F1 to      R14C8A.B0 UART_Inst/ClkBaud_6
CTOF_DEL    ---     0.238      R14C8A.B0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     0.995      R14C8A.F0 to      R16C5C.D1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R16C5C.D1 to      R16C5C.F1 UART_Inst/SLICE_27
ROUTE         4     0.484      R16C5C.F1 to      R16C5A.A1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238      R16C5A.A1 to      R16C5A.F1 UART_Inst/SLICE_24
ROUTE         1     0.568      R16C5A.F1 to      R16C5A.B0 UART_Inst/un1_BitsSent_3_c2
CTOF_DEL    ---     0.238      R16C5A.B0 to      R16C5A.F0 UART_Inst/SLICE_24
ROUTE         1     0.000      R16C5A.F0 to     R16C5A.DI0 UART_Inst/BitsSent_6[3] (to ipClk_c)
                  --------
                    5.251   (29.6% logic, 70.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R16C5A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[9]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               5.228ns  (29.7% logic, 70.3% route), 6 logic levels.

 Constraint Details:

      5.228ns physical path delay UART_Inst/SLICE_1 to UART_Inst/SLICE_24 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.695ns

 Physical Path Details:

      Data path UART_Inst/SLICE_1 to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C9C.CLK to      R15C9C.Q0 UART_Inst/SLICE_1 (from ipClk_c)
ROUTE         2     1.003      R15C9C.Q0 to      R14C8B.A1 UART_Inst/ClkCount[9]
CTOF_DEL    ---     0.238      R14C8B.A1 to      R14C8B.F1 UART_Inst/SLICE_28
ROUTE         2     0.625      R14C8B.F1 to      R14C8A.C0 UART_Inst/ClkBaud_5
CTOF_DEL    ---     0.238      R14C8A.C0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     0.995      R14C8A.F0 to      R16C5C.D1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R16C5C.D1 to      R16C5C.F1 UART_Inst/SLICE_27
ROUTE         4     0.484      R16C5C.F1 to      R16C5A.A1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238      R16C5A.A1 to      R16C5A.F1 UART_Inst/SLICE_24
ROUTE         1     0.568      R16C5A.F1 to      R16C5A.B0 UART_Inst/un1_BitsSent_3_c2
CTOF_DEL    ---     0.238      R16C5A.B0 to      R16C5A.F0 UART_Inst/SLICE_24
ROUTE         1     0.000      R16C5A.F0 to     R16C5A.DI0 UART_Inst/BitsSent_6[3] (to ipClk_c)
                  --------
                    5.228   (29.7% logic, 70.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R16C5A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.073ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      5.073ns physical path delay UART_Inst/SLICE_5 to UART_Inst/SLICE_26 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.850ns

 Physical Path Details:

      Data path UART_Inst/SLICE_5 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C8B.CLK to      R15C8B.Q0 UART_Inst/SLICE_5 (from ipClk_c)
ROUTE         2     0.864      R15C8B.Q0 to      R14C8A.B1 UART_Inst/ClkCount[1]
CTOF_DEL    ---     0.238      R14C8A.B1 to      R14C8A.F1 UART_Inst/SLICE_53
ROUTE         2     0.569      R14C8A.F1 to      R14C8A.B0 UART_Inst/ClkBaud_6
CTOF_DEL    ---     0.238      R14C8A.B0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     1.070      R14C8A.F0 to      R17C8B.B1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R17C8B.B1 to      R17C8B.F1 UART_Inst/SLICE_45
ROUTE         3     0.569      R17C8B.F1 to      R17C8B.B0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238      R17C8B.B0 to      R17C8B.F0 UART_Inst/SLICE_45
ROUTE         1     0.448      R17C8B.F0 to      R17C8C.C1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238      R17C8C.C1 to      R17C8C.F1 UART_Inst/SLICE_26
ROUTE         1     0.000      R17C8C.F1 to     R17C8C.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    5.073   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C8B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.890ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               5.033ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      5.033ns physical path delay UART_Inst/SLICE_5 to UART_Inst/SLICE_24 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.890ns

 Physical Path Details:

      Data path UART_Inst/SLICE_5 to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C8B.CLK to      R15C8B.Q0 UART_Inst/SLICE_5 (from ipClk_c)
ROUTE         2     0.864      R15C8B.Q0 to      R14C8A.B1 UART_Inst/ClkCount[1]
CTOF_DEL    ---     0.238      R14C8A.B1 to      R14C8A.F1 UART_Inst/SLICE_53
ROUTE         2     0.569      R14C8A.F1 to      R14C8A.B0 UART_Inst/ClkBaud_6
CTOF_DEL    ---     0.238      R14C8A.B0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     0.995      R14C8A.F0 to      R16C5C.D1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R16C5C.D1 to      R16C5C.F1 UART_Inst/SLICE_27
ROUTE         4     0.484      R16C5C.F1 to      R16C5A.A1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238      R16C5A.A1 to      R16C5A.F1 UART_Inst/SLICE_24
ROUTE         1     0.568      R16C5A.F1 to      R16C5A.B0 UART_Inst/un1_BitsSent_3_c2
CTOF_DEL    ---     0.238      R16C5A.B0 to      R16C5A.F0 UART_Inst/SLICE_24
ROUTE         1     0.000      R16C5A.F0 to     R16C5A.DI0 UART_Inst/BitsSent_6[3] (to ipClk_c)
                  --------
                    5.033   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C8B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R16C5A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.021ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      5.021ns physical path delay UART_Inst/SLICE_4 to UART_Inst/SLICE_26 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.902ns

 Physical Path Details:

      Data path UART_Inst/SLICE_4 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C8C.CLK to      R15C8C.Q0 UART_Inst/SLICE_4 (from ipClk_c)
ROUTE         2     0.756      R15C8C.Q0 to      R14C8B.C1 UART_Inst/ClkCount[3]
CTOF_DEL    ---     0.238      R14C8B.C1 to      R14C8B.F1 UART_Inst/SLICE_28
ROUTE         2     0.625      R14C8B.F1 to      R14C8A.C0 UART_Inst/ClkBaud_5
CTOF_DEL    ---     0.238      R14C8A.C0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     1.070      R14C8A.F0 to      R17C8B.B1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R17C8B.B1 to      R17C8B.F1 UART_Inst/SLICE_45
ROUTE         3     0.569      R17C8B.F1 to      R17C8B.B0 UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238      R17C8B.B0 to      R17C8B.F0 UART_Inst/SLICE_45
ROUTE         1     0.448      R17C8B.F0 to      R17C8C.C1 UART_Inst/un1_BitsReceived_4_axbxc3
CTOF_DEL    ---     0.238      R17C8C.C1 to      R17C8C.F1 UART_Inst/SLICE_26
ROUTE         1     0.000      R17C8C.F1 to     R17C8C.DI1 UART_Inst/BitsReceived_7[3] (to ipClk_c)
                  --------
                    5.021   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               4.981ns  (31.2% logic, 68.8% route), 6 logic levels.

 Constraint Details:

      4.981ns physical path delay UART_Inst/SLICE_4 to UART_Inst/SLICE_24 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.942ns

 Physical Path Details:

      Data path UART_Inst/SLICE_4 to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C8C.CLK to      R15C8C.Q0 UART_Inst/SLICE_4 (from ipClk_c)
ROUTE         2     0.756      R15C8C.Q0 to      R14C8B.C1 UART_Inst/ClkCount[3]
CTOF_DEL    ---     0.238      R14C8B.C1 to      R14C8B.F1 UART_Inst/SLICE_28
ROUTE         2     0.625      R14C8B.F1 to      R14C8A.C0 UART_Inst/ClkBaud_5
CTOF_DEL    ---     0.238      R14C8A.C0 to      R14C8A.F0 UART_Inst/SLICE_53
ROUTE        14     0.995      R14C8A.F0 to      R16C5C.D1 UART_Inst/ClkBaud
CTOF_DEL    ---     0.238      R16C5C.D1 to      R16C5C.F1 UART_Inst/SLICE_27
ROUTE         4     0.484      R16C5C.F1 to      R16C5A.A1 UART_Inst/BitsSent_1_sqmuxa
CTOF_DEL    ---     0.238      R16C5A.A1 to      R16C5A.F1 UART_Inst/SLICE_24
ROUTE         1     0.568      R16C5A.F1 to      R16C5A.B0 UART_Inst/un1_BitsSent_3_c2
CTOF_DEL    ---     0.238      R16C5A.B0 to      R16C5A.F0 UART_Inst/SLICE_24
ROUTE         1     0.000      R16C5A.F0 to     R16C5A.DI0 UART_Inst/BitsSent_6[3] (to ipClk_c)
                  --------
                    4.981   (31.2% logic, 68.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R15C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     1.059       21.PADDI to     R16C5A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  184.026MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  184.026 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 43
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1118 paths, 1 nets, and 413 connections (91.57% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 13:14:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1118 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/opRxData[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_TxData[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_42 to SLICE_40 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_42 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C7B.CLK to      R17C7B.Q0 UART_Inst/SLICE_42 (from ipClk_c)
ROUTE         5     0.041      R17C7B.Q0 to      R17C7C.M0 un7lto6 (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C7B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C7C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/opRxData[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_TxData[7]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_42 to SLICE_40 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_42 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C7B.CLK to      R17C7B.Q1 UART_Inst/SLICE_42 (from ipClk_c)
ROUTE         5     0.041      R17C7B.Q1 to      R17C7C.M1 un7lto7 (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C7B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C7C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/opRxData[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opRxData[0]  (to ipClk_c +)

   Delay:               0.162ns  (74.1% logic, 25.9% route), 1 logic levels.

 Constraint Details:

      0.162ns physical path delay UART_Inst/SLICE_35 to UART_Inst/SLICE_55 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.176ns

 Physical Path Details:

      Data path UART_Inst/SLICE_35 to UART_Inst/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C7B.CLK to      R18C7B.Q0 UART_Inst/SLICE_35 (from ipClk_c)
ROUTE         5     0.042      R18C7B.Q0 to      R18C7A.M0 UART_Inst/un7lto1 (to ipClk_c)
                  --------
                    0.162   (74.1% logic, 25.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R18C7B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R18C7A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[0]  (from ipClk_c +)
   Destination:    FF         Data in        Count[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_22 to SLICE_22 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R24C4A.CLK to      R24C4A.Q0 SLICE_22 (from ipClk_c)
ROUTE         2     0.057      R24C4A.Q0 to      R24C4A.D0 Count[0]
CTOF_DEL    ---     0.059      R24C4A.D0 to      R24C4A.F0 SLICE_22
ROUTE         1     0.000      R24C4A.F0 to     R24C4A.DI0 Count_i[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R24C4A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R24C4A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_TxSend  (from ipClk_c +)
   Destination:    FF         Data in        UART_TxSend  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_41 to SLICE_41 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R16C7A.CLK to      R16C7A.Q0 SLICE_41 (from ipClk_c)
ROUTE         4     0.057      R16C7A.Q0 to      R16C7A.D0 UART_TxSend
CTOF_DEL    ---     0.059      R16C7A.D0 to      R16C7A.F0 SLICE_41
ROUTE         1     0.000      R16C7A.F0 to     R16C7A.DI0 UART_TxSend_3 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R16C7A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R16C7A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_26 to UART_Inst/SLICE_26 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_26 to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C8C.CLK to      R17C8C.Q0 UART_Inst/SLICE_26 (from ipClk_c)
ROUTE         4     0.057      R17C8C.Q0 to      R17C8C.D0 UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059      R17C8C.D0 to      R17C8C.F0 UART_Inst/SLICE_26
ROUTE         1     0.000      R17C8C.F0 to     R17C8C.DI0 UART_Inst/un1_BitsReceived_4_axbxc2 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/BitsSent[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[1]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_23 to UART_Inst/SLICE_23 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_23 to UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R16C5B.CLK to      R16C5B.Q0 UART_Inst/SLICE_23 (from ipClk_c)
ROUTE         8     0.057      R16C5B.Q0 to      R16C5B.D0 UART_Inst/ANB1
CTOF_DEL    ---     0.059      R16C5B.D0 to      R16C5B.F0 UART_Inst/SLICE_23
ROUTE         1     0.000      R16C5B.F0 to     R16C5B.DI0 UART_Inst/BitsSent_6[1] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R16C5B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R16C5B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/ClkCount[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/ClkCount[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_28 to UART_Inst/SLICE_28 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_28 to UART_Inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C8B.CLK to      R14C8B.Q0 UART_Inst/SLICE_28 (from ipClk_c)
ROUTE         3     0.057      R14C8B.Q0 to      R14C8B.D0 UART_Inst/ClkCount[0]
CTOF_DEL    ---     0.059      R14C8B.D0 to      R14C8B.F0 UART_Inst/SLICE_28
ROUTE         1     0.000      R14C8B.F0 to     R14C8B.DI0 UART_Inst/N_344_0 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R14C8B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R14C8B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/BitsSent[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsSent[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_27 to UART_Inst/SLICE_27 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_27 to UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R16C5C.CLK to      R16C5C.Q0 UART_Inst/SLICE_27 (from ipClk_c)
ROUTE        13     0.057      R16C5C.Q0 to      R16C5C.D0 UART_Inst/CO0
CTOF_DEL    ---     0.059      R16C5C.D0 to      R16C5C.F0 UART_Inst/SLICE_27
ROUTE         1     0.000      R16C5C.F0 to     R16C5C.DI0 UART_Inst/un1_BitsSent_3_axbxc0 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R16C5C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R16C5C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/BitsReceived[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/BitsReceived[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_25 to UART_Inst/SLICE_25 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_25 to UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C8A.CLK to      R17C8A.Q0 UART_Inst/SLICE_25 (from ipClk_c)
ROUTE         4     0.057      R17C8A.Q0 to      R17C8A.D0 UART_Inst/BitsReceived[0]
CTOF_DEL    ---     0.059      R17C8A.D0 to      R17C8A.F0 UART_Inst/SLICE_25
ROUTE         1     0.000      R17C8A.F0 to     R17C8A.DI0 UART_Inst/BitsReceived_7[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C8A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        43     0.300       21.PADDI to     R17C8A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 43
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1118 paths, 1 nets, and 413 connections (91.57% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

