{"docstore/metadata": {"27ac4d34-c6cb-4698-b556-0d758180a580": {"doc_hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459"}, "b2bd6990-cdce-478c-80ee-97f913e2c033": {"doc_hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d"}, "c24502fc-5a83-4e58-a426-c5dbca2265ad": {"doc_hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd"}, "b9c8c238-8893-4f29-a8f7-8436bedc4947": {"doc_hash": "cdcc5f6575593af50ea10d9a07a3addd9a9c5be89bf0deae1d879e1ed1db6e2f", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "e30c9469-a961-46a3-bc38-1e59e340c80c": {"doc_hash": "9d00b55a70d6ac15f85463cf92d6cb7104c6bbb559ed729386fbd791cb601887", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "e01d1e11-4d49-4cc6-985f-e71de707eb10": {"doc_hash": "3df4c8d26ee0f21599805404a614625cdf7e1d0a0f4aa008e15a18e978b6c7e1", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "58a9ac94-bde9-4b02-ad81-8cbcfdef8025": {"doc_hash": "0bca534c2f35ac4e8e80bdbceaaaaa1336e045dbf39af31c8cdf834276c1191c", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "3f259a84-2e43-4fa9-a7ef-f2fbd43820a7": {"doc_hash": "5683470a00a1728a229fbaf9944e42041a048202ca1e362adfd3eb1b2d1f0aa9", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "435d0e93-3dc2-4962-9735-02e2d8b831a0": {"doc_hash": "fa5e6fea46983fae4db633643da52080db5e9175ea84f0871cc1a4d56097ab6c", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "cac497ed-8e79-4c52-ab6f-84118093ee76": {"doc_hash": "5ee5b5bd3532fc120f7d1f5b0ae8bee39d12a452afa95e1525740face5280bc4", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "8816e6b0-c634-427a-927d-70d02f75bb66": {"doc_hash": "946ed910a41123b6c3ab3a5f423f9bd164bee5558ced38faf6d7f05bb4c9c57f", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "2b8eb521-f1e3-4015-a001-51bee609c6f1": {"doc_hash": "614321e97a67882b9fe7459003334f5a0a293586013f337ad03b804c64150628", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "ecfb43c4-0c06-404b-9d11-eac3f5f16a3e": {"doc_hash": "17b4f9a1b79d097ae4c87eb073472e833e164317cd21e2ee9763b6cc3f6b0ee3", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "9465986d-55a6-497a-a82e-1cb81f52ab4c": {"doc_hash": "c04949341af88afe2a03771fa8cd604d9c64cb45aec4c45c833c5f83395dd509", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "b9c0ea76-340a-4ded-aee0-838d48b27e87": {"doc_hash": "c9b9b38043b29ff9e8f28443ef797d65ecfb16246cfcc3d7bce24afa22c9372e", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "54a96161-b868-496b-a8fa-55d0ce6ce47f": {"doc_hash": "ce5fc086653893fad24f95cb4118b2ec39f3a3aa99ea4855703722742f66dcf6", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "e4230733-7f15-4466-b2f4-d78c603fc945": {"doc_hash": "a2cd390e57e70806979ae11a020424f74becc80dd4e214cf63f89649c6dee4d6", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "102fc7bf-c7cd-4aa3-87c4-5ca8fb9a7252": {"doc_hash": "d4f6661af92813ef9b647e64499d285d1ce94b71a87a1fbcc0db46c6f8d8815b", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "b237472c-1020-4655-b42e-fba757abb302": {"doc_hash": "7c19dc687e586166358f554c76f46bafc8324891c53ad1e09a11c7f0545b5b01", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "c761296c-4a93-4ae4-8dcf-6c5a75fce27c": {"doc_hash": "ba7d6373aaf952a80c447d88ec6e9fbab52691cec22212e0038cf408a178ab9f", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "591110c0-c567-4a2a-ac42-3f4af08fe91a": {"doc_hash": "dacc73e362261e9d1a77da575bc8df1c09b9f1780ed9f2e814ef4cbda77433ee", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "d24e1aad-e934-4fc9-aca6-7a411db55a9c": {"doc_hash": "a679a49244f126205aec607adb55c44b397473c61bc0d6cc330eab84283a69d5", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "14735357-c8dc-4c02-bda8-2c9223cad253": {"doc_hash": "35dc453537210e55d9f6af1407c92350b275f42feac91b99b08ec8edf48c8206", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "d3913a53-236d-4944-a784-ee9c40f2e149": {"doc_hash": "8571e3b061373a68f2052cdda4768c5800261a6bce7a2658abc3ca8cbbeab7e6", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "8f2d940e-d2fe-4640-9099-0a7166462418": {"doc_hash": "89ed06175d5c4b83d6bfac87c164b566e722d8689ce06c68a953b7178d4577ef", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "6064c3a1-f408-4d62-bb84-ad1d1637799d": {"doc_hash": "40c38e72c925cd873f314c406eb3ebc39d6af98006307796e4f1ab4b31197fa9", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "a2a9d674-21d4-4b88-aead-45d5168be783": {"doc_hash": "18881ff45b8694772e87f8cdd4c51d207ff5af6b0e3b76fdde49f932c5aa869f", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "eaa58fab-ad4a-4c5d-8f34-242d48651fe5": {"doc_hash": "a7d2b938d6b7105711707b60a315ac085778f15c4aca013d6d278bdfa43cbe57", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "b29d1909-8022-4bb1-bd40-24fb07d518bf": {"doc_hash": "eccda6559e359d0f1987d8c61c27006ac0ae61d2387933e4239c7c06e6c7441c", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "872f4b17-2e9a-4230-943f-325103cad49f": {"doc_hash": "a230ebcf26d4da762a028222e53a5149fdba07712962b74142941d6f58714b4a", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "d8be2246-0873-4eba-ba8f-fab32612dbac": {"doc_hash": "43edb510669169fecf8f7ae51a065b70b3c99258c05f2434e863fe5ac70a6bcd", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "f5df22ad-8942-48e0-939a-6e0e41d27a24": {"doc_hash": "00d0c552501e729a07f194cbfb3de84c7b10f5846551702bf8fd3510a8b5f984", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "96ebf3b7-f3b4-4c7e-8df6-a443a1936733": {"doc_hash": "6782da7c90715d0ce5973f0dd54c039e86266254c0e77e0a1b1ea5c0c29d04a2", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "849740c9-22c1-4bf4-8f97-a95d2063540c": {"doc_hash": "3f9a0a2da0ab64c3045c26de0985077cdfb70d4afbe09e12a9c4de64e4793e1f", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "deb0d74a-a036-447f-bf7d-46c334ad0201": {"doc_hash": "948ccaa919de545e7e69792048b1472f75f5c88d9d0bab079eecfab2ac3962a7", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "e49d4de0-6377-4a1d-907d-e44bd96f6cfe": {"doc_hash": "f7432e132d72085e7e28509999d0ee90cea7cc9f023b2c71183e54aba40a47f1", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "406f23fb-83ff-44e1-ae92-fea62c461f11": {"doc_hash": "a17937afff3511ea8adb38dc644909e1151234e217638e0ce037730bfec70a7c", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "c8d7b1eb-bbcd-4daf-959f-a9e08bcc28d1": {"doc_hash": "ccfcceaca7d51e452f4ebf3b5f1c374290d227b67a4ebf6f8deebe4a94a638c2", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "30e93fc0-d2f0-4cf5-861c-dda8f697f06e": {"doc_hash": "c532b0a7e06d9f4185020c417f96971003a32c7a7daaf04bab41588fbf4c068e", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "408c5490-337e-427a-be2d-e3ffbcc3fae2": {"doc_hash": "c57bc8f200fbbb00ea533a74cab349cfe1769fc7ab41099cab9aea9fccd772df", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "07a32610-d532-423d-901d-d2dc8ec51ab1": {"doc_hash": "17091f9e40236cd08d680f63717d3351335dca129673d3d47cb154a55c520903", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "403fcd4c-c8a8-421c-a9f6-1eba3448076b": {"doc_hash": "fcd00e0a072b160a2b5bcd21a4ecbd3ee3f807005b4c56d8a44ae1fc18ec8a9c", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "01a1e9ab-32ff-41bb-876e-0d4db40bf89e": {"doc_hash": "d8e3fd419f9d2173d9d88836a6607c7595682d3a1dc5aa4484d043aa771fce68", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "938089df-4803-49a4-a463-5386963693ed": {"doc_hash": "55ae48b195c94b3692468a56518078017d56378ff3875e916444ac928c70b908", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "ea0419fe-f5e7-4ea6-a6e3-a7ad5361fe57": {"doc_hash": "3166d492d9c684c2fa71e6a39242af8fe34f368b6f7a2ccbd6dadc5f58dde168", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "4ccf9d2c-be4b-45b4-ac38-ca6ef4230d99": {"doc_hash": "2d534e2a9c29b611e94cc89c8b439b879f406a6d8d7aac7a02a70f5a8c72be86", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "1b895e00-508c-4ac4-9f9c-da4ffeb3fc48": {"doc_hash": "81ee2c709052e1f7555d32aa990b89117bb50c3dd5ec033b6401da3ff26a1481", "ref_doc_id": "27ac4d34-c6cb-4698-b556-0d758180a580"}, "51c7a797-65a2-4494-8215-727f86683000": {"doc_hash": "7c70f7922ae99be646d9644f4a2251529ab856fbac6a3bb1dd00ed27ca54ff10", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "b3b48d0f-aece-4526-b380-b03cb50bc695": {"doc_hash": "380e18dbda2bc4f5feb861f8707d71e0d4412ee34a7f017fc36fd2526d36b529", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "01d85542-6435-4fb1-beab-a0a9fea2d164": {"doc_hash": "9e27fecd44813d01ab4f4a2f599bf3e397ffcb5ce64911b341b753d9703d4541", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "406482b4-4589-423c-b9f1-c1fcb86b7d55": {"doc_hash": "fa53b822876e4eff1e223ec719067fde52991b88c4dfe115281c409f209b7197", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "8ef06485-e33a-4685-87bb-33749c0f84d8": {"doc_hash": "5cc5badcfe8ab54c0835cf177050df994b4b001dcdd0fffa3f7b46a5195b4d5a", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "806518f8-2f02-4fbb-9bf9-4fb4a0e8fff9": {"doc_hash": "abefd243508d3c24ba9f4d26fb503595cbfa509e9203f632d638619022ade1c6", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "d3446ebc-4c8a-40ac-9620-f5d67ecec8df": {"doc_hash": "7a99aed35f8c4ac3c47a4d406f2d43dd195cf456afcc1b002dd3b90fb038c4c5", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "f302cd3b-6426-4389-89ce-db33656f8143": {"doc_hash": "1afaa7ddbc40727c11ddf6e6e36847b3483d581de1f5f7f610aea9f61651feb2", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "80509425-36cd-4c2f-a1c2-18baa94b222d": {"doc_hash": "4f444cb24e2783578f07400ace80c71682845b0da0adc45a25a41b82ec31cfdf", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "446c8882-14d3-4277-bb8a-9aea15675d7b": {"doc_hash": "f1343024cdc6e25f0e2b4e9b4435cd85fff04e818bfc8fb2f3117737bf4593dd", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "e084fe56-7c24-44df-8967-ec53114f2296": {"doc_hash": "81eb10da80c3689e8b83f954a37ad8218df639d799f62f8c1a01fcf57e68a854", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "ed5a811a-e4c4-405a-8829-4c44a9a20704": {"doc_hash": "dab951e4ad6c6756a58a87f5767be6ad3a636fecf242e58fcfc8455207bcc23f", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "ca2e4126-029b-40d4-a1ee-cf655e23fe30": {"doc_hash": "8004ceee9d47ce8cb88bab865b507e9d393ed28f9de118ea79b9d90a9d04c79b", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "1694ae6d-d901-46a3-b2f8-61d73dd60692": {"doc_hash": "56d86cca9183227c5c5e2c3772e47843999d4f4c0b099abea76bb17b33e2d3db", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "2b3daee6-08c0-4de9-a07b-b44b8c9058ba": {"doc_hash": "f38ed7cdcda9bfe9fbb6c883514de5b2b016853ff848225a79ecae0daa2eb985", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "75accbd7-7d3f-44c7-9647-489a09ed67ab": {"doc_hash": "522f2d7f3b14b81143008d85aa0683d49963613717c170d5b7de467124279e47", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "896c7f5a-fa11-491d-9fd7-1c1b6297d085": {"doc_hash": "627ffa31fe86e010f0d52b27c7cefd7892d8a0d964fef60f43c57d31d1e9e0e4", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "ec09f290-d6f5-4f80-bd72-e300838ce68d": {"doc_hash": "65c8d3a687895cc3aad3365d42dfd53eb5295ac280b34b97722a08a50fc2e1df", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "136f7eee-9a17-46a7-ba5b-d134f2661a3c": {"doc_hash": "ce89ff6a20bb266420ab8f559df24bc022ec98e585db0fc0c74f15b4ca32aecc", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "ff536d31-0924-43c6-9494-672772c42043": {"doc_hash": "4e34169d1572ceefc27a16738e20d81959f6e15ed89e5c2c6cdef94f4973186b", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "e3cf148d-9e3b-41bd-8766-49a3c747fb04": {"doc_hash": "2bbae7ac0e465eb12948a85a7c049bd8380480afabaa997d4f93f87639a59aa6", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "8daddc54-9789-4395-9e2d-57fdd2559afb": {"doc_hash": "4d3341c309f851abf937d372bddc2b5a4f46875a46b0df9697a9a0013465d7f5", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "eefe4774-d42e-443b-9f37-fa3cd425e6ec": {"doc_hash": "5913196742a73e8eb48b2d00c3747503fad42b5b211f7228db2b032d34f97d79", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "c223cf50-c1af-4baf-87e8-ea01e180fa98": {"doc_hash": "f1a4db34ab5696c56d0f950a581cca50f88ffd4a54156ad1b10c31135db02d32", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "d7b438d4-a0ea-4a00-904a-c331a2ecbfbe": {"doc_hash": "ca18e53e889bc42d3328b1a3d0189e0067f301ae84950f148f5ce39ff80df372", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "cf383130-a721-4792-b5d2-49976a6da2da": {"doc_hash": "525c75c64a201950ed88330d7c6fdc8c98778a2bca924028424549c73a58db56", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "59aa2df0-7060-4ae9-b727-a580bbaae41e": {"doc_hash": "c0ad822367a927a7f3e8fd004ed9fff68e2bf3c65e5f74a055563fa341728345", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "05ce7c3a-d80f-4891-91db-8a44a1f69995": {"doc_hash": "995b4af78eeef6c628e9aafd56e29d318468c90b4a2a3bc6c4797052f721756a", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "44551892-14c9-473a-91e7-32c5b2f61bf9": {"doc_hash": "cec04afa383b55365e069a978686e58687f87cc322e56226574835c3de4ec08b", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "4fa8fbed-bc52-461c-85c1-7f88814a4899": {"doc_hash": "1972ae8f6eb7986b931c8704065d2779acf6e4d228885c20338b92335d87fd0f", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "43bf9383-454f-48be-8303-c7de599a2c85": {"doc_hash": "e84b7bf06fe567bb9f3683403c1525701e1c409e058590c53180ac02950cb42f", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "1ab1c961-d591-48e2-8856-cd02a762a664": {"doc_hash": "fadf49efe5a82469babfef07179e7d38269539fb2c8a7a396ad111ad6cf833a6", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "caa1a340-2f4c-4d9a-a5d8-07abd7fdefdd": {"doc_hash": "49c5810ed2918269448b9c258e15140b8bc526ceeb48b0616c33d337947493ff", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "76cf2a5a-7a9c-4461-8ea5-cf2f9b132fcd": {"doc_hash": "5d9ea2a562a58e64caa1d40c921b8fde6217dc200c4e484f476bf52f380e5863", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "7360c2ce-d733-4bf9-b9c3-c23167216568": {"doc_hash": "3acb2e8af6f85c70a644895e7b23c2496d975e49ec6ca2a18bae9274466ea12b", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "a324e9de-b739-4e52-b3d4-714eae9c5a92": {"doc_hash": "0d4ef823ae66ce9cd37ceffc0d5e8f58182d86daad14890c85a246991e750d7a", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "c3eea456-3132-49a0-af3e-fa4500ae2a0b": {"doc_hash": "68fbb878a92e910903c233e6e77e509ed9d4f20fc8d63690dfbe693f6744c14a", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "c42e13ec-a3d2-4e87-a28e-1279333c93a6": {"doc_hash": "65e695c92141badfd9a08b73396b18544efd971e9747141aa70cc1732131a0ee", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "6a233deb-580e-4fc2-88ae-8134ad0a82dc": {"doc_hash": "9ea1614bdbdca6027faae60c0d0364421a0562cfd8bd7d72840cbdd29f0192bc", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "29658502-4ca0-48f5-b142-e32ca29a659f": {"doc_hash": "f8d7a38c16e34b03950a68d47107758bbe83464be5d2a47328865e30ffd9ba2b", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "92356ed9-f18c-4196-8af8-13fc0a2b5092": {"doc_hash": "9bf244810174cc100fd520e74c713b2130e07a2f36c18ad8603bbdd2df4036fd", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "82fcaa61-0b88-46a5-8188-bfcaae0c83e1": {"doc_hash": "d3da450d268ff532d946e61061ebb55ab7e86ebc20209801f7c4bb8dedd2c519", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "d9a2a6e8-d7de-40a3-b520-ab08f3d3f011": {"doc_hash": "39c5760256d4db637d06fa71e735d0c1d179df610fb2539aae12639217116559", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "017bda28-8a54-42aa-9380-9330f7cd7514": {"doc_hash": "f99b78bded09f1ecff7e2e4c526f7958dd85fe809090d14a352477ca3b569d55", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "0d7ef6cf-4a69-44d8-b6c8-b857b2381592": {"doc_hash": "a8900fad96d99a7c917248d64c1ad4c71a3aca5643a1b6fa038d791f0802729a", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "650f3c50-e3f8-4a71-919a-0011d6ea9915": {"doc_hash": "ce3830662f30142297a54628ef992e10b5c21a0eb1e5ca170e5bbdc4f9309499", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "b10a1a88-d9ef-4d83-8cae-6938e34d5ea5": {"doc_hash": "900e15c513493c1c64a5946b59d65b7cf78fee1f5e2fcf70f8580bd9ccaaf33d", "ref_doc_id": "b2bd6990-cdce-478c-80ee-97f913e2c033"}, "f1205bd6-ea9d-4827-ac4e-7979af5baea7": {"doc_hash": "a4a32fc17b60a989142c23e9cb6ba6bd351e84f018035693d16daff520464543", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "4d2201ad-d085-4f03-9f86-7d0691a72174": {"doc_hash": "5f6519cba6bbaea55a0aeaa4ef9ee4019eed6c2c171ab99c29d460607b074531", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "656294f9-c001-4464-a0bd-51b64b9289cb": {"doc_hash": "2d732e6d85a5f9601b2c5041bb94b9c78a4b503791c1f36b3be48d9fdcfe531d", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "182bacf8-f4f5-48f8-8313-36fd22ff0201": {"doc_hash": "07c9c5a710091a00b76ad10cf3df6d83aec0c9b25a92b2422c8fe1ba91746f7d", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "3795078f-398a-4bba-97db-45901eb819c5": {"doc_hash": "69e2ba1030e2d26db271856ebad26a1292ad2c1bde70e214b692b43e7b7d9d92", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "181486ac-1a64-4f46-9650-fac62a370eec": {"doc_hash": "0035ce82ecbdd9202384000b5aa244fb0ed8e36663fa827996f9888e4879c9cb", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "3917ce85-d157-4d85-8ff1-3b0cc46b0865": {"doc_hash": "ba71d8b9d61bcd179ee96484fc7fef4d7f537c1d0c541be49e7b37a050765de4", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "9abab5fe-e31c-43f5-8a31-9f2d6ed0b512": {"doc_hash": "21b872cbd1bca978ac231eabf263addc77171d2e5e19680e6c90850bdcd5bfd5", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "cb240fbf-4421-4d7c-a4f0-2275c6ae9636": {"doc_hash": "dcd7c297bcabc666863c0f226f42ffbdfe20ecae68573eb4aa9c411523ee25f2", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "a4d06fd0-046d-4ef5-a8c8-30546f10c470": {"doc_hash": "f4e8fe625f51e810d8ae1fb94317225ebaed182541ca8cf8fc1d8ebb0b28d863", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "c2c6e5cc-fe0b-483e-a80e-f14a2834fc97": {"doc_hash": "aa829666a8f34963212b6ff009ae545e9fe6dacd46bb1af19665b5ff800e0f38", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "d88cff41-906e-4d75-b870-58b2fddf7e31": {"doc_hash": "16ff8fc0841c743d418acf7c8d41dfa8dfe9bb4ebb7c89b3632951beff69a4f9", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "9e1db95b-2639-4418-9fdc-25260d1e2009": {"doc_hash": "c44b19bb9bbb016adf059a2db2df67823ca6c98c72573c2e294e62f51603c508", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "9938da23-4376-47f4-8c48-7b0ddf431d88": {"doc_hash": "071fe35dbeaea7e9a48ce066fc3217fd4f87adf96dc08b5c718563349683fc07", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "1ee59d9d-dea4-414f-812d-73b19d93289e": {"doc_hash": "da946da95fa663fa95a19cc5aa24158d92db75a2e15a8cad0d842f2dd48853e0", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "6f811da5-79d3-4da5-b985-19a3e7dae5c5": {"doc_hash": "204f5156a8e9b82adfd90cf0466496c4c30958e012c82a31a57f9ec1ac946a1c", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "2ecf7e0b-3f60-4409-aa29-e4b64fd1cdc4": {"doc_hash": "c07ed7d6655ca0ad2ddf0441a80146a3f869a0692b3c8dfaa831aac5525adc14", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "f7d04eb8-86e0-4f3b-bf4b-6d41bacba06d": {"doc_hash": "a84316b8772507e0d6ced977cba8e32d331cb4fc91469400fc51cae4df5645d8", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "379c17e4-c931-4fef-85a5-99d4779039b7": {"doc_hash": "d26b2e04500085dc255d03b50ffcab9690d5b89556b3345678690b1e3c2c0cd8", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "53a8c170-38f2-4d60-b543-c8ad8ccb0fe9": {"doc_hash": "9b4d4d691e9f6bfd17dfef01d6b6d70ea62e5942ef36c6d89d4da58dcea7ee00", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "9ef5a8bf-53ef-4c7a-afa2-a9a72604e75e": {"doc_hash": "8d5f35581c599b4ff2b3fc5ee6d913b4f76e26905dc41d75f4b605a48355e59a", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "826438e0-6672-4fd4-97dd-15ca2ade19d5": {"doc_hash": "17fbcf665b5decbbc168568309e86adc0669153241b8d4a2b34dccfafef865a9", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "a59d216c-52fe-43c4-bad7-eeef1d446bd6": {"doc_hash": "3c7506e87300c9a005eb0c8836bf2bd9af64eb7da0b3412e1617bfacb27ba9f8", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "55d6cb7b-1438-4cfc-ba11-f2e6d949bb6c": {"doc_hash": "04a01ae399b34f7f1cf9e332e526687381aa4d081f5f17cc65eb71d0e68e2756", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "6b7693f6-008c-4325-9835-b7f0245877c0": {"doc_hash": "21791caade3a6142611e8defe5117fc346d6fa9ba6544d5cc0bb0949bf17da58", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "1a3ccba7-d810-46b5-9e39-b71b3a1abac7": {"doc_hash": "7dee488a099a7df7e3e55e24e3f70b8043f3b539d167212b1e5e052261051ed1", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "84365766-5a07-40bf-9d86-61c6ef7ee9e3": {"doc_hash": "1ecb2e1cda46e459f965863487a5bc9fee76c0e16d2d20920a1741b509074672", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "57c6f387-e6d0-4c6e-9dd8-4eec1a4c9b42": {"doc_hash": "19e759f176caeebe8e652ead3cebf602f892f14353ea75013add25fa1799234a", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "edd4b08c-9cef-4432-9063-4932e2a8652d": {"doc_hash": "670b50770bcc2bfbe2cf516f67e8ddf95f79b74dd371c36a004b97e81b2d2381", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "e4c1342a-7c45-4966-90f3-8b124e1b4ad6": {"doc_hash": "598670bc7491d45e73ef09ea1236af7d6595571ad3fcad44f7beeeb77c258e5c", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "6276ddd5-c0bb-4cd3-8b8a-26a179a4fe89": {"doc_hash": "92534c59862d5d32502bc2e0ac68ba28ddb01e8606ebd7356d634dedf1d99276", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "e30c254d-7a6c-4129-836d-0931cc14e1f1": {"doc_hash": "a44c2f021d0c413d4a5d82d708d0c90a5e5996117441e1304abc2a0f94966c90", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "2b407c31-044f-42c2-8c7f-f4da7d476548": {"doc_hash": "59f6b00193bdfd407e4458e6fa9ca80f1a22b46ce9d4918fea837482f291a4ee", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "b7dfdb86-d5cd-43da-b9e0-ca20f79036d8": {"doc_hash": "de841045e7742b5ab7e8c8be5a9409c51f1786d10ce7d3b20fab4a7cd130f2f2", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "df4ba528-4821-41b2-b414-37866c1e0e5a": {"doc_hash": "b84b642d1d3ad84ea769518b2a552c1e6a66e48d80bfbb7a70a47308705f4eb7", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "361659c9-b253-4e89-b3d8-4bc9acf8ba45": {"doc_hash": "8a67a7fba0a16de0da95a1b913a9bab12ba998bfaff8efb31e6f69d75e8ebe77", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "4c199aeb-006d-42ab-9b86-65850294a968": {"doc_hash": "a8d40cdeb97abe27c1c44bedf7bddd22be4659d4df9e5cc6adfe22043231c61d", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "3f990d39-83a8-4925-8644-a663c212c9b8": {"doc_hash": "033122c027b2b62b21fbd1c190a793050fff4036d260652487f90da2d05e5c8e", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "73baf9df-2694-449c-8ae2-e1e22b300999": {"doc_hash": "bc5afc171927d92507ac8d61cdfb8f90fba473124cddbcd8525e468ce8175567", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "1e0f350a-7032-4884-a882-01b30ad564b5": {"doc_hash": "8be5555aca2ae85d3ed28ee42e1b7ac78887ef7e1375133c1f2a3a62c48fab72", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "934d6b66-1836-4807-bc10-f3af97b66017": {"doc_hash": "9553bb33944297ba1ffe06c44b154e72fee13d64937a1cc7c439417f04a5c9b7", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "fd0297d4-6ba5-4622-8cfe-e703e4fba3d2": {"doc_hash": "dd8651c84e0bbe6fd2773dbfd2051e751d87e954087ef54ad1447ec0e75a4181", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "d8e91ef3-df01-4ffd-8336-0e17a59e6719": {"doc_hash": "7c0c69c8c987f0814f45af6930d608281d22294c116d0854c4a1acc8ee386601", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}, "3d2bd07a-2af6-4956-a2a2-0bd10d7c0675": {"doc_hash": "bd821d82c1039f7f8dc6f66caa886cbcb0610710807a7cebd96c3096b3bbbac9", "ref_doc_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad"}}, "docstore/data": {"b9c8c238-8893-4f29-a8f7-8436bedc4947": {"__data__": {"id_": "b9c8c238-8893-4f29-a8f7-8436bedc4947", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e30c9469-a961-46a3-bc38-1e59e340c80c", "node_type": "1", "metadata": {}, "hash": "e064026b0d116f8d34bbf63781e3abb83089df949682a5c6ecfb736d55293359", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "NVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \nDS-10662-001v1.6 | 1 \n\n\n# NVIDIA Jetson AGX Orin Series Modules \n\n\nAmpere\u00ae GPU + Arm\u00ae Cortex\u00ae-A78AE CPU + LPDDR5 + 64GB eMMC5.1 \n\n\n## Data Sheet \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 2 \n\n\n \n\n\n# Document History \n\n\nDS-10662-001v1.6 \n\n\nVersion \nDate \nDescription of Change \n\n\nv1.0 \nMarch 18, 2022 \nInitial release \n\n\nv1.1 \nJuly 29, 2022 \n\u2022\n \nUpdated Storage section in Table 1-3 for clarity  \n\n\n\u2022\n \nthrough Table 4-6 with Cumulative BitRate \n\n\n\u2022\n \nAdded Section 7.2 \u201cEnvironmental and Mechanical Screening\u201d \n\n\n\u2022\n \nAdded Table 7-6 \u201cJAX Orin 64GB and 32GB Environmental Testing\u201d \n\n\n\u2022\n \nUpdated 10GbE support to 1x 10GbE instead of 4x 10GbE throughout the data \nsheet \n\n\n\u2022\n \nAdded notes to reference \n*Jetson AGX Orin Design Guide for Supported UPHY *\n*Configs*\n \n\n\n\u2022\n \nWith the Supported UPHY Configs support 5x PCIe Controllers.  \n\n\n\u2022\n \nChanged the voltage range for PMIC_BBATT pin to 1.85V to 5.5V \n\n\nv1.2 \nNovember 10, 2022 \n\u2022\n \nAdded note for USB 3.2 referring to USB 3.2 Gen 1x1 and USB 3.2 Gen 2x1 under \nNVIDIA Orin SoC Features on Jetson AGX Orin SOM table. \n\n\n\u2022\n \nAdded maximum current for PMIC_BBAT in Table 7-1. Maximum Ratings table. \n\n\n\u2022\n \nAdded note under 5.1 USB Interfaces section. \n\n\n\u2022\n \nAdded 7.1.3 Storage and Handling table. \n\n\n\u2022\n \nAdded module weight for mechanical drawing. \n\n\nv1.3 \nMarch 30, 2023 \n\u2022\n \nUpdated total bandwidth of Multi-Gigabit Ethernet (MGBE) controller. \n\n\n\u2022\n \nUpdated Section 5.7 MGBE for clarity. \n\n\n\u2022\n \nUpdated information under SOM Mechanical Drawings. \n\n\n\u2022\n \nUpdated Module Mechanical Drawing - Side View. \n\n\n\u2022\n \nAdded Module Mechanical Drawing - Midpoint of the Connector View. \n\n\nv1.4 \nApril 27, 2023 \n\u2022\n \nAdded Jetson AGX Orin Industrial Module Specs.  \n\n\n\u2022\n \nFixed typos in NVJPEG tables.  \n\n\n\u2022\n \nUpdated System Block Diagram.  \n\n\nv1.5 \nMay 24, 2023 \n\u2022\n \nFixed typos in LPDDR5 section.\n \n\n\n\u2022\n \nUpdated the Jetson AGX Orin Industrial Environmental Testing table. \n\n\nv1.6 \nDecember 5, 2024 \n\u2022\n \nAdded SPI timing diagrams and parameters \n\n\n \n \n \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 3 \n\n\n \n\n\n# Table of Contents \n\n\n**Chapter 1.**\n \n**Overview ..................................................................................................... 8**\n \n\n\n**Chapter 2.**\n \n**Functional Description ............................................................................... 13**\n \n\n\n**Chapter 3.**\n \n**Power and System Management ................................................................ 15**\n \n\n\n3.1\n \nInput Power ............................................................................................................................. 15\n \n\n\n3.2\n \nPower Sequencing ................................................................................................................... 15\n \n\n\n3.3\n \nPower States ............................................................................................................................ 15\n \n\n\n3.3.1\n \nON State ............................................................................................................................ 15\n \n\n\n3.3.2\n \nSC7 \u2013 Deep Sleep State ..................................................................................................... 16\n \n\n\n3.3.3\n \nOFF State ........................................................................................................................... 16\n \n\n\n**Chapter 4.**\n \n**NVIDIA Orin SoC Overview ......................................................................... 17**\n \n\n\n4.1\n \nNVIDIA Ampere GPU ............................................................................................................... 17\n \n\n\n4.1.1\n \nCompute Features ............................................................................................................ 18", "mimetype": "text/plain", "start_char_idx": 0, "end_char_idx": 3931, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e30c9469-a961-46a3-bc38-1e59e340c80c": {"__data__": {"id_": "e30c9469-a961-46a3-bc38-1e59e340c80c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b9c8c238-8893-4f29-a8f7-8436bedc4947", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "cdcc5f6575593af50ea10d9a07a3addd9a9c5be89bf0deae1d879e1ed1db6e2f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e01d1e11-4d49-4cc6-985f-e71de707eb10", "node_type": "1", "metadata": {}, "hash": "dadb1c746e039050efae4ce06f177eabfb9333f8deeaadd41986bc2adb2ed3f4", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Chapter 2.**\n \n**Functional Description ............................................................................... 13**\n \n\n\n**Chapter 3.**\n \n**Power and System Management ................................................................ 15**\n \n\n\n3.1\n \nInput Power ............................................................................................................................. 15\n \n\n\n3.2\n \nPower Sequencing ................................................................................................................... 15\n \n\n\n3.3\n \nPower States ............................................................................................................................ 15\n \n\n\n3.3.1\n \nON State ............................................................................................................................ 15\n \n\n\n3.3.2\n \nSC7 \u2013 Deep Sleep State ..................................................................................................... 16\n \n\n\n3.3.3\n \nOFF State ........................................................................................................................... 16\n \n\n\n**Chapter 4.**\n \n**NVIDIA Orin SoC Overview ......................................................................... 17**\n \n\n\n4.1\n \nNVIDIA Ampere GPU ............................................................................................................... 17\n \n\n\n4.1.1\n \nCompute Features ............................................................................................................ 18\n \n\n\n4.1.2\n \nGraphics Features ............................................................................................................. 18\n \n\n\n4.1.3\n \nGPU Architecture .............................................................................................................. 19\n \n\n\n4.2\n \nCPU Complex ........................................................................................................................... 19\n \n\n\n4.2.1\n \nCPU .................................................................................................................................... 19\n \n\n\n4.2.2\n \nSupporting Features.......................................................................................................... 20\n \n\n\n4.2.3\n \nPerformance Monitoring .................................................................................................. 20\n \n\n\n4.3\n \nProgrammable Vision Accelerator and Deep Learning Accelerator Cluster ........................... 21\n \n\n\n4.4\n \nMulti-Standard Video Decoder ............................................................................................... 21\n \n\n\n4.5\n \nMulti-Standard Video Encoder ................................................................................................ 23\n \n\n\n4.6\n \nOptical Flow Accelerator ......................................................................................................... 24\n \n\n\n4.7\n \nNVJPEG .................................................................................................................................... 26\n \n\n\n4.8\n \nSensor Processing Engine ........................................................................................................ 27\n \n\n\n4.9\n \nSecurity Subsystem ................................................................................................................. 27\n \n\n\n4.9.1\n \nPlatform Security Controller ............................................................................................. 27\n \n\n\n4.9.2\n \nSecurity Engine.................................................................................................................. 28\n \n\n\n4.10\n \nJetson AGX Orin SOM Memory ............................................................................................... 28\n \n4.11\n \nUSB Interfaces ......................................................................................................................... 29\n \n\n\n**Chapter 5.**\n \n**Interfaces .................................................................................................. 30**\n \n\n\n5.1\n \nSD and eMMC Controller......................................................................................................... 30\n \n\n\n5.2\n \nSerial Peripheral Interface ....................................................................................................... 30\n \n\n\n5.3\n \nI2C Controller .......................................................................................................................... 33\n \n\n\n5.4\n \nUART ........................................................................................................................................ 33\n \n\n\n5.5\n \nRGMII ....................................................................................................................................... 34\n \n\n\n5.6\n \nMGBE ....................................................................................................................................... 34\n \n\n\n5.7\n \nCAN .......................................................................................................................................... 34\n \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 4 \n\n\n \n\n\n5.8\n \nDisplay Interfaces .................................................................................................................... 35\n \n\n\n5.9\n \nAudio Interfaces ...................................................................................................................... 36\n \n\n\n5.10\n \nPulse-Width Frequency Modulation Interface ........................................................................ 37\n \n5.11\n \nGeneral Purpose I/O ................................................................................................................ 37\n \n5.12\n \nJTAG 37\n \n5.13\n \nSystem Control Signals ............................................................................................................ 37\n \n5.14\n \nUPHY Configurations ............................................................................................................... 38\n \n5.15\n \nCSI Configurations ................................................................................................................... 38\n \n\n\n5.15.1\n \nD-PHY Configurations ........................................................................................................ 40\n \n5.15.2\n \nSupported C-PHY Configurations ...................................................................................... 42\n \n\n\n**Chapter 6.**\n \n**Pin Definitions ........................................................................................... 44**\n \n\n\n6.1\n \nPower-On Reset Behavior ....................................................................................................... 44\n \n\n\n6.2\n \nSOM B2B Connector Pinout .................................................................................................... 45\n \n\n\n**Chapter 7.**\n \n**Electrical and Mechanical Characteristics ................................................... 46**\n \n\n\n7.1\n \nElectrical Specifications ........................................................................................................... 46\n \n\n\n7.1.1\n \nAbsolute Maximum Ratings .............................................................................................. 46\n \n\n\n7.1.2\n \nRecommended Operating Conditions .............................................................................. 47\n \n\n\n7.1.3\n \nStorage and Handling ........................................................................................................ 47\n \n\n\n7.1.4\n \nDigital Logic ....................................................................................................................... 47\n \n\n\n7.2\n \nEnvironmental and Mechanical Screening .............................................................................. 48", "mimetype": "text/plain", "start_char_idx": 2387, "end_char_idx": 10308, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e01d1e11-4d49-4cc6-985f-e71de707eb10": {"__data__": {"id_": "e01d1e11-4d49-4cc6-985f-e71de707eb10", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e30c9469-a961-46a3-bc38-1e59e340c80c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "9d00b55a70d6ac15f85463cf92d6cb7104c6bbb559ed729386fbd791cb601887", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "58a9ac94-bde9-4b02-ad81-8cbcfdef8025", "node_type": "1", "metadata": {}, "hash": "8210b4e191c04053f4d4ca445c3f0b7fed8e168b85bcdab04a64cf15a148ce84", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Chapter 6.**\n \n**Pin Definitions ........................................................................................... 44**\n \n\n\n6.1\n \nPower-On Reset Behavior ....................................................................................................... 44\n \n\n\n6.2\n \nSOM B2B Connector Pinout .................................................................................................... 45\n \n\n\n**Chapter 7.**\n \n**Electrical and Mechanical Characteristics ................................................... 46**\n \n\n\n7.1\n \nElectrical Specifications ........................................................................................................... 46\n \n\n\n7.1.1\n \nAbsolute Maximum Ratings .............................................................................................. 46\n \n\n\n7.1.2\n \nRecommended Operating Conditions .............................................................................. 47\n \n\n\n7.1.3\n \nStorage and Handling ........................................................................................................ 47\n \n\n\n7.1.4\n \nDigital Logic ....................................................................................................................... 47\n \n\n\n7.2\n \nEnvironmental and Mechanical Screening .............................................................................. 48\n \n\n\n7.3\n \nMechanical Specifications ....................................................................................................... 51\n \n\n\n7.3.1\n \nSOM Mechanical Drawings ............................................................................................... 51\n \n\n\n7.3.2\n \nModule Mounting Hole ..................................................................................................... 54\n \n\n\n \n\n\n \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 5 \n\n\n \n\n\n# List of Figures \n\n\nFigure 2-1.\n \nSystem Block Diagram .................................................................................................14\n \n\n\nFigure 5-1\n \nSPI Initiator Timing ......................................................................................................31\n \n\n\nFigure 5-2\n \nSPI Target Timing ........................................................................................................32\n \n\n\nFigure 7-1.\n \nModule Outline Drawing - 3D View ............................................................................51\n \n\n\nFigure 7-2.\n \nModule Mechanical Drawing - Top View ....................................................................52\n \n\n\nFigure 7-3.\n \nModule Mechanical Drawing - Side View ...................................................................52\n \n\n\nFigure 7-4.\n \nModule Mechanical Drawing - Midpoint of the Connector View ...............................53\n \n\n\nFigure 7-5.\n \nOrin Module Mounting Hole .......................................................................................54\n \n\n\n \n\n\n# List of Tables \n\n\nTable 1-1.\n \nNVIDIA Jetson AGX Orin Modules ................................................................................. 8\n \n\n\nTable 1-2.\n \nJetson AGX Orin SOM Product Summary ...................................................................... 8\n \n\n\nTable 1-3.\n \nNVIDIA Orin SoC Features on Jetson AGX Orin SOM ..................................................10\n \n\n\nTable 3-1.\n \nOFF Events...................................................................................................................16\n \n\n\nTable 4-1.\n \nSupported Video Decode Streams JAOi ......................................................................22\n \n\n\nTable 4-2.\n \nSupported Video Decode Streams JAO 64GB .............................................................22\n \n\n\nTable 4-3.\n \nSupported Video Decode Streams JAO 32GB .............................................................23\n \n\n\nTable 4-4.\n \nSupported Video Encode Streams JAOi ......................................................................23\n \n\n\nTable 4-5.\n \nSupported Video Encode Streams JAO 64GB..............................................................24\n \n\n\nTable 4-6.\n \nSupported Video Encode Streams JAO 32GB..............................................................24\n \n\n\nTable 4-7.\n \nOptical Flow Accelerator .............................................................................................25\n \n\n\nTable 4-8.\n \nOFA Streams JAOi64 ...................................................................................................25\n \n\n\nTable 4-9.\n \nOFA Streams JAO32/JAO64 .........................................................................................25\n \n\n\nTable 4-10.\n \nNVJPEG Streams per Instance JAO ..............................................................................26\n \n\n\nTable 5-1.\n \nSPI Mode Descriptions ................................................................................................31\n \n\n\nTable 5-2\n \nSPI Initiator Timing Parameters ..................................................................................31\n \n\n\nTable 5-3\n \nSPI Target Parameters .................................................................................................32\n \n\n\nTable 5-4.\n \nCSI Configurations D-PHY Mode .................................................................................40\n \n\n\nTable 5-5.\n \nCSI Configurations C-PHY Mode ..................................................................................42\n \n\n\nTable 7-1.\n \nMaximum Ratings .......................................................................................................46\n \n\n\nTable 7-2.\n \nRecommended Operating Conditions ........................................................................47\n \n\n\nTable 7-3.\n \nTypical Handling and Storage Environment ................................................................47\n \n\n\nTable 7-4.\n \nCMOS Pin Type DC Characteristics ..............................................................................48\n \n\n\nTable 7-5.\n \nOpen Drain Pin Type DC Characteristics .....................................................................48\n \n\n\nTable 7-6.\n \nJetson AGX Orin 64GB and 32GB Environmental Testing ...........................................48", "mimetype": "text/plain", "start_char_idx": 8945, "end_char_idx": 15167, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "58a9ac94-bde9-4b02-ad81-8cbcfdef8025": {"__data__": {"id_": "58a9ac94-bde9-4b02-ad81-8cbcfdef8025", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e01d1e11-4d49-4cc6-985f-e71de707eb10", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "3df4c8d26ee0f21599805404a614625cdf7e1d0a0f4aa008e15a18e978b6c7e1", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3f259a84-2e43-4fa9-a7ef-f2fbd43820a7", "node_type": "1", "metadata": {}, "hash": "5d433e101a0b0660520583b0b0c3eccac43cb3c20b1ac464c20ee880dec7d488", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Table 5-2\n \nSPI Initiator Timing Parameters ..................................................................................31\n \n\n\nTable 5-3\n \nSPI Target Parameters .................................................................................................32\n \n\n\nTable 5-4.\n \nCSI Configurations D-PHY Mode .................................................................................40\n \n\n\nTable 5-5.\n \nCSI Configurations C-PHY Mode ..................................................................................42\n \n\n\nTable 7-1.\n \nMaximum Ratings .......................................................................................................46\n \n\n\nTable 7-2.\n \nRecommended Operating Conditions ........................................................................47\n \n\n\nTable 7-3.\n \nTypical Handling and Storage Environment ................................................................47\n \n\n\nTable 7-4.\n \nCMOS Pin Type DC Characteristics ..............................................................................48\n \n\n\nTable 7-5.\n \nOpen Drain Pin Type DC Characteristics .....................................................................48\n \n\n\nTable 7-6.\n \nJetson AGX Orin 64GB and 32GB Environmental Testing ...........................................48\n \n\n\nTable 7-7.\n \nJetson AGX Orin Industrial Environmental Testing (Preliminary) ...............................50\n \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 6 \n\n\n \n\n\n \n\n\n**AI Performance  **\n\n\nJAOi: Up to 248 TOPs (INT8)  \nJAO 64GB: Up to 275 Sparse TOPS (INT8)  \nJAO 32GB: Up to 200 Sparse TOPs (INT8)  \n\n\n**Ampere GPU  **\n\n\nJAOi: two graphics processing cluster (GPC) | eight \ntexture processing clusters (TPC) | 2048 NVIDIA\n\u00ae\n CUDA\n\u00ae\n \ncores | 64 Tensor cores Ray-Tracing cores | 156 Sparse \nTOPS | Maximum Operating Frequency: 1.185 GHz \n\n\nJAO 64GB: two graphics processing cluster (GPC) | eight \ntexture processing clusters (TPC) | 2048 NVIDIA\n\u00ae\n CUDA\n\u00ae\n \ncores | 64 Tensor cores Ray-Tracing cores | 170 Sparse \nTOPS | Maximum Operating Frequency: 1.3 GHz \n\n\nJAO 32GB: two graphics processing cluster (GPC) | seven \ntexture processing clusters (TPC) | 1792 NVIDIA\n\u00ae\n CUDA\n\u00ae\n \ncores | 56 Tensor cores Ray-Tracing cores | 108 Sparse \nTOPS | Maximum Operating Frequency: 939 MHz \n\n\nJAO/JAOi: End-to-end lossless compression | Tiled \nCaching | OpenGL\n\u00ae\n 4.6+ | OpenGL ES 3.2 | Vulkan\u2122 \n1.2+\n\u25ca\n | CUDA 10.2+\n**  **\n\n\n**Arm Cortex-A78AE CPU **\n\n\nArm v8.2 (64-bit) heterogeneous multi-processing \n(HMP) CPU architecture   \n\n\nJAOi: 12x cores | three CPU clusters (four cores/cluster) \n| 259 SPECint_rate2006 | Maximum Operating \nFrequency: 1.971 GHz \n\n\nJAO 64GB: 12x cores | three CPU clusters (four \ncores/cluster) | 259 SPECint_rate2006 | Maximum \nOperating Frequency: 2.2 GHz \n\n\nJAO 32GB: 8x cores | two CPU clusters (four \ncores/cluster) | 177 SPECint_rate2006 | Maximum \nOperating Frequency: 2.2 GHz \n\n\nJAOi /JAO: L1 Cache: 64 KB L1 instruction cache (I-cache) \n+ 64 KB L1 data cache (D-cache) per CPU core | L2 \nCache: 256 KB per CPU core | L3 Cache: 2MB per CPU \ncluster  \n\n\n**Memory **\n\n\nJAOi: 64GB 256-bit LPDDR5 DRAM with ECC Support  \n\n\nJAO 64GB: 64GB 256-bit LPDDR5 DRAM  \n\n\nJAO 32GB: 32GB 256-bit LPDDR5 DRAM  \n\n\nJAO/JAOi: Secure External Memory Access Using \nTrustZone\n\u00ae\n Technology | System MMU | Maximum \nOperating Frequency: 3200 MHz \n\n\n**Storage **\n\n\n64GB eMMC 5.1 Flash Storage | Bus Width: 8-bit | \nMaximum Bus Frequency: 200 MHz (HS400 or HS533)  \n\n\n64MB NOR Boot Flash | 8MB NOR Secure Key Flash\n** **\n\n\n**Display Controller **\n\n\n1x shared HDMI 2.1, eDP1.4, VESA DisplayPort 1.4a HBR3", "mimetype": "text/plain", "start_char_idx": 13875, "end_char_idx": 17530, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "3f259a84-2e43-4fa9-a7ef-f2fbd43820a7": {"__data__": {"id_": "3f259a84-2e43-4fa9-a7ef-f2fbd43820a7", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "58a9ac94-bde9-4b02-ad81-8cbcfdef8025", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "0bca534c2f35ac4e8e80bdbceaaaaa1336e045dbf39af31c8cdf834276c1191c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "435d0e93-3dc2-4962-9735-02e2d8b831a0", "node_type": "1", "metadata": {}, "hash": "757b99091d3c61fae85dbda0782fb5c9662a547cca41186f60a0435c6cd9816a", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Memory **\n\n\nJAOi: 64GB 256-bit LPDDR5 DRAM with ECC Support  \n\n\nJAO 64GB: 64GB 256-bit LPDDR5 DRAM  \n\n\nJAO 32GB: 32GB 256-bit LPDDR5 DRAM  \n\n\nJAO/JAOi: Secure External Memory Access Using \nTrustZone\n\u00ae\n Technology | System MMU | Maximum \nOperating Frequency: 3200 MHz \n\n\n**Storage **\n\n\n64GB eMMC 5.1 Flash Storage | Bus Width: 8-bit | \nMaximum Bus Frequency: 200 MHz (HS400 or HS533)  \n\n\n64MB NOR Boot Flash | 8MB NOR Secure Key Flash\n** **\n\n\n**Display Controller **\n\n\n1x shared HDMI 2.1, eDP1.4, VESA DisplayPort 1.4a HBR3   \n\n\nMaximum Resolution (eDP/DP/HDMI): (up to) 8K60 (up to \n36 bpp) | Multiple displays can be supported over DP \ninterface with MST  \n\n\n**Multi-Stream HD Video and JPEG **\n\n\nVideo Decode: H.265 (HEVC), H.264, AV1, VP9, VP8, MPEG-\n4, MPEG-2, VC-1 \n\n\nVideo Encode: H.265 (HEVC), H.264, AV1 \n\n\nJPEG (Decode and Encode) \n\n\nOptical Flow Accelerator  \n\n\n\u2022\n \nOptical Flow \n\n\n\u2022\n \nStereo Disparity Estimation  \n\n\n**Audio **\n\n\nDedicated programmable audio processor | Arm Cortex A9\n \nwith NEON | PDM in/out | Industry-standard High-\nDefinition Audio (HDA) controller provides a multi-channel \naudio path to the HDMI\n\u00ae\n interface \n\n\n**Imaging**\n \n16x lanes total | D-PHY v2.1 (40 Gbps)  \n\n\n16x trio links total | C-PHY v2.0 (164 Gbps) \n\n\n**Networking **\n\n\n1x GbE | 1x 10GbE   \n\n\n**Peripheral Interfaces **\n\n\n*USB: xHCI host controller with integrated PHY (up to) 3x \nUSB 3.2 Gen2 (10Gbps), 4x USB2.0 | PCIe Gen4: 2 x8, 1 x4, 2 \nx1 | SD/MMC controller (supporting eMMC 5.1, SD 4.0, \nSDHOST 4.0 and SDIO 3.0) | 4x UART | 3x SPI | 8x I\n2\nC | 2x \nCAN | 4x I\n2\nS | 2x DMIC | 1x DSPK | GPIOs \n \n\n\n**Mechanical **\n\n\nModule Size: 100.0 mm x 87.0 mm x 16.0 mm | 699 pin B2B \nConnector | Integrated Thermal Transfer Plate (TTP) with \nHeatpipe \n\n\n \n\n\n \n\n\n \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 7 \n\n\n \n\n\n**DL Accelerator  **\n\n\nJAOi/JAO: 2x NVDLA 2.0 Engines   \n\n\nJAOi: Maximum Operating Frequency: 1.4 GHz | 46 \nTOPS each (Sparse INT8) \n\n\nJAO 64GB: Maximum Operating Frequency: 1.6 GHz | \n52.5 TOPS each (Sparse INT8) \n\n\nJAO 32GB: Maximum Operating Frequency: 1.4 GHz | 46 \nTOPs each (Sparse INT8)  \n \n\n\n**Operating Requirements **\n\n\nJAOi: **TTP Surface Temperature: -40\u00b0C to 85\u00b0C | TTP \nSurface: 85\u00b0C max | Power Input: 5V (MV) and 7V to 20V \n(HV) | Operating Lifetime (24x7): 10 years \n\n\nJAO: **TTP Surface Temperature: -25\u00b0C to 80\u00b0C | TTP \nSurface: 80\u00b0C max Power Input: 5V (MV) and 7V to 20V (HV) \n| Operating Lifetime (24x7): 5 years \n\n\nJAOi Maximum Module Power: Up to 75W \nJAO 64GB Maximum Module Power:  Up to 60W \nJAO 32GB Maximum Module Power: Up to 40W", "mimetype": "text/plain", "start_char_idx": 17006, "end_char_idx": 19635, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "435d0e93-3dc2-4962-9735-02e2d8b831a0": {"__data__": {"id_": "435d0e93-3dc2-4962-9735-02e2d8b831a0", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3f259a84-2e43-4fa9-a7ef-f2fbd43820a7", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5683470a00a1728a229fbaf9944e42041a048202ca1e362adfd3eb1b2d1f0aa9", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "cac497ed-8e79-4c52-ab6f-84118093ee76", "node_type": "1", "metadata": {}, "hash": "60d59d08b09085024255ebdcee6ff6326832fc62cdf5a1fd9f83987888130541", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Operating Requirements **\n\n\nJAOi: **TTP Surface Temperature: -40\u00b0C to 85\u00b0C | TTP \nSurface: 85\u00b0C max | Power Input: 5V (MV) and 7V to 20V \n(HV) | Operating Lifetime (24x7): 10 years \n\n\nJAO: **TTP Surface Temperature: -25\u00b0C to 80\u00b0C | TTP \nSurface: 80\u00b0C max Power Input: 5V (MV) and 7V to 20V (HV) \n| Operating Lifetime (24x7): 5 years \n\n\nJAOi Maximum Module Power: Up to 75W \nJAO 64GB Maximum Module Power:  Up to 60W \nJAO 32GB Maximum Module Power: Up to 40W \n\n\n \n\n\n \n\n\n     \n \n**    Notes: **\nThe Jetson AGX Orin Developer Kit can be used to develop the Jetson AGX Orin Series. The Developer Kit\n \nhas the full GPU, CPU, DLA, \nNVENC, and NVDEC performance of Jetson AGX Orin 64GB. Refer to the \u201cSoftware Features\u201d section of the latest \n*L4T Developer Guide *\nfor a list \nof supported features; all features may not be available. \n\n\n\u25ca \nProduct is based on a published Khronos Specification and is expected to pass the Khronos Conformance Process. Current conformance status \ncan be found at \nwww.khronos.org/conformance\n. \n\n\n\u2022\n \n*\nSee the NVIDIA \n*Jetson AGX Orin Design Guide*\n for details on the UPHY Configurations supported. MGBE, USB 3.2, and PCIe share UPHY Lanes \n\n\n\u2022\n \n**\nSee the NVIDIA \n*Jetson AGX Orin Series Thermal Design Guide*\n for details. \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 8 \n\n\n# Chapter 1.\n#  \n# Overview \n\n\nThe NVIDIA\n\u00ae\n Jetson\n\u00ae\n AGX Orin System-on-Module (SOM) blends industry-leading performance, power \nefficiency, integrated deep learning capabilities, and rich I/O to enable emerging technologies with \ncompute-intensive requirements. The Jetson AGX Orin SOM is designed for a wide variety of \napplications requiring varying performance metrics. \n\n\nTable 1-1. \nNVIDIA Jetson AGX Orin Modules \n\n\nModule \nDescription \n\n\nJetson AGX Orin 64GB (JAO 64GB)  \nAmpere GPU + Arm Cortex-A78AE CPU + 64GB LPDDR5 + 64GB \neMMC 5.1 \n\n\nJetson AGX Orin 32GB (JAO 32GB)  \nAmpere GPU + Arm Cortex-A78AE CPU + 32GB LPDDR5 + 64GB \neMMC 5.1 \n\n\nJetson AGX Orin Industrial (JAOi)  \nAmpere GPU + Arm Cortex-A78AE CPU + 64GB LPDDR5 (+ECC) + \n64GB eMMC 5.1 \n\n\nReferences to JAO and Jetson AGX Orin include and can be read as Jetson AGX Orin 64GB, Jetson AGX \nOrin 32GB, and Jetson AGX Orin Industrial except where explicitly noted. \n\n\nTable 1-2. \nJetson AGX Orin SOM Product Summary \n\n\nDescription \nConfiguration / Operation / Performance \n\n\nTotal module power \nJAOi: 15W | 35W | 60W, and up to 75W  \n\n\nJAO 64GB: 15W | 30W | 50W, and up to 60W \n\n\nJAO 32GB: 15W | 30W | 40W \n\n\nCPU \nJAOi: Arm\n\u00ae\n v8.2 (64-bit) | 12x (up to 6\u00d7 lock step) Arm Cortex-A78AE cores \n| three CPU clusters (four cores/cluster) | \n259 \nSPECint_rate2006 \n\n\nJAO 64GB: Arm\n\u00ae\n v8.2 (64-bit) | 12x (up to 6\u00d7 lock step) Arm Cortex-A78AE \ncores | three CPU clusters (four cores/cluster) | 259 SPECint_rate2006", "mimetype": "text/plain", "start_char_idx": 19176, "end_char_idx": 22013, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "cac497ed-8e79-4c52-ab6f-84118093ee76": {"__data__": {"id_": "cac497ed-8e79-4c52-ab6f-84118093ee76", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "435d0e93-3dc2-4962-9735-02e2d8b831a0", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "fa5e6fea46983fae4db633643da52080db5e9175ea84f0871cc1a4d56097ab6c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "8816e6b0-c634-427a-927d-70d02f75bb66", "node_type": "1", "metadata": {}, "hash": "3e19b40dfdbe84e5904ffdbc0522c91cb214152aa2a654034ba40cc9697921b0", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Description \nConfiguration / Operation / Performance \n\n\nTotal module power \nJAOi: 15W | 35W | 60W, and up to 75W  \n\n\nJAO 64GB: 15W | 30W | 50W, and up to 60W \n\n\nJAO 32GB: 15W | 30W | 40W \n\n\nCPU \nJAOi: Arm\n\u00ae\n v8.2 (64-bit) | 12x (up to 6\u00d7 lock step) Arm Cortex-A78AE cores \n| three CPU clusters (four cores/cluster) | \n259 \nSPECint_rate2006 \n\n\nJAO 64GB: Arm\n\u00ae\n v8.2 (64-bit) | 12x (up to 6\u00d7 lock step) Arm Cortex-A78AE \ncores | three CPU clusters (four cores/cluster) | 259 SPECint_rate2006 \n\n\nJAO 32GB: Arm\u00ae v8.2 (64-bit) | 8x Arm Cortex-A78AE cores | two CPU \nclusters (four cores/cluster) | 177 SPECint_rate2006 \n\n\nGPU \nJAOi: Ampere GPU two GPC | eight TPC | Up to 156 INT8 Sparse TOPS or \n85 FP16 Sparse TFLOPS (Tensor Cores) | Up to 4.8 FP32 TFLOPS or 9.6 FP16 \nTFLOPS (CUDA cores) \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 9 \n\n\n \n\n\nDescription \nConfiguration / Operation / Performance \n\n\nJAO 64GB: Ampere GPU two GPC | eight TPC | Up to 170 INT8 Sparse \nTOPS or 85 Sparse FP16 TFLOPS (Tensor Cores) | Up to 5.32 FP32 TFLOPS \nor 10.649 FP16 TFLOPS (CUDA cores) \n\n\nJAO 32GB: Ampere GPU two GPC | seven TPC | Up to 108 INT8 Sparse \nTOPS or 54 FP16 Sparse TFLOPS (Tensor Cores) | Up to 3.365 FP32 TFLOPS \nor 6.73 FP16 TFLOPS (CUDA cores) \n\n\nVision and DNN accelerators \nDeep Learning Accelerator (DLA)  \n\n\nJAOi: Up to 92 INT8 TOPS (Sparse, Deep Learning Inference) \n\n\nJAO 64GB: Up to 105 INT8 TOPS (Sparse, Deep Learning Inference) \n\n\nJAO 32GB: Up to 92 INT8 TOPS (Sparse, Deep Learning Inference) \n\n\nJAO/JAOi: 2 MB dedicated SRAM \n\n\nProgrammable Vision Accelerator (PVA) | Up to 512 INT16 GMACS or 2048 \nINT8 GMACS | 2 MB dedicated SRAM \n\n\nPlatform security controller \nRISC-V subsystem, PKC crypto (RSA3K) \n\n\nMemory \nJAOi: 64GB LPDDR5 with ECC Support  \n\n\nJAO 64GB: 64 GB LPDDR5 \n\n\nJAO 32GB: 32 GB LPDDR5 \n\n\nDisplay \n1x: shared HDMI\u2122 2.1, eDP1.4, VESA\n\u00ae\n DisplayPort\u2122 (DP) HBR3 \n\n\nStorage \n64 GB eMMC 5.1 \n\n\n64 MB NOR Boot Flash \n\n\n8 MB NOR Secure Key Flash \n\n\nEncoder \nJAOi: 1x 4K60 (H.265)  \n\n\nJAO 64GB 2x: 4K60 (H.265)   \n\n\nJAO 32GB 1x: 4K60 (H.265)  \n\n\nDecoder \nJAOi: 3x: 4K60 (H.265) / 1 x 8K30 (H.265)  \n\n\nJAO 64GB: 3x: 4K60 (H.265) / 1x: 8K30 (H.265)  \n\n\nJAO 32GB: 2x: 4K60 (H.265) / 1x: 8K30 (H.265) \n\n\nCSI \n16\u00d7: CSI Lanes D-PHY v2.1 | C-PHY v2.0 \n\n\nEthernet (See Note) \n1x GbE RGMII", "mimetype": "text/plain", "start_char_idx": 21524, "end_char_idx": 23877, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8816e6b0-c634-427a-927d-70d02f75bb66": {"__data__": {"id_": "8816e6b0-c634-427a-927d-70d02f75bb66", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "cac497ed-8e79-4c52-ab6f-84118093ee76", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5ee5b5bd3532fc120f7d1f5b0ae8bee39d12a452afa95e1525740face5280bc4", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "2b8eb521-f1e3-4015-a001-51bee609c6f1", "node_type": "1", "metadata": {}, "hash": "0505e1a243337d5ebf55b6784ac20a8890a47e006414cc0be6ab8acc67ba5328", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "JAO 64GB 2x: 4K60 (H.265)   \n\n\nJAO 32GB 1x: 4K60 (H.265)  \n\n\nDecoder \nJAOi: 3x: 4K60 (H.265) / 1 x 8K30 (H.265)  \n\n\nJAO 64GB: 3x: 4K60 (H.265) / 1x: 8K30 (H.265)  \n\n\nJAO 32GB: 2x: 4K60 (H.265) / 1x: 8K30 (H.265) \n\n\nCSI \n16\u00d7: CSI Lanes D-PHY v2.1 | C-PHY v2.0 \n\n\nEthernet (See Note) \n1x GbE RGMII \n\n\n1\u00d7 MGBE (XFI or SFI) \n\n\nPCIe (See Note) \nPCI Express 4.0 x1, x2, x4, and x8 \n\n\nUp to 2x Endpoint supported \n\n\nUSB (See Note) \n3x: USB 3.2 \n\n\n4x: USB 2.0 \n\n\nOther \nUART, SPI, CAN, I2C, I2S, GPIOs \n\n\nModule dimensions \n100.0 mm \u00d7 87.0 mm \u00d7 16.0 mm \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 10 \n\n\n \n\n\nDescription \nConfiguration / Operation / Performance \n\n\nTemperature range (at Thermal Transfer \nPlate (TTP) surface) \n\n\nJAO: -25\u00b0C to 80\u00b0C \n\n\nJAOi: -40\u00b0C to 85\u00b0C \n\n\nOperating humidity \n5% to 85% RH \n\n\nStorage temperature (Ambient)\n**1**\n \n-25\u00b0C to 80\u00b0C \n\n\nStorage humidity \n30% to 70% RH \n\n\n**Note:**\n See the \n*NVIDIA Jetson AGX Orin Design Guide*\n for details on the UPHY configurations supported. MGBE, USB 3.2, and \nPCIe share UPHY Lane. \n\n\nTable 1-3. \nNVIDIA Orin SoC Features on Jetson AGX Orin SOM \n\n\nDescription \nConfiguration / Operation / Performance \n\n\nNVIDIA Ampere GPU \n\n\nAdvanced GPU including CUDA cores, Ray-Tracing (RT) cores and 3rd Generation Tensor cores | Enhanced compute \ncapability  \n\n\nJAOi: two GPC | eight TPC | Up to 156 INT8 Sparse TOPS or 78 FP16 TFLOPS | Up to 4.8 FP32 TFLOPS or 10.649 FP16 TFLOPS \n(CUDA cores) \n\n\nJAO 64GB: two GPC | eight TPC | Up to 170 INT8 Sparse TOPS or 85 FP16 TFLOPS | Up to 5.32 FP32 TFLOPS or 10.649 FP16 \nTFLOPS (CUDA cores) \n\n\nJAO 32GB: two GPC | seven TPC | Up to 108 INT8 Sparse TOPS or 54 FP16 TFLOPS | Up to 3.365 FP32 TFLOPS or 6.73 FP16 \nTFLOPS (CUDA cores) \n\n\nArm Cortex-A78AE CPU \n\n\nJAOi: 12x Arm Cortex-A78AE cores | three CPU clusters (four cores/cluster) | TBD SPECint_rate2006  \n\n\nJAO 64GB: 12x Arm Cortex-A78AE cores | three CPU clusters (four cores/cluster) | 259 SPECint_rate2006  \n\n\nJAO 32GB: 8x Arm Cortex-A78AE cores | two CPU clusters (four cores/cluster) | 177 SPECint_rate2006 \n\n\nArm\n\u00ae\n v8.2 (64-bit) | Symmetric multi-processing (SMP) | NEON SIMD | High-performance coherent interconnect fabric \n\n\nL1 Cache: 64 KB Instruction Cache (I) + 64 KB Data Cache (D) per CPU core \n\n\nL2 Cache: 256 KB per CPU core \n\n\nL3 Cache: 2 MB per CPU cluster \n\n\nVision and DNN Accelerators \n\n\n2x Deep Learning Accelerator (DLA) | 2 MB dedicated SRAM \n\n\nJAOi: Up to 92 INT8 Sparse TOPs (Deep Learning Inference)", "mimetype": "text/plain", "start_char_idx": 23582, "end_char_idx": 26110, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2b8eb521-f1e3-4015-a001-51bee609c6f1": {"__data__": {"id_": "2b8eb521-f1e3-4015-a001-51bee609c6f1", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "8816e6b0-c634-427a-927d-70d02f75bb66", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "946ed910a41123b6c3ab3a5f423f9bd164bee5558ced38faf6d7f05bb4c9c57f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ecfb43c4-0c06-404b-9d11-eac3f5f16a3e", "node_type": "1", "metadata": {}, "hash": "c5debf7c47ce2d9554e37d9df7a0121779bf0757b77ef9565710b6ba3e614b78", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "JAO 32GB: 8x Arm Cortex-A78AE cores | two CPU clusters (four cores/cluster) | 177 SPECint_rate2006 \n\n\nArm\n\u00ae\n v8.2 (64-bit) | Symmetric multi-processing (SMP) | NEON SIMD | High-performance coherent interconnect fabric \n\n\nL1 Cache: 64 KB Instruction Cache (I) + 64 KB Data Cache (D) per CPU core \n\n\nL2 Cache: 256 KB per CPU core \n\n\nL3 Cache: 2 MB per CPU cluster \n\n\nVision and DNN Accelerators \n\n\n2x Deep Learning Accelerator (DLA) | 2 MB dedicated SRAM \n\n\nJAOi: Up to 92 INT8 Sparse TOPs (Deep Learning Inference)  \n\n\nJAO 64GB: Up to 105 INT8 Sparse TOPS (Deep Learning Inference)  \n\n\nJAO 32GB:  Up to 98 INT8 Sparse TOPS (Deep Learning Inference)\n \n\n\nProgrammable Vision Accelerator (PVA) | Up to 512 INT16 GMACS or 2048 INT8 GMACS | 2MB dedicated SRAM \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 11 \n\n\n \n\n\nDescription \nConfiguration / Operation / Performance \n\n\nPlatform Security Controller (PSC) \n\n\nRISC-V subsystem, PKC crypto (RSA3K) \n\n\nSensor Processing Engine (SPE) \n\n\nArm Cortex-R5 processor \nAlways-on (AON) cluster  \n\n\nBoot and Power Management Processor (BPMP) complex \n\n\nCold and Warm Boot | System power state transitions | Voltage / Frequency management \n\n\nOn-Chip Memory \n\n\nSystem Cache: 4 MB \n\n\nMemory Subsystem \n\n\nMemory Type \n256-bit LPDDR5  \n\n\nMaximum Memory Bus Bandwidth (up to) \n204.8 GB/s  \n\n\nMaximum Capacity  \nJAOi: 64 GB \n\n\nJAO 64GB: 64 GB  \n\n\nJAO 32GB: 32 GB \n\n\nMemory encryption support | 2-stage CPU MMU and SMMU, GPU MMU | Lossless memory bandwidth compression for \nGPU R/W| JAOi: ECC  \n\n\nMulti-Steam HD Video Decode \n\n\nH.264, H.265 (HEVC), VP8, VP9, VC1, AV1, MPEG2, MPEG4  \n\n\nMulti-Stream HD Video Encode \n\n\nH.264, H.265 (HEVC), AV1  \n\n\nJPEG Image Encode/Decode \n\n\nSupported \n \n\n\nAudio Subsystem (APE) \n\n\nADSP: Arm Cortex-A9 processor with NEON \n\n\nAPE subsystem contains Audio HUB | Audio DMA | 4x DAP | 16 slot TDM | PDM (multiple Tx/Rx) \n\n\nDisplay Controller Subsystem \n\n\n2x display heads (pipelines) sharing four surfaces \n1x shared HDMI v2.1 / DP v1.4a / eDP v1.4 \n\n\nDP supports MST, HBR3, VESA DSC per head \nHDCP v2.2 and v1.4 \n\n\nOverview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 12 \n\n\n \n\n\nDescription \nConfiguration / Operation / Performance \n\n\nImaging System \n\n\nISP (up to 1.85 GPix/s) with HDR support \nSix MIPI CSI-2 v3.0 links \n\n\nD-PHY \n16x lanes total | D-PHY v2.1 up to 2.5 Gbps/lane | 40 Gbps total \n\n\nC-PHY \n16x trio links total | C-PHY v2.0 up to 4.5GSps (10.25 Gbps)/trio | 164 \nGbps total \n\n\nVideo Imaging Compositor (VIC) 2D Engine \n\n\nGen 4.2 VIC | two GPix/s | 16-surface blending | Lens distortion correction, HiQ scaling, HiQ deinterlacing, blending, \nrotation, cadence detection, temporal noise filtering, pixel/memory format conversions \n\n\nBoot Sources \n\n\nQSPI serial flash, USB (Recovery Mode) \n\n\nSecurity", "mimetype": "text/plain", "start_char_idx": 25597, "end_char_idx": 28463, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ecfb43c4-0c06-404b-9d11-eac3f5f16a3e": {"__data__": {"id_": "ecfb43c4-0c06-404b-9d11-eac3f5f16a3e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "2b8eb521-f1e3-4015-a001-51bee609c6f1", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "614321e97a67882b9fe7459003334f5a0a293586013f337ad03b804c64150628", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "9465986d-55a6-497a-a82e-1cb81f52ab4c", "node_type": "1", "metadata": {}, "hash": "ac79c24e1ea95c3bb4d6ba8c90f48f5299bd17a72a815ebfc26330a158d474c9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Imaging System \n\n\nISP (up to 1.85 GPix/s) with HDR support \nSix MIPI CSI-2 v3.0 links \n\n\nD-PHY \n16x lanes total | D-PHY v2.1 up to 2.5 Gbps/lane | 40 Gbps total \n\n\nC-PHY \n16x trio links total | C-PHY v2.0 up to 4.5GSps (10.25 Gbps)/trio | 164 \nGbps total \n\n\nVideo Imaging Compositor (VIC) 2D Engine \n\n\nGen 4.2 VIC | two GPix/s | 16-surface blending | Lens distortion correction, HiQ scaling, HiQ deinterlacing, blending, \nrotation, cadence detection, temporal noise filtering, pixel/memory format conversions \n\n\nBoot Sources \n\n\nQSPI serial flash, USB (Recovery Mode) \n\n\nSecurity \n\n\nSecurity boot, Arm TrustZone TEE, secure memory (TZ SRAM, DRAM protection with memory encryption), Platform Security \nController, hardware symmetric/asymmetric crypto acceleration, hardware root-of-trust, physical attack protection, secure \ndebug (DFD) and test (DFT), life cycle management  \n\n\nStorage Interfaces\n1\n \n\n\n1x SD/MMC controller (supporting SD 4.2 and SDIO 4.1) | Used on the Module: 1x QSPI and 1x eMMC 5.1 \n\n\nPeripheral Interfaces\n1\n \n\n\nXHCI USB host controller with integrated PHY: up to 3x USB 3.2\n2\n Gen 2 (10 Gbps), up to 4x USB 2.0 | USB device controller \nfor 1x USB 3.2 Gen 1 SS (5 Gbps) and 1x USB 2.0 | PCIe (5x controllers, 22 shared lanes, up to Gen 4 (16 Gbps/lane) | \n4x UART | 3x SPI | 8x I2C | 4x DAP ports: support I2S, RJM, LJM, PCM, TDM (multi-slot mode) | 2x PDM (DMIC) | 1x DSPK | \n2x CAN (LS, FD) | 1x ETHER_QOS (RGMII) with AVB support | 1x MGBE (XFI) with AVB support | 4x PWM   \n\n\nNotes:  \n\n\n1.\n \nStorage and peripheral interfaces are subject to pin-muxing. Not all interfaces are available in the same system design \nor available simultaneously. Simultaneous support of various functions depends on the application use case and is \nsubject to availability of memory bandwidth. \n\n\n2.\n \nAll instances of USB 3.2 refer to USB 3.2 Gen 1x1: SuperSpeed USB 5Gbps and USB 3.2 Gen 2x1: SuperSpeed USB \n10Gbps only. Also note that Gen 1x1 and Gen 2x1 are referred to simply as Gen 1 and Gen 2 in the document. \n\n\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 13 \n\n\n# Chapter 2.\n#  \n# Functional Description \n\n\nThe NVIDIA Jetson AGX Orin SOM is a high performance, small-form factor (SFF) device. It enables \nmodular system design by mechanically isolating integrated components from external mechanical \nforces, standardizing thermal and mechanical interfaces, and exposing a comprehensive set of system \nand peripheral interfaces at the 699-pin board-to-board connector. The NVIDIA Jetson AGX Orin SOM \ncan be used in a wide variety of applications requiring varying performance metrics. To accommodate \nthese varying conditions, NVIDIA Jetson AGX Orin SOM implement a multitiered solution that focuses \non the efficient application of performance to manage a complex environment: \n\uf084\n \nPower Management Controller (PMC): The PMC primarily controls voltage transitions for the \nNVIDIA Orin\n\u2122\n SoC as it transitions to and from different low-power modes. It also acts as a target \nreceiving dedicated power and clock request signals as well as wake event from dedicated GPIO, \nwhich can wake the module from a deep sleep state.", "mimetype": "text/plain", "start_char_idx": 27885, "end_char_idx": 31078, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9465986d-55a6-497a-a82e-1cb81f52ab4c": {"__data__": {"id_": "9465986d-55a6-497a-a82e-1cb81f52ab4c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ecfb43c4-0c06-404b-9d11-eac3f5f16a3e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "17b4f9a1b79d097ae4c87eb073472e833e164317cd21e2ee9763b6cc3f6b0ee3", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b9c0ea76-340a-4ded-aee0-838d48b27e87", "node_type": "1", "metadata": {}, "hash": "d5b1ba8c10ff6e0475963ec2b76d1ac1d46a4f0a71a3881b577e0e7b77d2d1d9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\uf084\n \nPower Gating: NVIDIA Jetson AGX Orin SOM aggressively employ power-gating (controlled by the \nPMC) to power-off blocks that are idle. CPU cores are on a separate power rail to allow complete \nremoval of power and eliminate leakage. Each CPU can be power gated independently internally. \nSoftware provides context save and restore to and from DRAM. \n\n\n\uf084\n \nDynamic Voltage and Frequency Scaling (DVFS): Raises voltages and clock frequencies when \ndemand requires, lowers them when less is sufficient, and removes them when none is needed. \nDVFS is used to change the voltage and frequencies on the following rails:  \n\n\n\u2022\n \nVDD_CPU \n\n\n\u2022\n \nVDD_GPU \n\n\n\u2022\n \nVDD_CV \n\n\n\uf084\n \nReal Time Clock (RTC): The RTC Always On partition logic of the CPU Complex is not power gated. \nIt can wake the system based on either a timer event or an external trigger (for example, key \npress). Wake on RTC Alarm is NOT supported on PMIC while the PMIC is in the Global Shutdown \npower state. \n\n\nNVIDIA Jetson AGX Orin SOM has three power inputs:  \n\uf084\n \nSYS_VIN_HV (7V to 20V input) \n\uf084\n \nSYS_VIN_MV (5V regulated input) \n\uf084\n \nSYS_VIN_SV (3.3V input) (for JAOi) \n\uf084\n \nPMIC_BBATT (1.85V to 5.5V input) for RTC backup \n \n \n\n\nFunctional Description \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 14 \n\n\n \n\n\nPower is then supplied to the devices on board through a power sequencer IC and dedicated voltage \nregulators. All internal module voltages and I/O voltages are generated from these inputs. An optional \nback up battery can be attached to the PMIC_BBATT module input (this will maintain the on system \nRTC, when VIN is not present). SYS_VIN_MV and SYS_VIN_HV must be supplied by the carrier board \nthat the NVIDIA Jetson AGX Orin SOM is designed to connect to. For JAOi, SYS_VIN_SV must also be \nsupplied by the carrier board that the SOM is designed to connect to. \n\n\nFigure 2-1. \nSystem Block Diagram \n\n\n## Jetson AGX Orin Series\n\n\n**LPDDR5**\n\n\n**eMMC**\n\n\n**SYS_VIN_HV**\n\n\n**USB 2.0 (4x)**\n\n\n**UART (4x)**\n\n\n**I2S (4x)**\n\n\n**I2C (8x)**\n\n\n**HDMI/DP (1x)**\n\n\n**USB 3.2 (3x)**\n\n\n**GPIOs (Multiple)**\n## Orin SoC\n\n\n**Thermal **\n\n\n**Sensor**\n\n\n**DP_AUX**\n\n\n**Power Subsystem**\n\n\n**Power**\n\n\n**Sequencer**\n\n\n**Regulators**\n\n\n**DMIC (2x)**\n\n\n**DSPK (1x)**\n\n\n**CAN (2x)**\n\n\n**PCIe (22 Lanes)**\n\n\n**SYSTEM CONTROL**\n**Power/Reset Handshake**\n\n\n**Temperature Sensor**\n\n\n**Force Recovery**\n\n\n**WDT Reset**\n\n\n**SPI (3x)**\n\n\n**Audio Clock **\n\n\n**PCIe Ctrl (Multiple)**\n\n\n**SYS_VIN_MV**\n\n\n**PMIC_BBATT**\n\n\n**QSPI **\n**NOR**\n\n\n**Rail Discharge**\n\n\n**HPD, CEC**\n\n\n**MGBE (1x)**\n\n\n**RGMII**\n\n\n**CSI (16 lanes)**\n\n\n**SD CARD**\n\n\n**CAM MCLK (2x)**\n\n\n**PWM (Multiple)**\n\n\n**GP Clocks (2x)**\n\n\n**FAN**\n\n\n**PCIe Refclk Out (Multiple)**\n\n\n**PCIe Refclk In (Multiple)**\n\n\n**SMA_MDx**\n\n\n**XFI_MDx**\n\n\n**Secure **\n\n\n**NOR**\n\n\n**DEBUG**\n\n\n**SYS_VIN_SV**\n**(JAOi Only)**\n\n\n**JTAG**\n**UART**\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 15 \n\n\n# Chapter 3.\n#  \n# Power and System Management \n\n\n# 3.1\n#  \n# Input Power", "mimetype": "text/plain", "start_char_idx": 31082, "end_char_idx": 34141, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b9c0ea76-340a-4ded-aee0-838d48b27e87": {"__data__": {"id_": "b9c0ea76-340a-4ded-aee0-838d48b27e87", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "9465986d-55a6-497a-a82e-1cb81f52ab4c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c04949341af88afe2a03771fa8cd604d9c64cb45aec4c45c833c5f83395dd509", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "54a96161-b868-496b-a8fa-55d0ce6ce47f", "node_type": "1", "metadata": {}, "hash": "f1c68b90bade3a80b2d1823198b824729b73ec8bdb277e184012a01cf1c4c2fe", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**MGBE (1x)**\n\n\n**RGMII**\n\n\n**CSI (16 lanes)**\n\n\n**SD CARD**\n\n\n**CAM MCLK (2x)**\n\n\n**PWM (Multiple)**\n\n\n**GP Clocks (2x)**\n\n\n**FAN**\n\n\n**PCIe Refclk Out (Multiple)**\n\n\n**PCIe Refclk In (Multiple)**\n\n\n**SMA_MDx**\n\n\n**XFI_MDx**\n\n\n**Secure **\n\n\n**NOR**\n\n\n**DEBUG**\n\n\n**SYS_VIN_SV**\n**(JAOi Only)**\n\n\n**JTAG**\n**UART**\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 15 \n\n\n# Chapter 3.\n#  \n# Power and System Management \n\n\n# 3.1\n#  \n# Input Power \n\n\nThe NVIDIA Jetson AGX Orin SOM has three power inputs: \n\uf084\n \nSYS_VIN_HV: 7V\u201320V \n\uf084\n \nSYS_VIN_MV: 5V \n\uf084\n \nSYS_VIN_SV: 3.3V (for JAOi) \n\uf084\n \nPMIC_BBATT: (1.85V to 5.5V input) for RTC backup \n\n\nPower is then supplied to the devices on board through power sequencer IC and dedicated voltage \nregulators. All internal module voltages and I/O voltages are generated from these inputs. Input \npowers must be supplied by the carrier board that the Orin Module is designed to connect to. \n\n\nPMIC_BBATT provides power for RTC backup. \n\n\nThe input voltage measured at the module connector should never exceed the voltage range defined \nin Table 7-2. \n\n\n# 3.2\n#  \n# Power Sequencing \n\n\nNVIDIA Jetson AGX Orin SOM and the product carrier board must be power sequenced properly to \navoid potential damage to components on either the module or the carrier board system. The module \nis powered before the main carrier board circuits. Refer to the \n*NVIDIA Jetson AGX Orin Design Guide *\nfor system level details on the application of power, power-up sequencing, power-down sequencing, \nand power monitoring. \n\n\n# 3.3\n#  \n# Power States \n\n\nThe NVIDIA Jetson AGX Orin SOM operates in three main power modes: ON, Deep Sleep State (SC7), \nand OFF.  \n\n\n## 3.3.1\n##  \n## ON State \n\n\nThe ON power state is entered from OFF state. In this state, NVIDIA Jetson AGX Orin SOM is fully \nfunctional and will operate normally. An ON event must occur for a transition between OFF and ON \n\n\nPower and System Management \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 16 \n\n\n \n\n\nstates. The VDDIN_PWR_BAD_N control is the carrier board indication to the NVIDIA Jetson AGX Orin \nSOM that the VIN power is good. The carrier board should assert this high only when VIN has reached \nits required voltage level and is stable. This prevents NVIDIA Jetson AGX Orin SOM from powering up \nuntil the VIN power is stable. \n\n\n## 3.3.2\n##  \n## SC7 \u2013 Deep Sleep State \n\n\nAll CPU cores are powered off and software execution is suspended. System state is preserved in \nDRAM, which is put in self-refresh mode. Most I/Os and internal blocks are powered off. \n\n\nTransitioning to a sleep state involves (among other things) the following: \n\uf084\n \nFreezing all running applications. \n\uf084\n \nSynchronizing file system contents to storage devices. \n\uf084\n \nSuspending individual device drivers and saving their state in DRAM. \n\uf084\n \nPutting DRAM in self-refresh mode. \n\uf084\n \nPowering off various Orin blocks. \n\uf084\n \nInactivity timeout, no CPU process needed, no devices are active. \n\uf084\n \nOS is suspended. \n\uf084\n \nCPU, SoC, GPU and CV power rails are OFF. \n\uf084\n \nPMC and RTC still available. \n\uf084\n \nWake event is triggered through GPIO pins (Refer to the \n*Jetson AGX Orin Pinmux*\n for more details). \n\n\n\u2022\n \nPADs are powered off except for PADs which monitor wake events.", "mimetype": "text/plain", "start_char_idx": 33646, "end_char_idx": 36975, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "54a96161-b868-496b-a8fa-55d0ce6ce47f": {"__data__": {"id_": "54a96161-b868-496b-a8fa-55d0ce6ce47f", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b9c0ea76-340a-4ded-aee0-838d48b27e87", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c9b9b38043b29ff9e8f28443ef797d65ecfb16246cfcc3d7bce24afa22c9372e", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e4230733-7f15-4466-b2f4-d78c603fc945", "node_type": "1", "metadata": {}, "hash": "c98df20a7b44f36398804c155cdf3778913ba92164b21f2c7daef4ec52b51a87", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Transitioning to a sleep state involves (among other things) the following: \n\uf084\n \nFreezing all running applications. \n\uf084\n \nSynchronizing file system contents to storage devices. \n\uf084\n \nSuspending individual device drivers and saving their state in DRAM. \n\uf084\n \nPutting DRAM in self-refresh mode. \n\uf084\n \nPowering off various Orin blocks. \n\uf084\n \nInactivity timeout, no CPU process needed, no devices are active. \n\uf084\n \nOS is suspended. \n\uf084\n \nCPU, SoC, GPU and CV power rails are OFF. \n\uf084\n \nPMC and RTC still available. \n\uf084\n \nWake event is triggered through GPIO pins (Refer to the \n*Jetson AGX Orin Pinmux*\n for more details). \n\n\n\u2022\n \nPADs are powered off except for PADs which monitor wake events. \n\n\n## 3.3.3\n##  \n## OFF State \n\n\nThe OFF state is the default state when the system is not powered. It can only be entered from the \nON state or through an OFF event. \n\n\nTable 3-1. \nOFF Events \n\n\nEvent \nDetails \nPreconditions \n\n\nPower OFF \nVIN power is disconnected or MODULE_POWER_ON signal going \nlow. \n\n\nIn ON state \n\n\nSoftware shutdown \nSoftware will initiate. \nON state, software \noperational \n\n\nThermal shutdown \nIf the internal temperature of the module reaches an unsafe \ntemperature, the hardware is designed to initiate a shutdown. \n\n\nAny power state \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 17 \n\n\n# Chapter 4.\n#  \n# NVIDIA Orin SoC Overview \n\n\nAt the heart of the NVIDIA Jetson AGX Orin SOM, is the NVIDIA Orin system on chip (SoC). NVIDIA \nOrin\n\u2122\n is a versatile SoC appropriate for a wide variety of perception and general compute tasks. High-\nlevel architecture of the SoC, is organized into three main processing complexes: CPU, GPU, and \nhardware accelerators.  \n\n\nCPUs include the Arm Cortex-A78AE based main CPU complex, which provides the general-purpose \nhigh-speed computing capability. \n\n\nThe graphics processing unit (GPU) is an NVIDIA Ampere Architecture GPU. It provides advanced \nparallel-processing computing capability for the CUDA language. It supports rich range of tools from \nNVIDIA such as NVIDIA\n\u00ae\n TensorRT\n\u2122\n, a deep learning inference optimizer and runtime that delivers low \nlatency and high-throughput. Ampere also provides state-of-the-art graphics capabilities including \nreal-time ray-tracing.  \n\n\nThe domain-specific hardware accelerators (DSAs) are a set of special-purpose hardware engines. \nThey intended to offload a variety of computing tasks from the computing engines, and to perform \nthese with high throughput and power efficiency.  \n\n\nThe premium performance and integrated capabilities of this purpose built SoC, coupled with its rich \nI/O, reduces complexity in system integration making the Orin SoC the ideal choice for variety of \ncomplex applications. \n\n\n# 4.1\n#  \n# NVIDIA Ampere GPU  \n\n\nThe NVIDIA Ampere GPU introduces a new design for the Streaming Multiprocessor (SM) that \ndramatically improves performance per watt and performance per area, along with supporting 3\nrd\n \ngeneration tensor cores and TensorRT cores. Ampere GPUs improve on the previous NVIDIA Turing\n\u2122\n \ngeneration; and are software compatible so that the same APIs are used.  \n\n\nThe NVIDIA Ampere Architecture GPU has a number of enhancements for compute and graphics \ncapability that include: \n\uf084\n \nSparsity: fine grained structured sparsity doubles throughput and reduces memory usage. \n\uf084\n \n2\u00d7 CUDA floating-point performance: higher compute math speed. \n\uf084\n \nSM architecture improves bandwidth to the L1 cache and shared memory and reduces L1 miss \nlatency. \n\n\n\uf084\n \nImproved async compute, and post-L2 cache compression compared to NVIDIA Turing. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 18 \n\n\n \n\n\n## 4.1.1\n##  \n## Compute Features", "mimetype": "text/plain", "start_char_idx": 36295, "end_char_idx": 40069, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e4230733-7f15-4466-b2f4-d78c603fc945": {"__data__": {"id_": "e4230733-7f15-4466-b2f4-d78c603fc945", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "54a96161-b868-496b-a8fa-55d0ce6ce47f", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ce5fc086653893fad24f95cb4118b2ec39f3a3aa99ea4855703722742f66dcf6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "102fc7bf-c7cd-4aa3-87c4-5ca8fb9a7252", "node_type": "1", "metadata": {}, "hash": "16a96af8a5b293368cdf3163633624573fabc6fcdfbae9136d171dc5e24daa90", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The NVIDIA Ampere Architecture GPU has a number of enhancements for compute and graphics \ncapability that include: \n\uf084\n \nSparsity: fine grained structured sparsity doubles throughput and reduces memory usage. \n\uf084\n \n2\u00d7 CUDA floating-point performance: higher compute math speed. \n\uf084\n \nSM architecture improves bandwidth to the L1 cache and shared memory and reduces L1 miss \nlatency. \n\n\n\uf084\n \nImproved async compute, and post-L2 cache compression compared to NVIDIA Turing. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 18 \n\n\n \n\n\n## 4.1.1\n##  \n## Compute Features \n\n\nAmpere introduces third-generation NVIDIA Tensor Cores which offer a wider range of precisions \nincluding TensorFloat-32 (TF32), bfloat16, FP16, and INT8 all of which provide unmatched versatility \nand performance.  \n\n\nTensorFloat-32 (TF32) is a new format that uses the same 10-bit mantissa as half-precision (FP16) \nmath and is shown to have more than sufficient margin for the precision requirements of AI \nworkloads. In addition, since the TF32 adopts the same 8-bit exponent as FP32 it can support the \nsame numeric range. \n\n\nAmpere adds support for structured sparsity. Not all the parameters of modern AI networks are \nneeded for accurate predictions and inference, and some can be converted to zeros to make the \nmodels \u201csparse\u201d without compromising accuracy. The Tensor Cores in Ampere can provide up to 2\u00d7 \nhigher performance for inference of sparse models.  \n\n\nAmpere supports Compute Data Compression which can accelerate unstructured sparsity and other \ncompressible data patterns. Compression in L2 provides up to a 4\u00d7 improvement in DRAM read/write \nbandwidth, up to 4\u00d7 improvement in L2 read bandwidth, and up to a 2\u00d7 improvement in L2 capacity. \n\n\nAmpere also supports many other enhancements for higher compute throughput. \n\n\n## 4.1.2\n##  \n## Graphics Features \n\n\nAmpere graphics capabilities include: \n\uf084\n \nEnd-to-end lossless compression, including Post-L2 compression, enabling compression of SM \nstores. \n\n\n\uf084\n \nTiled Caching \n\uf084\n \nOpenGL 4.6+, Vulkan 1.2+, CUDA 10.2+ \n\uf084\n \nAdaptive Scalable Texture Compression (ASTC) LDR profile supported. \n\uf084\n \nModern Graphics features: \n\n\n\u2022\n \nRay Tracing \n\n\n\u2022\n \nDL Inferencing \n\n\n\u2022\n \nMesh Shaders \n\n\n\u2022\n \nSampler Feedback \n\n\n\u2022\n \nVariable Rate Shading \n\n\n\u2022\n \nTexture LOD in compute programs \n\n\n\uf084\n \nIterated blend, ROP OpenGL-ES blend modes. \n\uf084\n \n2D BLIT from 3D class avoids channel switch. \n\uf084\n \n2D color compression. \n\uf084\n \nConstant color render SM bypass. \n\uf084\n \n2\u00d7, 4\u00d7, 8\u00d7 MSAA with color and Z compression. \n\uf084\n \nNon-power-of-2 and 3D textures, FP16 texture filtering. \n\uf084\n \nFP16 shader support. \n\uf084\n \nGeometry and Vertex attribute Instancing. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 19 \n\n\n \n\n\n\uf084\n \nParallel pixel processing. \n\uf084\n \nEarly-z reject: Fast rejection of occluded pixels acts as multiplier on pixel shader and texture \nperformance while saving power and bandwidth. \n\n\n\uf084\n \nVideo protection region. \n\n\n## 4.1.3\n##  \n## GPU Architecture \n\n\nThere are multiple texture processing clusters (TPC) units within a graphics processing cluster (GPC), \neach TPC includes two SMs, a Polymorph Engine, two Texture Units, and a Ray Tracing core (RTcore). \nEach GPC includes a Raster Engine (ROP), which can access all of memory. Each SM is partitioned into \nfour separate processing blocks, each with its own instruction buffer, scheduler and 128 CUDA cores.", "mimetype": "text/plain", "start_char_idx": 39441, "end_char_idx": 42953, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "102fc7bf-c7cd-4aa3-87c4-5ca8fb9a7252": {"__data__": {"id_": "102fc7bf-c7cd-4aa3-87c4-5ca8fb9a7252", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e4230733-7f15-4466-b2f4-d78c603fc945", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a2cd390e57e70806979ae11a020424f74becc80dd4e214cf63f89649c6dee4d6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b237472c-1020-4655-b42e-fba757abb302", "node_type": "1", "metadata": {}, "hash": "7353558f26f04f26880947212103b871b2cd7c510c980972dfee26f64fa4df33", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "NVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 19 \n\n\n \n\n\n\uf084\n \nParallel pixel processing. \n\uf084\n \nEarly-z reject: Fast rejection of occluded pixels acts as multiplier on pixel shader and texture \nperformance while saving power and bandwidth. \n\n\n\uf084\n \nVideo protection region. \n\n\n## 4.1.3\n##  \n## GPU Architecture \n\n\nThere are multiple texture processing clusters (TPC) units within a graphics processing cluster (GPC), \neach TPC includes two SMs, a Polymorph Engine, two Texture Units, and a Ray Tracing core (RTcore). \nEach GPC includes a Raster Engine (ROP), which can access all of memory. Each SM is partitioned into \nfour separate processing blocks, each with its own instruction buffer, scheduler and 128 CUDA cores. \n\n\nThe GPC is a dedicated hardware block for rasterization, shading, texturing, and compute. The GPU's \ncore graphics functions are performed inside the GPC. Inside the GPC, the SM CUDA cores perform \npixel/vertex/geometry shading and physics/compute calculations. Texture units perform texture \nfiltering and load/store units fetch and save data to memory. Special Function Units (SFUs) handle \ntranscendental and graphics interpolation instructions. Tensor cores perform matrix multiplies to \ngreatly accelerate DL inferencing. The RTcore unit assists ray-tracing by accelerating Bounding Volume \nHierarchy (BVH) traversal and intersection of scene geometry during ray tracing. \n\n\nFinally, the PolyMorph engine handles vertex fetch, tessellation, viewport transform, attribute setup, \nand stream output. The SM geometry and pixel processing performance make it highly suitable for \nrendering advanced user interfaces and complex gaming applications. The power efficiency of the \nAmpere GPU enables this performance on devices with power-limited environments. \n\n\n# 4.2\n#  \n# CPU Complex  \n\n\nThe CPU cluster is comprised of 12-cores (JAO 64GB) or 8-cores (JAO 32GB) of Arm Cortex-A78AE Core \nprocessors organized as multiple quad-core clusters. Clusters contain private L1 and L2 caches per \ncore, a Snoop Control Unit (SCU), and a cluster-level L3 cache (shared by the four cores), an \ninterconnect fabric and debug support modules (CoreSight). \n\n\n## 4.2.1\n##  \n## CPU \n\n\nFeatures: \n\uf084\n \nSuperscalar, variable-length, out-of-order pipeline. \n\uf084\n \nDynamic branch prediction with Branch Target Buffer (BTB) and a branch direction predictor using \nprevious branch history, a return stack, a static predictor and an indirect predictor. \n\n\n\uf084\n \nA 1.5K entry, 4-way skewed associative L0 Macro-OP (MOP) cache. \n\uf084\n \n32-entry fully-associative L1 instruction TLB with native support for 4KB, 16KB, 64KB, and 2MB \npage sizes. \n\n\n\uf084\n \n32-entry fully-associative L1 data TLB with native support for 4KB, 16KB, 64KB, 2MB, and 512MB \npage sizes. \n\n\n\uf084\n \n4-way set-associative unified 1024-entry Level 2 (L2) TLB in each processor. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 20 \n\n\n \n\n\n\uf084\n \nL1 caches \u2013 separate 64 KB I-cache and 64 KB D-cache for each core. \n\uf084\n \nL2 cache \u2013 a unified, 8-way set associative, 256 KB L2 cache per core. \n\uf084\n \n40-bit Physical Address (PA). \n\n\nThe Cortex-A78AE CPU supports: \n\uf084\n \nFull implementation of Armv8.2-A architecture instruction set and select instructions from \nArmv8.3-A, Armv8.4-A and Armv8.5-A extensions.", "mimetype": "text/plain", "start_char_idx": 42199, "end_char_idx": 45555, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b237472c-1020-4655-b42e-fba757abb302": {"__data__": {"id_": "b237472c-1020-4655-b42e-fba757abb302", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "102fc7bf-c7cd-4aa3-87c4-5ca8fb9a7252", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "d4f6661af92813ef9b647e64499d285d1ce94b71a87a1fbcc0db46c6f8d8815b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c761296c-4a93-4ae4-8dcf-6c5a75fce27c", "node_type": "1", "metadata": {}, "hash": "ad648be9776ea3b5e58fee0459ebf21a0d078f2d1ff5bcfa432aa26ecd0b36b0", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\uf084\n \n4-way set-associative unified 1024-entry Level 2 (L2) TLB in each processor. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 20 \n\n\n \n\n\n\uf084\n \nL1 caches \u2013 separate 64 KB I-cache and 64 KB D-cache for each core. \n\uf084\n \nL2 cache \u2013 a unified, 8-way set associative, 256 KB L2 cache per core. \n\uf084\n \n40-bit Physical Address (PA). \n\n\nThe Cortex-A78AE CPU supports: \n\uf084\n \nFull implementation of Armv8.2-A architecture instruction set and select instructions from \nArmv8.3-A, Armv8.4-A and Armv8.5-A extensions. \n\n\n\uf084\n \nEmbedded Trace Microcell (ETM) based on the ETMv4.2 architecture. \n\uf084\n \nPerformance Monitor Unit (PMU) based on the PMUv3 architecture. \n\uf084\n \nCoreSight for debugging based on CoreSightv3 architecture. \n\uf084\n \nCross Trigger Interface (CTI) for multiprocessor debugging. \n\uf084\n \nGeneric Timer Interface based on Armv8-A architecture and 64-bit count input from external \nsystem counter. \n\n\n\uf084\n \nCryptographic Engine for crypto function support. \n\uf084\n \nInterface to an external Generic Interrupt Controller based on GICv3 architecture. \n\uf084\n \nPower management with multiple power domains. \n\n\n## 4.2.2\n##  \n## Supporting Features \n\n\nThe CPU clusters contain supporting features including: \n\uf084\n \nDebug, power-management \n\uf084\n \nArm CoreLink GIC-600AE Generic Interrupt Controller \n\uf084\n \nError detection and reporting \n\n\n## 4.2.3\n##  \n## Performance Monitoring \n\n\nA performance monitoring unit in each core (provided as part of the Arm Cortex-A78 core) provides \nsix counters, each of which can count any of the events in the processor. The unit gathers various \nstatistics on the operation of the processor and memory system during runtime, based on Arm \nPMUv3 architecture. In addition, the DSU provides six counters to gather various statistics on the \noperation of the memory of the cluster during runtime. \n\n\n \n\n\n \n\n\n \n\n\n \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 21 \n\n\n \n\n\n# 4.3\n#  \n# Programmable Vision Accelerator and \n# Deep Learning Accelerator Cluster  \n\n\nThis cluster consists of two primary engines: Programmable Vision Accelerator (PVA) and Deep \nLearning Accelerator (DLA).  \n\n\nThe Orin PVA is the second generation of NVIDIA\u2019s vision DSP architecture, which is an application-\nspecific instruction vector processor that targets computer-vision along with virtual and mixed reality \napplications. These are some key areas where PVA capabilities are a good match for algorithmic \ndomains that need to have a predictable processing capability, at low power and low latency. \n\n\nA PVA cluster has the following components: \n\uf084\n \nDual Vector Processing Units (VPU) with vector cores, instruction cache, and 3 vector data \nmemories. Each unit has seven VLIW slots including both scalar and vector instructions.  \n\n\n\uf084\n \n384 KBytes of triple-port memory for each VPU.  \n\uf084\n \nDual DMA engines with five-dimensional addressing capability, each with 16 independent \nhardware channels, and sophisticated control to have both hardware and software events trigger \nthe DMA channels.  \n\n\n\uf084\n \n1 MByte local L2 cache.  \n\uf084\n \nCortex-R5 subsystem for PVA control and task monitoring.  \n\n\nThe DLA is a fixed function engine used to accelerate inference operations on convolutional neural \nnetworks (CNNs). Orin implements the second generation of NVIDIA\u2019s DLA architecture. The DLA \nsupports accelerating CNN layers such as convolution, deconvolution, activation, pooling, local \nresponse normalization, and fully-connected layers. \n\n\nSpecific optimizations include:  \n\uf084\n \nStructured Sparsity. \n\uf084\n \nDepth-wise Convolution capability.  \n\uf084\n \nA dedicated Hardware Scheduler to maximize efficiency.  \n\n\n# 4.4\n#  \n# Multi-Standard Video Decoder", "mimetype": "text/plain", "start_char_idx": 44987, "end_char_idx": 48745, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c761296c-4a93-4ae4-8dcf-6c5a75fce27c": {"__data__": {"id_": "c761296c-4a93-4ae4-8dcf-6c5a75fce27c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b237472c-1020-4655-b42e-fba757abb302", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "7c19dc687e586166358f554c76f46bafc8324891c53ad1e09a11c7f0545b5b01", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "591110c0-c567-4a2a-ac42-3f4af08fe91a", "node_type": "1", "metadata": {}, "hash": "6b74a34a29d60a4b5ec4562ab1c1955046f8a51416cb48a7fe30e1d709f4441d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\uf084\n \n1 MByte local L2 cache.  \n\uf084\n \nCortex-R5 subsystem for PVA control and task monitoring.  \n\n\nThe DLA is a fixed function engine used to accelerate inference operations on convolutional neural \nnetworks (CNNs). Orin implements the second generation of NVIDIA\u2019s DLA architecture. The DLA \nsupports accelerating CNN layers such as convolution, deconvolution, activation, pooling, local \nresponse normalization, and fully-connected layers. \n\n\nSpecific optimizations include:  \n\uf084\n \nStructured Sparsity. \n\uf084\n \nDepth-wise Convolution capability.  \n\uf084\n \nA dedicated Hardware Scheduler to maximize efficiency.  \n\n\n# 4.4\n#  \n# Multi-Standard Video Decoder \n\n\nThe SOM incorporates a single instance of the NVIDIA Multi-Standard Video Decoder (NVDEC). This \nvideo decoder accelerates video decode, supporting low resolution mobile content, Standard \nDefinition (SD), High Definition (HD) and UltraHD (8K, 4K, etc.) video profiles. The video decoder is \ndesigned to be extremely power efficient without sacrificing performance. The video decoder \ncommunicates with the memory controller through the video DMA which supports a variety of \nmemory format output options. For low-power operations, the video decoder can operate at the \nlowest possible frequency while maintaining real-time decoding using dynamic frequency scaling \ntechniques. \n\n\nVideo decode standards supported: H.265 (HEVC), H.264, VP9, VP8, AV1, MPEG-4, MPEG-2, and VC-1. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 22 \n\n\n \n\n\nTable 4-1. \nSupported Video Decode Streams JAOi  \n\n\nStandard \nProfile(s) \nResolution (Maximum Number of \nStreams) \n\n\nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \nBaseline, Main, High \n4K60 (1) | 4K30 (3) | 1080p60 (6) | \n1080p30 (13) \n\n\n890 MPix/s \n230 \n\n\nHigh 444, High 444 Predictive, \nMVC (per view considering two \nviews)\n**1**\n \n\n\n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n445 MPix/s \n210 \n\n\nH.265 \n(HEVC) \n\n\nMain, Main10 \n8K30 (1) | 4K60 (3) | 4K30 (7) | 1080p60 \n(11) | 1080p30 (23) \n\n\n1365 MPix/s \n315 \n\n\nMain444, Main444 10, MV (per \nview) \n\n\n4K60 (1) | 4K30 (3) | 1080p60 (5) | \n1080p30 (11) \n\n\n680 MPix/s \n210 \n\n\nAV1 \nMain Profile \n8K30 (1) | 4K60 (3) | 4K30 (6) | 1080p60 \n(9) | 1080p30 (19) \n\n\n1260 MPix/s \n157 \n\n\nVP9 \nProfile 0, Profile 2 \n8K30 (1) | 4K60 (3) | 4K30 (6) | 1080p60 \n(9) | 1080p30 (19) \n\n\n1260 MPix/s \n210 \n\n\nNotes: \n\n\n**1**\nMaximum throughput half for YUV444 \u2013 as compared to YUV420 \n\n\nTable 4-2. \nSupported Video Decode Streams JAO 64GB \n\n\nStandard \nProfile(s) \nResolution (Maximum Number of \nStreams) \n\n\nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \nBaseline, Main, High \n4K60 (1) | 4K30 (3) | 1080p60 (6) | \n1080p30 (13) \n\n\n850 MPix/s \n220 \n\n\nHigh 444, High 444 Predictive, \nMVC (per view considering two \nviews)\n**1**\n \n\n\n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n425 MPix/s \n200 \n\n\nH.265 \n(HEVC)", "mimetype": "text/plain", "start_char_idx": 48100, "end_char_idx": 51012, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "591110c0-c567-4a2a-ac42-3f4af08fe91a": {"__data__": {"id_": "591110c0-c567-4a2a-ac42-3f4af08fe91a", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c761296c-4a93-4ae4-8dcf-6c5a75fce27c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ba7d6373aaf952a80c447d88ec6e9fbab52691cec22212e0038cf408a178ab9f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d24e1aad-e934-4fc9-aca6-7a411db55a9c", "node_type": "1", "metadata": {}, "hash": "82e6b536c8b4497866b4429d7c68e2a1e6157a172c077d982c998251308f4abc", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Notes: \n\n\n**1**\nMaximum throughput half for YUV444 \u2013 as compared to YUV420 \n\n\nTable 4-2. \nSupported Video Decode Streams JAO 64GB \n\n\nStandard \nProfile(s) \nResolution (Maximum Number of \nStreams) \n\n\nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \nBaseline, Main, High \n4K60 (1) | 4K30 (3) | 1080p60 (6) | \n1080p30 (13) \n\n\n850 MPix/s \n220 \n\n\nHigh 444, High 444 Predictive, \nMVC (per view considering two \nviews)\n**1**\n \n\n\n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n425 MPix/s \n200 \n\n\nH.265 \n(HEVC) \n\n\nMain, Main10 \n8K30 (1) | 4K60 (3) | 4K30 (7) | 1080p60 \n(11) | 1080p30 (22) \n\n\n1300 MPix/s \n300 \n\n\nMain444, Main444 10, MV (per \nview) \n\n\n4K60 (1) | 4K30 (3) | 1080p60 (5) | \n1080p30 (11) \n\n\n650 MPix/s \n200 \n\n\nAV1 \nMain Profile \n8K30 (1) | 4K60 (3) | 4K30 (6) | 1080p60 \n(9) | 1080p30 (18) \n\n\n1200 MPix/s \n150 \n\n\nVP9 \nProfile 0, Profile 2 \n8K30 (1) | 4K60 (3) | 4K30 (6) | 1080p60 \n(9) | 1080p30 (18) \n\n\n1200 MPix/s \n200 \n\n\nNotes: \n\n\n**1**\nMaximum throughput half for YUV444 \u2013 as compared to YUV420 \n\n\n \n \n \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 23 \n\n\n \n\n\nTable 4-3. \nSupported Video Decode Streams JAO 32GB \n\n\nStandard \nProfile(s) \nResolution (Maximum Number of Streams) \nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \nBaseline, Main, High \n4K60 (1) | 4K30 (2) | 1080p60 (5) | 1080p30 \n(11) \n\n\n720 MPix/s \n185 \n\n\nHigh 444, High 444 \nPredictive, MVC (per \nview considering two \nviews)\n**1**\n \n\n\n4K30 (1) | 1080p60 (2) | 1080p30 (5) \n360 MPix/s \n170 \n\n\nH.265 \n(HEVC) \n\n\nMain, Main10 \n8K30 (1) | 4K60 (2) | 4K30 (4) | 1080p60 (9) | \n1080p30 (18) \n\n\n1100 MPix/s \n250 \n\n\nMain444, Main444 10, \nMV (per view) \n\n\n4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (9) \n550 MPix/s \n170 \n\n\nAV1 \nMain Profile \n8K30 (1) | 4K60 (2) | 4K30 (4) | 1080p60 (7) | \n1080p30 (15) \n\n\n1000 MPix/s \n120 \n\n\nVP9 \nProfile 0, Profile 2 \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 \n(15) \n\n\n1000 MPix/s \n170 \n\n\nNotes: \n\n\n**1**\nMaximum throughput half for YUV444 \u2013 as compared to YUV420 \n\n\n# 4.5\n#  \n# Multi-Standard Video Encoder", "mimetype": "text/plain", "start_char_idx": 50506, "end_char_idx": 52606, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d24e1aad-e934-4fc9-aca6-7a411db55a9c": {"__data__": {"id_": "d24e1aad-e934-4fc9-aca6-7a411db55a9c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "591110c0-c567-4a2a-ac42-3f4af08fe91a", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "dacc73e362261e9d1a77da575bc8df1c09b9f1780ed9f2e814ef4cbda77433ee", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "14735357-c8dc-4c02-bda8-2c9223cad253", "node_type": "1", "metadata": {}, "hash": "96b8e11e4592e4c318c842aeb837ecfb7cc2d68e54262138ff384f0b1c11202d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (9) \n550 MPix/s \n170 \n\n\nAV1 \nMain Profile \n8K30 (1) | 4K60 (2) | 4K30 (4) | 1080p60 (7) | \n1080p30 (15) \n\n\n1000 MPix/s \n120 \n\n\nVP9 \nProfile 0, Profile 2 \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 \n(15) \n\n\n1000 MPix/s \n170 \n\n\nNotes: \n\n\n**1**\nMaximum throughput half for YUV444 \u2013 as compared to YUV420 \n\n\n# 4.5\n#  \n# Multi-Standard Video Encoder \n\n\nThe SOM incorporates a single instance of the NVIDIA Multi-Standard Video Encoder (NVENC). This \nmulti-standard video encoder enables full hardware acceleration of various encoding standards. It \nperforms high quality video encoding operations for mobile applications such as video recording and \nvideo conferencing. The encode processor is designed to be extremely power efficient without \nsacrificing performance. \n\n\nVideo encode standards supported: H.265 (HEVC), H.264, AV1. \n\n\nTable 4-4. \nSupported Video Encode Streams JAOi  \n\n\nStandard \nProfiles \nResolution (Maximum Number of Streams) \nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \n\n\nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (14) \n895 MPix/s \n155 \n\n\nHP \n4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (8) \n510 MPix/s \n310 \n\n\nHQ \n4K30 (1) | 1080p60 (2) | (4) 1080p30 \n270 MPix/s \n615 \n\n\nH.265 \n(HEVC) \n\n\nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (15) \n960 MPix/s \n155 \n\n\nHP \n4K30 (1) | 1080p60 (3) | 1080p30 (7) \n480 MPix/s \n310 \n\n\nHQ \n1080p60 (1) | 1080p30 (3)  \n190 MPix/s \n615 \n\n\nAV1 \nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (15) \n960 MPix/s \n155 \n\n\nHP \n4K30 (1) | 1080p60 (3) | 1080p30 (7)  \n460 MPix/s \n310 \n\n\n \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 24 \n\n\n \n\n\nTable 4-5. \nSupported Video Encode Streams JAO 64GB \n\n\nStandard \nProfiles \nResolution (Maximum Number of Streams) \nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \n\n\nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (14) \n930 MPix/s \n160 \n\n\nHP \n4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (8) \n530 MPix/s \n320 \n\n\nHQ \n4K30 (1) | 1080p60 (2) | (4) 1080p30 \n280 MPix/s \n640 \n\n\nH.265 \n(HEVC) \n\n\nUHP \n4K60 (2) | 4K30 (4) | 1080p60 (8) | 1080p30 (16) \n1000 MPix/s \n160", "mimetype": "text/plain", "start_char_idx": 52217, "end_char_idx": 54425, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "14735357-c8dc-4c02-bda8-2c9223cad253": {"__data__": {"id_": "14735357-c8dc-4c02-bda8-2c9223cad253", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d24e1aad-e934-4fc9-aca6-7a411db55a9c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a679a49244f126205aec607adb55c44b397473c61bc0d6cc330eab84283a69d5", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d3913a53-236d-4944-a784-ee9c40f2e149", "node_type": "1", "metadata": {}, "hash": "66ef92367153f4201a4f4d05627ec78614a6330ef85ce2576b644c37556a6b3d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Max Cumulative \nBitrate (Mbps) \n\n\nH.264 \n\n\nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (14) \n930 MPix/s \n160 \n\n\nHP \n4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (8) \n530 MPix/s \n320 \n\n\nHQ \n4K30 (1) | 1080p60 (2) | (4) 1080p30 \n280 MPix/s \n640 \n\n\nH.265 \n(HEVC) \n\n\nUHP \n4K60 (2) | 4K30 (4) | 1080p60 (8) | 1080p30 (16) \n1000 MPix/s \n160 \n\n\nHP \n4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (8) \n500 MPix/s \n320 \n\n\nHQ \n1080p60 (1) | 1080p30 (3)  \n200 MPix/s \n640 \n\n\nAV1 \nUHP \n4K60 (2) | 4K30 (4) | 1080p60 (8) | 1080p30 (16) \n1000 MPix/s \n160 \n\n\nHP \n4K30 (1) | 1080p60 (3) | 1080p30 (7)  \n480 MPix/s \n320 \n\n\nTable 4-6. \nSupported Video Encode Streams JAO 32GB \n\n\nStandard \nProfiles \nResolution (Maximum Number of Streams) \n\n\nThroughput \n(Up to) \n\n\nMax Cumulative \nBitrate (Mbps) \n\n\nH.264 \n\n\nUHP \n4K60 (1) | 4K30 (2) | 1080p60 (5) | 1080p30 (11) \n740 MPix/s \n125 \n\n\nHP \n 4K30 (1) | 1080p60 (3) | 1080p30 (6) \n420 MPix/s \n255 \n\n\nHQ \n1080p60 (1) | 1080p30 (3) \n225 MPix/s \n510 \n\n\nH.265 \n(HEVC) \n\n\nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (6) | 1080p30 (12) \n795 MPix/s \n125 \n\n\nHP \n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n395 MPix/s \n255 \n\n\nHQ \n1080p60 (1) | 1080p30 (2) \n160 MPix/s \n500 \n\n\nAV1 \nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (6) | 1080p30 (12) \n795 MPix/s \n125 \n\n\nHP \n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n380 MPix/s \n255 \n\n\n# 4.6\n#  \n# Optical Flow Accelerator \n\n\nThe Optical Flow Accelerator (OFA) is a hardware accelerator for computing optical flow and stereo \ndisparity between the frames. \n\n\nOFA can operate in Stereo Disparity Mode and Optical Flow Mode. \n\n\nOFA generates disparity and flow vector block-wise, one output for each input block of 8x8, 4x4, 2x2, \nand 1x1 pixels (referred as output grid size). The generated output can be further post-processed to \nimprove accuracy, up sampled to produce dense map. \n\uf084\n \nStereo Disparity Mode \n\n\n\u2022\n \nOFA processes rectified left and right view of stereo captures and generates disparity values \nbetween them. \n\n\n\u2022\n \nThe output stereo disparity format is fixed signed 10.5 (2 bytes per disparity output). We need \nto divide the output values by 32 to get a disparity value in terms of pixel units. \n\n\n\uf084\n \nOptical Flow Mode \n\n\n\u2022\n \nOFA generates optical flow between two given frames.  \n\n\nNVIDIA Orin SoC Overview", "mimetype": "text/plain", "start_char_idx": 54087, "end_char_idx": 56345, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d3913a53-236d-4944-a784-ee9c40f2e149": {"__data__": {"id_": "d3913a53-236d-4944-a784-ee9c40f2e149", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "14735357-c8dc-4c02-bda8-2c9223cad253", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "35dc453537210e55d9f6af1407c92350b275f42feac91b99b08ec8edf48c8206", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "8f2d940e-d2fe-4640-9099-0a7166462418", "node_type": "1", "metadata": {}, "hash": "cb15d86ed023848a2b333601196d89ca12c8abf002a68740d738912be3161fad", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "OFA generates disparity and flow vector block-wise, one output for each input block of 8x8, 4x4, 2x2, \nand 1x1 pixels (referred as output grid size). The generated output can be further post-processed to \nimprove accuracy, up sampled to produce dense map. \n\uf084\n \nStereo Disparity Mode \n\n\n\u2022\n \nOFA processes rectified left and right view of stereo captures and generates disparity values \nbetween them. \n\n\n\u2022\n \nThe output stereo disparity format is fixed signed 10.5 (2 bytes per disparity output). We need \nto divide the output values by 32 to get a disparity value in terms of pixel units. \n\n\n\uf084\n \nOptical Flow Mode \n\n\n\u2022\n \nOFA generates optical flow between two given frames.  \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 25 \n\n\n \n\n\n\u2022\n \nThe input to OFA in this mode is image pyramid of input and reference frames with fixed scale \nfactor of 2. As search range of single layer is small, each pyramid level will search around \noutput of previous pyramid level. \n\n\n\u2022\n \nOFA generates a flow vector has X and Y component that represent motion in X and Y \ndirection. The output flow format is fixed signed 10.5 (4 bytes per flow vector). We need to \ndivide the output values by 32 to get a disparity value in terms of pixel units. \n\n\nTable 4-7. \nOptical Flow Accelerator \n\n\nOFA Parameter \nDescription \n\n\nInput Image Size \nMinimum size: 32 \u00d7 32 \n\n\nMaximum size:  8192 \u00d7 8192 \n\n\nNo alignment requirement \n\n\nInput Image format / bit depth \nLuma / Single channel Input \n\n\nSupports bit depth of 8/10/12/16 bits \n\n\nDisparity Output \nDisparity Map in fixed S 10.5 format \n\n\nFlow Output \nFlow Map (mvx, mvy) in fixed S10.5 format \n\n\nHardware Cost Output \nHardware cost for winner disparity candidate \n\n\n8 bit per output / Range 0 - 255 \n\n\nOutput Grid Size \n1x1/2x2/4x4/8x8 \n\n\nMaximum Disparity Range \n128 / 256 \n\n\nSearch Direction \nLeft / Right Disparity Map \n\n\nRegion Of Interest Support \nSupports maximum 32 ROI per stereo pair \n\n\nMax Pyramid Levels for Flow \n5 \n\n\nTable 4-8. \nOFA Streams JAOi64  \n\n\nMode \nGrid Size \nResolution (Maximum Number of Streams) \nThroughput (Up to) \n\n\nOptical Flow \n\n\n8x8 \n4K60 (2) | 4K30 (4) | 1080p60 (9) | 1080p30 (18) \n1100 MP/S \n\n\n4x4 \n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n380 MP/S \n\n\nStereo \n\n\n8x8 \n4K60 (4) | 4K30 (8) | 1080p60 (16) | 1080p30 (32) \n1960 MP/S \n\n\n4x4 \n4K30 (2) | 1080p60 (4) | 1080p30 (8) \n530 MP/S \n\n\nTable 4-9. \nOFA Streams JAO32/JAO64 \n\n\nMode \nGrid Size \nResolution (Maximum Number of Streams) \nThroughput (Up to) \n\n\nOptical Flow \n\n\n8x8 \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (15) \n940 MP/S \n\n\n4x4 \n4K30 (1) | 1080p60 (2) | 1080p30 (5) \n330 MP/S \n\n\nStereo \n\n\n8x8 \n4K60 (3) | 4K30 (6) | 1080p60 (13) | 1080p30 (27) \n1700 MP/S \n\n\n4x4 \n4K30 (1) | 1080p60 (3) | 1080p30 (7) \n460 MP/S \n\n\nNVIDIA Orin SoC Overview", "mimetype": "text/plain", "start_char_idx": 55645, "end_char_idx": 58467, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8f2d940e-d2fe-4640-9099-0a7166462418": {"__data__": {"id_": "8f2d940e-d2fe-4640-9099-0a7166462418", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d3913a53-236d-4944-a784-ee9c40f2e149", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "8571e3b061373a68f2052cdda4768c5800261a6bce7a2658abc3ca8cbbeab7e6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6064c3a1-f408-4d62-bb84-ad1d1637799d", "node_type": "1", "metadata": {}, "hash": "6c2bc21023e5f103db64fa5dadb51fc8e1c6895018cf94ad4e57e0fd1c85237a", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Mode \nGrid Size \nResolution (Maximum Number of Streams) \nThroughput (Up to) \n\n\nOptical Flow \n\n\n8x8 \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (15) \n940 MP/S \n\n\n4x4 \n4K30 (1) | 1080p60 (2) | 1080p30 (5) \n330 MP/S \n\n\nStereo \n\n\n8x8 \n4K60 (3) | 4K30 (6) | 1080p60 (13) | 1080p30 (27) \n1700 MP/S \n\n\n4x4 \n4K30 (1) | 1080p60 (3) | 1080p30 (7) \n460 MP/S \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 26 \n\n\n \n\n\n# 4.7\n#  \n# NVJPEG \n\n\nThe JPEG processing block is responsible for JPEG (de)compression calculations (based on JPEG still \nimage standard), image scaling, decoding (YUV420, YUV422H/V, YUV444, YUV400) and color space \nconversion (RGB to YUV). \n\n\nIt consists of hardware engine with two instances of NVJPEG HW:  \n\uf084\n \n2x NVJPEG \n\uf084\n \nPerf: 2x 600Mpix/Sec \n\n\nTable 4-10. \nNVJPEG Streams per Instance JAO \n\n\nNVJPEG \nCompression Ratio \nThroughput (Up to) \n\n\nNumber of 1080p30 \nStreams \n\n\nNumber of 4K30 \nStreams \n\n\nDecode \nJAO32/JAO64 \n\n\n6:1  \n756 MPix/s  \n12 \n3x \n\n\n10:1 \n952 MPix/s \n15 \n3x \n\n\nEncode \nJAO32/JAO64  \n\n\n6:1 \n922 MPix/s \n15 \n3x \n\n\n10:1 \n1253 MPix/s \n20 \n5x \n\n\nDecode JAOi64 \n\n\n6:1  \n915 MPix/s  \n15 \n3x \n\n\n10:1 \n1152 MPix/s \n19 \n4x \n\n\nEncode JAOi64    \n\n\n6:1 \n1116 MPix/s \n18 \n4x \n\n\n10:1 \n1516 MPix/s \n25 \n6x \n\n\nNotes:  \n\n\n2x NVJPG engines are present in Orin. The data in this table is for single instance of NVJPG. \n\n\nResults at 880 MHz for 4:2:0 and aggregate across two NVJPEG blocks. \n\n\nThroughput for 4:4:4 will be roughly half of the above.  \n\n\nInput (encode) formats: \n\n\n\u2022\n \nPixel width: 8 bpc \n\n\n\u2022\n \nSubsample format: YUV420 \n\n\n\u2022\n \nResolution (up to): 16K x 16K \n\n\n\u2022\n \nPixel pack format \n\n\n>\n \nSemi-planar/Planar for 420 \n\n\nOutput (decode) formats: \n\n\n\u2022\n \nPixel width 8 bpc \n\n\n\u2022\n \nResolution (up to): 16K x 16K \n\n\n\u2022\n \nPixel pack format \n\n\n>\n \nSemi-planar/Planar for YUV420 \n>\n \nYUY2/Planar for 422H/422V \n>\n \nPlanar for YUV444/YUV400 \n>\n \nInterleaved RGBA \n\n\n \n \n \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 27 \n\n\n \n\n\n# 4.8\n#  \n# Sensor Processing Engine \n\n\nThe Cortex-R5 processor in the Always On (AON) block is also referred to as the Sensor Processing \nEngine (SPE). The AON cluster provides all the necessary hardware features to support low power \nsensor management and wake use cases. The cluster consists of an Arm Cortex-R5 processor core \nwith a tightly coupled RAM, supporting peripherals (such as timers and an interrupt controller), \nvarious I/O controller peripherals, and routing logic.", "mimetype": "text/plain", "start_char_idx": 58092, "end_char_idx": 60658, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6064c3a1-f408-4d62-bb84-ad1d1637799d": {"__data__": {"id_": "6064c3a1-f408-4d62-bb84-ad1d1637799d", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "8f2d940e-d2fe-4640-9099-0a7166462418", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "89ed06175d5c4b83d6bfac87c164b566e722d8689ce06c68a953b7178d4577ef", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a2a9d674-21d4-4b88-aead-45d5168be783", "node_type": "1", "metadata": {}, "hash": "e87dbe33d20beb13a40d498d15758f718bd293c23747153548d07a5529be8f43", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "NVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 27 \n\n\n \n\n\n# 4.8\n#  \n# Sensor Processing Engine \n\n\nThe Cortex-R5 processor in the Always On (AON) block is also referred to as the Sensor Processing \nEngine (SPE). The AON cluster provides all the necessary hardware features to support low power \nsensor management and wake use cases. The cluster consists of an Arm Cortex-R5 processor core \nwith a tightly coupled RAM, supporting peripherals (such as timers and an interrupt controller), \nvarious I/O controller peripherals, and routing logic.  \n\n\nAON Cortex-R5 implementation:  \n\uf084\n \nArmv7-R ISA \n\uf084\n \nIntegrated instruction and data caches. \n\uf084\n \nTightly coupled memory (TCM) interface for local SRAM. \n\uf084\n \nVectored interrupt support. \n\uf084\n \n64-bit AXI Initiator interface for DRAM requests. \n\uf084\n \n32-bit AXI Initiator interface for MMIO requests. \n\uf084\n \n32-bit AHB Initiator interface for Arm Vectored Interrupt Controller (AVIC) access. \n\uf084\n \nAXI Target interface for DMA access to the local SRAM. \n\n\n# 4.9\n#  \n# Security Subsystem \n\n\nThis subsystem is comprised of the following: \n\uf084\n \nPlatform Security Controller (PSC) \n\uf084\n \nSecurity Engine (SE) \n\n\n## 4.9.1\n##  \n## Platform Security Controller \n\n\nThe Platform Security Controller (PSC) is a highly secure subsystem to protect and manage assets \n(keys, fuses, functions, and features) within the SoC, provide trusted services, increase resilience \nagainst attacks on the SoC, and provide a greater level of protection against software and hardware \nattacks on the subsystem itself. \n\n\nKey Management and Protection: The PSC will be the only mechanism with access to the most critical \nsecrets in the chip. This subsystem represents the highest level of protection in Orin and the \nsubsystem itself is highly resilient to a wide range of software and hardware attacks. \n\n\nTrusted Services: The primary PSC services include secure authentication (for example, during SoC \nsecure boot), provisioning of additional keys, ID, data, key access and management, random number \ngeneration, and trusted time reporting. \n\n\nSecurity Monitor: The PSC will be responsible for periodic security housekeeping tasks, including \ncontinually assessing the security status of the SoC, actively monitor known or potential attack \npatterns (for example, such as voltage glitching or thermal attacks), mitigate hardware attack risks, \nand to take action in the case of a detected attack. The PSC will have the ability to accept updates as \nworkarounds to improve the robustness of the system in the field. \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 28 \n\n\n \n\n\n## 4.9.2\n##  \n## Security Engine  \n\n\nThe Security Engine (SE) provides hardware acceleration for cryptographic algorithms. There are two \ninstances of SE available for software usage: \n\uf084\n \nTZ-SE: accessible only by TrustZone software. \n\uf084\n \nNS/TZ-SE: configurable to be accessible only by TrustZone software or TrustZone and non-secure \nsoftware. \n\n\nThe SE provides hardware acceleration for various cryptographic operations and hardware-assisted \nKey protection. The crypto operations that the SE provides can be used by software to build crypto \nprotocols and security features. All of these crypto operations are based on Crypto algorithms \napproved by the National Institute of Standards and Technology (NIST). \n\n\nThe SE supports the following: \n\uf084\n \nNIST-compliant asymmetric, symmetric cryptography and hashing. \n\uf084\n \nSide channel countermeasures [AES/RSA/ECC]. \n\uf084\n \nIndependent channels for parallelization. \n\uf084\n \nHardware Key Access Controls (KAC): Rule-based, hardware-enforced access control for \nsymmetric keys.", "mimetype": "text/plain", "start_char_idx": 60051, "end_char_idx": 63789, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a2a9d674-21d4-4b88-aead-45d5168be783": {"__data__": {"id_": "a2a9d674-21d4-4b88-aead-45d5168be783", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6064c3a1-f408-4d62-bb84-ad1d1637799d", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "40c38e72c925cd873f314c406eb3ebc39d6af98006307796e4f1ab4b31197fa9", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "eaa58fab-ad4a-4c5d-8f34-242d48651fe5", "node_type": "1", "metadata": {}, "hash": "dba16ecadbba0e3547e945cc6ce1a93154077ad5b66e51aa9277fdea5419d7e1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The SE provides hardware acceleration for various cryptographic operations and hardware-assisted \nKey protection. The crypto operations that the SE provides can be used by software to build crypto \nprotocols and security features. All of these crypto operations are based on Crypto algorithms \napproved by the National Institute of Standards and Technology (NIST). \n\n\nThe SE supports the following: \n\uf084\n \nNIST-compliant asymmetric, symmetric cryptography and hashing. \n\uf084\n \nSide channel countermeasures [AES/RSA/ECC]. \n\uf084\n \nIndependent channels for parallelization. \n\uf084\n \nHardware Key Access Controls (KAC): Rule-based, hardware-enforced access control for \nsymmetric keys. \n\n\n\uf084\n \n16\u00d7 AES, 4\u00d7 RSA/ECC key slots. \n\uf084\n \nHardware key isolation (only AES keyslots). \n\uf084\n \nRead protection (only AES keyslots). \n\uf084\n \nHardware keyslot functions. \n\uf084\n \nKey wrap and unwrap functionality (AES -> AES keyslot). \n\uf084\n \nKey derivation into a keyslot (KDF -> AES keyslot). \n\uf084\n \nRandom key generation (RNG -> AES keyslot). \n\n\n# 4.10\n#  \n# Jetson AGX Orin SOM Memory    \n\n\n64GB 256-bit LPDDR5 DRAM is used on the NVIDIA JAO 64GB and NVIDIA JAO Industrial. 32GB 256-bit \nLPDDR5 DRAM is used on the NVIDIA JAO 32GB. JAO supports the following: \n\uf084\n \nSecure external memory access using TrustZone technology. \n\uf084\n \nSystem MMU \n\uf084\n \nMaximum operating frequency: 3200 MHz \n\uf084\n \nECC is supported on Jetson AGX Orin Industrial \n\n\nOther non-volatile memory used on the module is:  \n\uf084\n \n64GB eMMC 5.1  \n\uf084\n \n64MB NOR Boot Flash (QSPI) \n\uf084\n \n8MB NOR Secure Key Flash  \n\n\nNVIDIA Orin SoC Overview \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 29 \n\n\n \n\n\n# 4.11\n#  \n# USB Interfaces \n\n\nThe NVIDIA Jetson AGX Orin SOM provides 4x USB 2.0 and 3x USB3.2 Gen2 x1 port for communication \nto external peripheral devices. In host mode, the USB3.2 host controller supports up to Gen2 Super \nSpeed+, 10 Gbps. In device mode, the USB3.2 controller supports up to Gen1 Super Speed.  \n\n\n**Note:**\n There are two hubs internal for USB 3.2, and each has 10Gbps bandwidth. One hub is for ports \n0/1 and the other for ports 2/3. \n\n\nUSB interfaces are compliant with the following USB specifications: \n\uf084\n \nUniversal Serial Bus Specification Revision 3.2 Gen 1 and 2. \n\uf084\n \nUniversal Serial Bus Specification Revision 2.0, plus the following: \n\n\n\u2022\n \nModes: Host and Device (Only USB 2.0 port USB0 supports RCM, Host, Device Mode. All other \nports are Host only). \n\n\n\u2022\n \nSpeeds: Low, Full, and High. \n\n\n\u2022\n \nUSB Battery Charging 1.2 Specification. \n\n\n\uf084\n \nEnhanced Host Controller Interface Specification for Universal Serial Bus Revision 1.0. \n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 30 \n\n\n# Chapter 5.\n#  \n# Interfaces \n\n\n# 5.1\n#  \n# SD and eMMC Controller \n\n\nThe Secure Digital (SD) and Embedded Multimedia Card (eMMC) controller is capable of interfacing to \nSD, SDIO, eSD, and eMMC cards. It has a direct memory interface and is capable of initiating data \ntransfers between system memory and an external card or device. The SD and eMMC controller \nsupport two different bus protocols: SD and eMMC bus protocol for eMMC cards.", "mimetype": "text/plain", "start_char_idx": 63120, "end_char_idx": 66285, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "eaa58fab-ad4a-4c5d-8f34-242d48651fe5": {"__data__": {"id_": "eaa58fab-ad4a-4c5d-8f34-242d48651fe5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a2a9d674-21d4-4b88-aead-45d5168be783", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "18881ff45b8694772e87f8cdd4c51d207ff5af6b0e3b76fdde49f932c5aa869f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b29d1909-8022-4bb1-bd40-24fb07d518bf", "node_type": "1", "metadata": {}, "hash": "fc066fa1e6922655676b1ca2834987ae2d48e36f4f63fae8f6d26fdf9d70170b", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\u2022\n \nUSB Battery Charging 1.2 Specification. \n\n\n\uf084\n \nEnhanced Host Controller Interface Specification for Universal Serial Bus Revision 1.0. \n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 30 \n\n\n# Chapter 5.\n#  \n# Interfaces \n\n\n# 5.1\n#  \n# SD and eMMC Controller \n\n\nThe Secure Digital (SD) and Embedded Multimedia Card (eMMC) controller is capable of interfacing to \nSD, SDIO, eSD, and eMMC cards. It has a direct memory interface and is capable of initiating data \ntransfers between system memory and an external card or device. The SD and eMMC controller \nsupport two different bus protocols: SD and eMMC bus protocol for eMMC cards.  \n\n\nFeatures of the controller are: \n\uf084\n \nSupports 4-bit data interface for SD cards. \n\uf084\n \nAllows card to interrupt host in 1 bit, and 4-bit modes. \n\uf084\n \nSupports Read wait Control, Suspend/Resume operation for SDIO cards. \n\uf084\n \nSupports FIFO overrun and underrun condition by stopping SD clock. \n\uf084\n \nSupports addressing larger capacity SD 3.0 or SD-XC cards up to 2 TB. \n\n\n# 5.2\n#  \n# Serial Peripheral Interface  \n\n\nThere are 3x general-purpose serial peripheral interface (SPI) buses available on the NVIDIA Jetson \nAGX Orin SOM. The SPI controller allows a duplex, synchronous, serial communication between the \ncontroller and external peripheral devices. It consists of four signals: \n\uf084\n \nCS_N (Chip select) \n\uf084\n \nSCK (clock) \n\uf084\n \nMOSI (Initiator data out and Target data in)  \n\uf084\n \nMISO (Initiator data in and Target data out)  \n\n\nThe data is transferred on MISO or MOSI based on the data transfer direction on every SCK edge. The \nreceiver always receives the data on the other edge of SCK.  \n\n\nFeatures of the SPI controller include: \n\uf084\n \nInitiator and target functionality. \n\n\n\u2022\n \nInitiator: support all modes in the \u201cSPI Mode Descriptions\u201d (Table 5-1). \n\n\n\u2022\n \nTarget: support Mode 1 and Mode 3 in the \u201cSPI Mode Descriptions\u201d (Table 5-1). \n\n\n\uf084\n \nIndependent Rx FIFO and Tx FIFO. \n\uf084\n \nSoftware-controlled bit-length supports packet sizes of 4-bits to 32-bits. \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 31 \n\n\n \n\n\n\uf084\n \nPacked mode support for bit-length of three (4-bit packet size), seven (8-bit packet size) 15 (16-bit \npacket size), and 31 (32-bit packet size). \n\n\n\uf084\n \nCS_N can be selected to be controlled by software, or it can be generated automatically by the \nhardware on packet boundaries. \n\n\n\uf084\n \nSimultaneous receive and transmit supported. \n\uf084\n \nSPI1 and SPI3 support two chip-selects. \n\uf084\n \nSPI6 supports: \n\n\n\u2022\n \nInitiator Mode 0 only \n\n\n\u2022\n \nSDR mode only \n\n\n\u2022\n \nSPI \u00d71 and dual SPI \u00d72 modes (both half-duplex) \n\n\nTable 5-1. \nSPI Mode Descriptions \n\n\nSPI Mode \n\n\nClock \nPolarity \n\n\nClock \nPhase \n\n\nSCK \nInactive \nState \nData Latch In \nData Latch Out \n\n\n0 \n0 \n0 \nLow \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\n1 \n0 \n1 \nLow \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive edge \nof clock \n\n\n2 \n1 \n0 \nHigh \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive edge \nof clock \n\n\n3 \n1 \n1 \nHigh \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\n \n\n\nFigure 5-1 \nSPI Initiator Timing \n\n\nSPIx_MOSI\n\n\nSPIx_MISO\n\n\nSPIx_CSx_N\n\n\ntCS", "mimetype": "text/plain", "start_char_idx": 65602, "end_char_idx": 68912, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b29d1909-8022-4bb1-bd40-24fb07d518bf": {"__data__": {"id_": "b29d1909-8022-4bb1-bd40-24fb07d518bf", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "eaa58fab-ad4a-4c5d-8f34-242d48651fe5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a7d2b938d6b7105711707b60a315ac085778f15c4aca013d6d278bdfa43cbe57", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "872f4b17-2e9a-4230-943f-325103cad49f", "node_type": "1", "metadata": {}, "hash": "24c245b0e2e506bd2294510e2efb679abe62618ce966b3bcb77a788c3675e0f7", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "SPI Mode \n\n\nClock \nPolarity \n\n\nClock \nPhase \n\n\nSCK \nInactive \nState \nData Latch In \nData Latch Out \n\n\n0 \n0 \n0 \nLow \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\n1 \n0 \n1 \nLow \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive edge \nof clock \n\n\n2 \n1 \n0 \nHigh \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive edge \nof clock \n\n\n3 \n1 \n1 \nHigh \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\n \n\n\nFigure 5-1 \nSPI Initiator Timing \n\n\nSPIx_MOSI\n\n\nSPIx_MISO\n\n\nSPIx_CSx_N\n\n\ntCS\n\n\ntCSH\ntCSS\n\n\ntHD\ntSU\n\n\ntCSH\n\n\n0\nn\nSPIx_SCK\n\n\nMSB   IN\nLSB   IN\n\n\ntCSS\n\n\ntCH\ntCL\n\n\nMSB   OUT\nLSB   OUT\n\n\ntDD\n\n\n \n\n\nTable 5-2 \nSPI Initiator Timing Parameters \n\n\nSymbol \nParameter \nMin \nMax \nUnit \n\n\nFsck \nSCK Clock Frequency \n \n81.6 \nMHz \n\n\nFsck \nSCK Clock Frequency (FSI SPI) \n \n40 \nMHz \n\n\ntSCP \nSCK Period \n1000 * \n1/Fsck(max) \n\n\n1000 * \n1/Fsck(min) \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 32 \n\n\n \n\n\nSymbol \nParameter \nMin \nMax \nUnit \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCRT \nSCK Rise time (slew rate) \n0.1 \n \nV/ns \n\n\ntCFT \nSCK Fall time (slew rate) \n0.1 \n \nV/ns \n\n\ntSU \nData setup time (MISO) \n2 \n \nns \n\n\ntHD \nData hold time (MISO) \n3 \n \nns \n\n\ntDD \nActive Clock edge to MOSI data Output Valid \n \n6 \nns \n\n\ntCSS \nCSx_N setup time \n2 \n \nns \n\n\ntCSH \nCSx_N hold time \n3 \n \nns \n\n\ntCS \nCSx_N high time \n10 \n \nns \n\n\n \n\n\nFigure 5-2 \nSPI Target Timing \n\n\nSPIx_MISO\n\n\nSPIx_MOSI\n\n\nSPIx_CSx_N\n\n\n0\n1\nn\nSPIx_SCK\n\n\ntCS\n\n\ntCSH\n\n\ntDD\n\n\ntCH\ntCL\ntSCP\ntCSS\n\n\ntDSU\ntDH\n\n\n \n\n\nTable 5-3 \nSPI Target Parameters \n\n\nSymbol \nParameter \nMin \nMax \nUnit \n\n\nFsck  \nSCK Clock Frequency \n \n51 \nMHz \n\n\nFsck  \nSCK Clock Frequency (FSI SPI) \n \n26 \nMHz \n\n\ntSCP \nSCK Period \n20 \n \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCSS \nCSx_N setup time  \n1 * tSCP \n \nns \n\n\ntCSH \nCSx_N hold time \n1 * tSCP \n \nns \n\n\ntCS \nCSx_N high time \n1 * tSCP \n \nns \n\n\ntSU \nData setup time (MOSI) \n4 \n \nns \n\n\ntHD \nData hold time (MOSI) \n2 \n \nns \n\n\ntDD \nActive Clock edge to MISO data Output Valid \n2.5 \n17 \nns \n\n\ntHO \nMISO Output Hold Time \n2 \n \nns \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 33 \n\n\n \n\n\n# 5.3\n#  \n# I2C Controller", "mimetype": "text/plain", "start_char_idx": 68308, "end_char_idx": 70738, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "872f4b17-2e9a-4230-943f-325103cad49f": {"__data__": {"id_": "872f4b17-2e9a-4230-943f-325103cad49f", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b29d1909-8022-4bb1-bd40-24fb07d518bf", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "eccda6559e359d0f1987d8c61c27006ac0ae61d2387933e4239c7c06e6c7441c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d8be2246-0873-4eba-ba8f-fab32612dbac", "node_type": "1", "metadata": {}, "hash": "32a356081ca5051f3a7e402d2178782d910344dbdd0ace39aa03b02a0b2933e3", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "tCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCSS \nCSx_N setup time  \n1 * tSCP \n \nns \n\n\ntCSH \nCSx_N hold time \n1 * tSCP \n \nns \n\n\ntCS \nCSx_N high time \n1 * tSCP \n \nns \n\n\ntSU \nData setup time (MOSI) \n4 \n \nns \n\n\ntHD \nData hold time (MOSI) \n2 \n \nns \n\n\ntDD \nActive Clock edge to MISO data Output Valid \n2.5 \n17 \nns \n\n\ntHO \nMISO Output Hold Time \n2 \n \nns \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 33 \n\n\n \n\n\n# 5.3\n#  \n# I2C Controller \n\n\n8x general-purpose I\n2\nC controller allows system expansion for I\n2\nC -based devices, such as cameras, \nsensors, voltage monitor, thermal monitor, serial ADC/DAC, and serial EPROMs, as defined in the NXP \ninter-IC-bus (I\n2\nC) specification. I2C6 can be used either for DP AUX or I\n2\nC. \n\n\nThe I\n2\nC bus supports serial device communications to multiple devices. The I\n2\nC controller handles \nclock source negotiation, speed negotiation for standard and fast devices, and 7-bit target address \nsupport according to the I\n2\nC protocol and supports Initiator and Target mode of operation.  \n\n\nThe I\n2\nC controller supports the following operating modes for both Initiator and Target: Standard-\nmode (Sm, up to 100 Kbit/s), Fast-mode (Fm, up to 371.585 Kbit/s), Fast-mode plus (Fm+, up to 985 \nKbit/s). The I\n2\nC controller also supports Multi-Master operation. \n\n\n# 5.4\n#  \n# UART \n\n\nThe NVIDIA Jetson AGX Orin SOM has 4x general-purpose UART ports. UART controller provides serial \ndata synchronization and data conversion (parallel-to-serial and serial-to-parallel) for both receiver \nand transmitter sections. Synchronization for serial data stream is accomplished by adding start and \nstop bits to the transmit data to form a data character. Data integrity is accomplished by attaching a \nparity bit to the data character. The parity bit can be checked by the receiver for any transmission bit \nerrors. \n\n\nFeatures of UART are: \n\uf084\n \nSynchronization for the serial data stream with start and stop bits to transmit data and form a \ndata character. \n\n\n\uf084\n \nSupports both 16450- and 16550-compatible modes. Default mode is 16450. \n\uf084\n \nDevice clock up to 200 MHz, baud rate of 12.5 Mbits/second. \n\uf084\n \nData integrity by attaching parity bit to the data character. \n\uf084\n \nSupport for word lengths from five to eight bits, an optional parity bit and one or two stop bits. \n\uf084\n \nSupport for modem control inputs. \n\uf084\n \nDMA capability for both Tx and Rx. \n\uf084\n \n8-bit \u00d7 36 deep Tx FIFO. \n\uf084\n \n11-bit \u00d7 36 deep Rx FIFO. 3 bits of 11 bits per entry will log the Rx errors in FIFO mode (break, \nframing, and parity errors as bits 10, 9, 8 of FIFO entry). \n\n\n\uf084\n \nAuto sense baud detection. \n\uf084\n \nTime out interrupts to indicate if the incoming stream stopped. \n\uf084\n \nPriority interrupts mechanism.  \n\uf084\n \nFlow control support on RTS and CTS (hardware and software controlled). \n\uf084\n \nInternal loop-back. \n\uf084\n \nSIR encoding/decoding (3/16 or 4/16 baud pulse widths to transmit bit zero). \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 34 \n\n\n \n\n\n# 5.5\n#  \n# RGMII", "mimetype": "text/plain", "start_char_idx": 70246, "end_char_idx": 73331, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d8be2246-0873-4eba-ba8f-fab32612dbac": {"__data__": {"id_": "d8be2246-0873-4eba-ba8f-fab32612dbac", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "872f4b17-2e9a-4230-943f-325103cad49f", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a230ebcf26d4da762a028222e53a5149fdba07712962b74142941d6f58714b4a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "f5df22ad-8942-48e0-939a-6e0e41d27a24", "node_type": "1", "metadata": {}, "hash": "3b1c008164194376c4b572c9eeb805769a60efa2078dd9c21492997c548a61d3", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\uf084\n \nAuto sense baud detection. \n\uf084\n \nTime out interrupts to indicate if the incoming stream stopped. \n\uf084\n \nPriority interrupts mechanism.  \n\uf084\n \nFlow control support on RTS and CTS (hardware and software controlled). \n\uf084\n \nInternal loop-back. \n\uf084\n \nSIR encoding/decoding (3/16 or 4/16 baud pulse widths to transmit bit zero). \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 34 \n\n\n \n\n\n# 5.5\n#  \n# RGMII \n\n\nThe NVIDIA Jetson AGX Orin SOM integrates an Ethernet controller/MAC with AVB support and \nprovides a Reduced Gigabit Media Independent Interface (RGMII) to an external Ethernet PHY or \nswitch. The transmit clock signal is provided by the MAC and is synchronous with the data signals. The \ntiming of NVIDIA Orin SoC complies with the original RGMII mode of \n*Reduced Gigabit Media *\n*Independent Interface (RGMII) Specification*\n, Version 2.0 \n\n\n# 5.6\n#  \n# MGBE \n\n\nThe NVIDIA Jetson AGX Orin SOM has one integrated Multi-Gigabit Ethernet (MGBE) controller that \ncan support up to 10 Gbps of total bandwidth.  \n\n\nThe MGBE controller can independently operate in 2.5 Gbps, 5 Gbps, or 10 Gbps throughput mode, \nenabling NVIDIA Orin SoC to transmit and receive data over Ethernet in compliance with IEEE 802.3-\n2015 standard. USXGMII protocol is also supported by the AGX Orin MGBE controller. \n\n\nThe AGX Orin MGBE controller can be connected to external devices (e.g., Ethernet and Switches) via \nXFI (or SFI) differential lanes, supporting 5 Gbps and 10 Gbps line rates on XFI (or SFI) lanes. \n\n\n# 5.7\n#  \n# CAN \n\n\nThe Controller Area Network (CAN) is a vehicular bus standard for communication between \nmicrocontrollers and devices within the vehicle. The CAN bus is a multi-Initiator serial bus for \nconnecting multiple nodes within a vehicle using a message-based protocol. The NVIDIA Jetson AGX \nOrin SOM supports connectivity to two CAN networks. \n\n\nFeatures of CAN are: \n\uf084\n \nCAN protocol Version 2.0A, Version 2.0B, and ISO 11898-1:2006/11898-1:2015 \n\uf084\n \nSupport ISO11898-1:2006 FD format and BOSCH FD format. \n\uf084\n \nDual clock source, enabling FM-PLL designs.  \n\uf084\n \n16, 32, 64 or 128 Message Objects (configurable).  \n\uf084\n \nEach Message Object has its own Identifier mask.  \n\uf084\n \nProgrammable FIFO mode.  \n\uf084\n \nProgrammable loop-back mode for self-test.  \n\uf084\n \nParity check for message RAM (optional).  \n\uf084\n \nMaskable interrupt, two interrupt lines.  \n\uf084\n \nPower-down support.  \n\uf084\n \nSupports TT CAN. \n\uf084\n \nTTCAN Level 0, 1, and 2. \n\uf084\n \nTime Mark Interrupts. \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 35 \n\n\n \n\n\n\uf084\n \nStopwatch \n\uf084\n \nWatchdog timer. \n\uf084\n \nSynchronization to external events. \n\n\n# 5.8\n#  \n# Display Interfaces \n\n\nThe NVIDIA Jetson AGX Orin SOM provides 1x HDMI and DP port. The HDMI\u2122 and VESA DisplayPort \n(DP) interfaces share the same set of interface pins. \n\n\nHDMI provides a unified method of transferring both audio and video data. The HDMI block receives \nvideo from either display controller and audio from a separate high-definition audio (HDA) controller; \nit combines and transmits them as appropriate.", "mimetype": "text/plain", "start_char_idx": 72880, "end_char_idx": 76014, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "f5df22ad-8942-48e0-939a-6e0e41d27a24": {"__data__": {"id_": "f5df22ad-8942-48e0-939a-6e0e41d27a24", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d8be2246-0873-4eba-ba8f-fab32612dbac", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "43edb510669169fecf8f7ae51a065b70b3c99258c05f2434e863fe5ac70a6bcd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "96ebf3b7-f3b4-4c7e-8df6-a443a1936733", "node_type": "1", "metadata": {}, "hash": "3cc0d574522e6d9c7b70b11fb3676f449dfd30c5a6a9b599aa81de3ffd06b47c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Interfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 35 \n\n\n \n\n\n\uf084\n \nStopwatch \n\uf084\n \nWatchdog timer. \n\uf084\n \nSynchronization to external events. \n\n\n# 5.8\n#  \n# Display Interfaces \n\n\nThe NVIDIA Jetson AGX Orin SOM provides 1x HDMI and DP port. The HDMI\u2122 and VESA DisplayPort \n(DP) interfaces share the same set of interface pins. \n\n\nHDMI provides a unified method of transferring both audio and video data. The HDMI block receives \nvideo from either display controller and audio from a separate high-definition audio (HDA) controller; \nit combines and transmits them as appropriate.  \n\n\nSupported HDMI features: \n\uf084\n \nCompliant to the HDMI 2.0 (up to 594 MHz pixel clock rate) and HDMI 2.1 (Fixed Rate Link at 3 \nGbps, 6 Gbps, 8 Gbps, 10 Gbps, or 12 Gbps). \n\n\n\u2022\n \nSupport 8/10/12 bpc RGB, YUV444, YUV420, or YUV422 (HDMI 2.0 only). \n\n\n\uf084\n \nHDCP 2.2 and 1.4. \n\uf084\n \nOn-chip HDCP key storage, no external SecureROM required. \n\uf084\n \nMultichannel audio from HDA controller, up to eight channels 192 kHz 24-bit. \n\uf084\n \n24-bit RGB and 24-bit YUV444 (HDMI) pixel formats. \n\n\nVESA DisplayPort (DP) is a digital display interface often used to connect a video source to a display \ndevice over a cable, in consumer or commercial applications. Embedded DisplayPort (eDP) is based on \nDP but intended for embedded applications where the display panel is integrated. For embedded use \ncases that require multiple display support using MST, and DP is intended to interface with SerDes \ndevices that in turn could support multiple displays. Using SerDes can provide long-distance, low-EMI \nconnection for multiple displays. DP or eDP is a mixed-signal interface consisting of four differential \nserial I/O lanes.  \n\n\nSupported DisplayPort features are: \n\uf084\n \nCompliant to the DisplayPort 1.4a Specification.  \n\n\n\u2022\n \nSupport 16 bpp YUV422 \n\n\n\u2022\n \nSupport 18 bpp RGB \n\n\n\u2022\n \nSupport 24 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 30 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 36 bpp RGB/YUV444 \n\n\n\uf084\n \nSupport up to 810 MHz pixel clock. \n\uf084\n \nSupport for 1/2/4 lanes. \n\uf084\n \nSupport for following bit rates: \n\n\n\u2022\n \nRBR (Reduced Bit Rate, 1.62 Gbps) \n\n\n\u2022\n \nHBR (High Bit Rate, 2.7 Gbps) \n\n\n\u2022\n \nHBR2 (High Bit Rate 2, 5.4 Gbps) \n\n\n\u2022\n \nHBR3 (High Bit Rate 3, 8.1 Gbps) \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 36 \n\n\n \n\n\n\uf084\n \nMulti-Stream Transport (MST)  \n\uf084\n \nSupport for 2-8 channel audio streaming up to 96 kHz sample rate. \n\uf084\n \nSupport additional eDP 1.4 features: \n\n\n\u2022\n \nAdditional link rates (2.16, 2.43, 3.24, 4.32 Gbps) \n\n\n\u2022\n \nEnhanced framing. \n\n\n\u2022\n \nPower sequencing. \n\n\n\u2022\n \nReduced AUX timing. \n\n\n\u2022\n \nReduced main voltage swing. \n\n\n\u2022\n \nAlternate Seed Scrambler Reset (ASSR) for internal eDP panels. \n\n\n# 5.9\n#  \n# Audio Interfaces", "mimetype": "text/plain", "start_char_idx": 75392, "end_char_idx": 78171, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "96ebf3b7-f3b4-4c7e-8df6-a443a1936733": {"__data__": {"id_": "96ebf3b7-f3b4-4c7e-8df6-a443a1936733", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "f5df22ad-8942-48e0-939a-6e0e41d27a24", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "00d0c552501e729a07f194cbfb3de84c7b10f5846551702bf8fd3510a8b5f984", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "849740c9-22c1-4bf4-8f97-a95d2063540c", "node_type": "1", "metadata": {}, "hash": "7ea5a6cd48cea4c0e7e8e79a44d82e746b11f4649d9dd4de8da11d809615bf93", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Interfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 36 \n\n\n \n\n\n\uf084\n \nMulti-Stream Transport (MST)  \n\uf084\n \nSupport for 2-8 channel audio streaming up to 96 kHz sample rate. \n\uf084\n \nSupport additional eDP 1.4 features: \n\n\n\u2022\n \nAdditional link rates (2.16, 2.43, 3.24, 4.32 Gbps) \n\n\n\u2022\n \nEnhanced framing. \n\n\n\u2022\n \nPower sequencing. \n\n\n\u2022\n \nReduced AUX timing. \n\n\n\u2022\n \nReduced main voltage swing. \n\n\n\u2022\n \nAlternate Seed Scrambler Reset (ASSR) for internal eDP panels. \n\n\n# 5.9\n#  \n# Audio Interfaces \n\n\nThe Audio Controller transports streaming audio data between system memory and an audio codec. \nThe controller supports I\n2\nS format, Left-justified Mode format, Right-justified Mode format, and DSP \nmode format, as defined in the Philips inter-IC-sound (I\n2\nS) bus specification. The timing in the \nfollowing sections applies to any of these interfaces depending on whether they are configured for I\n2\nS \nor TDM mode. \n\n\nThe I\n2\nS controller supports point-to-point (P2P) serial interfaces for the I\n2\nS digital audio streams. I\n2\nS -\ncompatible products, such as compact disc players, digital audio tape devices, digital sound \nprocessors, and those with digital TV sound may be directly connected to the I\n2\nS controller. The \ncontroller also supports the PCM and telephony mode of data-transfer. Pulse-Code-Modulation (PCM) \nis a standard method used to digitize audio (particularly voice) patterns for transmission over digital \ncommunication channels. The Telephony mode is used to transmit and receive data to and from an \nexternal mono codec in a slot-based scheme of time-division multiplexing. The I\n2\nS controller supports \nbidirectional audio streams and can operate in half-duplex or full-duplex mode.  \n\n\nWhen DAP port operates as I\n2\nS (Initiator and Target modes) interface, it supports clock rates up to \n12.288 MHz and comply with I\n2\nS specification.  \n\n\nWhen DAP port operates as TDM/PCM interface, it supports clock rates up to 24.576 MHz. \n\n\nFeatures for audio interfaces are: \n\uf084\n \nBasic I\n2\nS modes to be supported (I\n2\nS, RJM, LJM, and DSP) in both Initiator and Target modes. \n\uf084\n \nPCM mode with short (one-bit-clock wide) and long-fsync (two bit-clocks wide) in both Initiator \nand Target modes. \n\n\n\uf084\n \nNW-mode with independent slot-selection for both Tx and Rx \n\uf084\n \nTDM mode with flexibility in number of slots and slots selection. \n\uf084\n \nCapability to drive-out a High-z outside the prescribed slot for transmission. \n\uf084\n \nFlow control for the external input and output stream.  \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 37 \n\n\n \n\n\n# 5.10\n#  \n# Pulse-Width Frequency Modulation \n# Interface \n\n\nThe NVIDIA Jetson AGX Orin SOM has 4x pulse-width frequency modulation (PWM) frequency dividers \nwith a varying pulse width available on the NVIDIA Jetson AGX Orin SOM. FAN PWM and PWM1 are \nassigned at the connector. Other two PWMs are available for customer use but may not be forward \ncompatible. \n\n\nThe PWM runs off a device clock programmed in the Clock and Reset controller. The source can either \nbe the OSC clock (38.4 MHz) or PLLP (408 MHz). The source is first divided by 256, and then again by a \n13-bit register value, to generate the PWM frequency. The duty cycle is a controlled by an 8-bit \nregister value.  \n\n\n# 5.11\n#  \n# General Purpose I/O", "mimetype": "text/plain", "start_char_idx": 77642, "end_char_idx": 81011, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "849740c9-22c1-4bf4-8f97-a95d2063540c": {"__data__": {"id_": "849740c9-22c1-4bf4-8f97-a95d2063540c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "96ebf3b7-f3b4-4c7e-8df6-a443a1936733", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6782da7c90715d0ce5973f0dd54c039e86266254c0e77e0a1b1ea5c0c29d04a2", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "deb0d74a-a036-447f-bf7d-46c334ad0201", "node_type": "1", "metadata": {}, "hash": "b629ff22937a495bb3a6c3bad3096262d61fac3f073e4ae343c9324ca61b3ca9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# 5.10\n#  \n# Pulse-Width Frequency Modulation \n# Interface \n\n\nThe NVIDIA Jetson AGX Orin SOM has 4x pulse-width frequency modulation (PWM) frequency dividers \nwith a varying pulse width available on the NVIDIA Jetson AGX Orin SOM. FAN PWM and PWM1 are \nassigned at the connector. Other two PWMs are available for customer use but may not be forward \ncompatible. \n\n\nThe PWM runs off a device clock programmed in the Clock and Reset controller. The source can either \nbe the OSC clock (38.4 MHz) or PLLP (408 MHz). The source is first divided by 256, and then again by a \n13-bit register value, to generate the PWM frequency. The duty cycle is a controlled by an 8-bit \nregister value.  \n\n\n# 5.11\n#  \n# General Purpose I/O \n\n\nThe NVIDIA Jetson AGX Orin SOM offers several General Purpose I/O pins. Some GPIOs are dedicated, \nand others are alternative GPIOs. Each GPIO pin is configurable for input or output direction and can \nbe read or written to individually. All GPIOs support interrupt capability. For GPIO voltage level and \ncharacteristics, refer to \u201cPin Type\u201d in the SOM pin list which provides their voltage rail and pad type. \nSome limitations apply to alternative GPIOs. \n\n\n \n\n\n \nNotes: GPIOs are push-pull only. Configuring as open drain or bidirectional I/O is performed through \nsoftware emulation. \n\n\nGPIOs supporting 3.3V tolerance can become true open drain if 3.3V tolerance is enabled. \n\n\n \n\n\n# 5.12\n#  \n# JTAG \n\n\nThe NVIDIA Jetson AGX Orin SOM has a JTAG interface that can be used for boundary scan testing or \nfor debugging. JTAG clock can be driven up to 15 MHz. However, during boundary scan, its frequency \nshould not exceed 7.5 MHz.  \n\n\n# 5.13\n#  \n# System Control Signals \n\n\nThe NVIDIA Jetson AGX Orin SOM provides a set of system control signals. They are used for the \nfollowing: \n\uf084\n \nPower handshaking \n\uf084\n \nTemperature sensing of attached devices  \n\uf084\n \nSystem forced recovery \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 38 \n\n\n \n\n\n\uf084\n \nVoltage monitor interrupts \n\uf084\n \nIn-System-Testing \n\uf084\n \nWDT reset \n\n\n# 5.14\n#  \n# UPHY Configurations \n\n\nThe NVIDIA Jetson AGX Orin SOM supports up to PCIe Gen4 speed. The PCIe lanes can be configured \nas x1, x2, x4, and x8. The PCIe controllers can be used as root ports or endpoint devices modes. Refer \nto the \n*NVIDIA Jetson AGX Design Guide*\n for supported UPHY configurations for the NVIDIA Jetson AGX \nOrin SOM. \n\n\n# 5.15\n#  \n# CSI Configurations \n\n\nThe NVIDIA Jetson AGX Orin SOM has four CSI x4 bricks (16 lanes and trios total) supporting a variety \nof device types and camera configurations. Data aggregated from physical lanes enters an \nasynchronous FIFO which interfaces to the NVCSI block. Both MIPI D-PHY v2.1 and C-PHY v2.0 modes \nare supported. In D-PHY mode, each data channel has peak bandwidth of up to 2.5 Gbps per lane. For \nC-PHY, each lane (Trio) supports up to 4.5 GSymb/s (10.25 Gbps). \n\n\nFeatures of the CSI interface are as follows: \n\uf084\n \nMIPI CSI-2 3.0 receiver \n\uf084\n \nSupports up to six CSI-2 input ports operating concurrently - for up to six deserializers (six \ncameras) or more cameras through deserializer-aggregators (hubs): \n\n\n\u2022\n \nUp to six \u00d71 lane deserializer output port \n\n\n\u2022\n \nUp to six \u00d72 lane deserializer output port \n\n\n\u2022\n \nUp to four \u00d74 lane deserializer output port \n\n\n\uf084\n \nSupports 16 virtual channels (VC) per CSI link \n\uf084\n \nSupported input data formats: \n\n\n\u2022\n \nRGB \n>\n \nRGB888 \n\n\n>\n \nRGB666 \n\n\n>\n \nRGB565 \n\n\n>\n \nRGB555 \n\n\n>\n \nRGB444", "mimetype": "text/plain", "start_char_idx": 80291, "end_char_idx": 83788, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "deb0d74a-a036-447f-bf7d-46c334ad0201": {"__data__": {"id_": "deb0d74a-a036-447f-bf7d-46c334ad0201", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "849740c9-22c1-4bf4-8f97-a95d2063540c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "3f9a0a2da0ab64c3045c26de0985077cdfb70d4afbe09e12a9c4de64e4793e1f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e49d4de0-6377-4a1d-907d-e44bd96f6cfe", "node_type": "1", "metadata": {}, "hash": "5053d0b7ab6b5844eab168e09fcb5a999afc7afdbcb1337644e4c395b993e3ea", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Features of the CSI interface are as follows: \n\uf084\n \nMIPI CSI-2 3.0 receiver \n\uf084\n \nSupports up to six CSI-2 input ports operating concurrently - for up to six deserializers (six \ncameras) or more cameras through deserializer-aggregators (hubs): \n\n\n\u2022\n \nUp to six \u00d71 lane deserializer output port \n\n\n\u2022\n \nUp to six \u00d72 lane deserializer output port \n\n\n\u2022\n \nUp to four \u00d74 lane deserializer output port \n\n\n\uf084\n \nSupports 16 virtual channels (VC) per CSI link \n\uf084\n \nSupported input data formats: \n\n\n\u2022\n \nRGB \n>\n \nRGB888 \n\n\n>\n \nRGB666 \n\n\n>\n \nRGB565 \n\n\n>\n \nRGB555 \n\n\n>\n \nRGB444 \n\n\n\u2022\n \nYUV \n>\n \nYUV422-8b \n\n\n>\n \nYUV420-8b (legacy) \n\n\n>\n \nYUV420-8b \n\n\n>\n \nYUV420-10b \n\n\n>\n \nYUV422-10b \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 39 \n\n\n \n\n\n\u2022\n \nRAW \n>\n \nRAW6 \n\n\n>\n \nRAW7 \n\n\n>\n \nRAW8 \n\n\n>\n \nRAW10 \n\n\n>\n \nRAW12 \n\n\n>\n \nRAW14 \n\n\n>\n \nRAW16 \n\n\n>\n \nRAW20 \n\n\n\u2022\n \nDPCM: user defined \n\n\n\u2022\n \nDPCM (predictor 1) \n>\n \n14-10-14 \n\n\n>\n \n14-8-14 \n\n\n>\n \n12-10-12 \n\n\n>\n \n12-8-12 \n\n\n>\n \n12-7-12 \n\n\n>\n \n12-6-12 \n\n\n>\n \n10-8-10 \n\n\n>\n \n10-7-10 \n\n\n>\n \n10-6-10 \n\n\n\u2022\n \nEmbedded control information \n\n\n\uf084\n \nMIPI D-PHY v2.1 Modes of Operation: \n\n\n\u2022\n \nHigh Speed Mode:  High speed differential signaling up to 2.5 Gbps. Burst transmission for low \npower. \n\n\n\u2022\n \nLow Power Control:  Single-ended 1.2V CMOS level. Low speed signaling for handshaking. \n\n\n\u2022\n \nLow Power Escape:  Low speed (10 Mbps) signaling for data. Used for escape command entry \nonly.   \n\n\n\uf084\n \nMIPI C-PHY v2.0 Modes of Operation:  \n\n\n\u2022\n \nShares same D-PHY low power receiver functionality. \n\n\n\u2022\n \nHigh Speed Mode:  Requires one or more sets of three wires (referred to as a trio) for high-\nspeed data communication. \n\n\nThe following tables show CSI configurations for the NVIDIA Jetson AGX Orin SOM. Refer to the \n*Jetson *\n*AGX Orin Design Guide*\n for additional x3 and x1 combinations. \n\n\n \n \n \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 40 \n\n\n \n\n\n## 5.15.1\n##  \n## D-PHY Configurations \n\n\nThe following table contains the CSI configurations in D-PHY mode. \n\n\nTable 5-4. \nCSI Configurations D-PHY Mode \n\n\n**D-PHY **\n\n\n**CSI **\n\n\n**Input **\n\n\n**Module **\n\n\n**Connector **\n\n\n**Name **\n**x1 **\n**x2 **\n**x4 **\n\n\nA \n\n\nCSI0_CLK_N \nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n\n\nCSI0_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D0_N \nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n\n\nCSI0_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nB \n\n\nCSI1_CLK_N \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D0_N \n  \n\n\nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n\n\nCSI1_D0_P", "mimetype": "text/plain", "start_char_idx": 83228, "end_char_idx": 86086, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e49d4de0-6377-4a1d-907d-e44bd96f6cfe": {"__data__": {"id_": "e49d4de0-6377-4a1d-907d-e44bd96f6cfe", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "deb0d74a-a036-447f-bf7d-46c334ad0201", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "948ccaa919de545e7e69792048b1472f75f5c88d9d0bab079eecfab2ac3962a7", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "406f23fb-83ff-44e1-ae92-fea62c461f11", "node_type": "1", "metadata": {}, "hash": "14fe8af1a1575a0dc23d1e0eeeb7381faa75c9e413b10d82b50ba3b4c8ced48d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "A \n\n\nCSI0_CLK_N \nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n\n\nCSI0_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D0_N \nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n\n\nCSI0_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nB \n\n\nCSI1_CLK_N \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D0_N \n  \n\n\nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n\n\nCSI1_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nC \n\n\nCSI2_CLK_N \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n\n\nCSI2_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_D0_N \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n\n\nCSI2_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nD \n\n\nCSI3_CLK_N \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n\n\nClock \n\n\n  \n  \n  \n  \n  \n  \n\n\nCSI3_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D0_N \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n  \n  \n\n\nData \n\n\n  \n  \n  \n\n\nData \n\n\n  \n  \n\n\nCSI3_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nE \n\n\nCSI4_CLK_N \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n\n\nClock \n\n\n  \n\n\nCSI4_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_D0_N \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n\n\nData \n\n\n  \n\n\nCSI4_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nF \nCSI5_CLK_N \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n  \n\n\nCSI5_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 41 \n\n\n \n\n\n**D-PHY **\n\n\n**CSI **\n\n\n**Input **\n\n\n**Module **\n\n\n**Connector **\n\n\n**Name **\n**x1 **\n**x2 **\n**x4 **\n\n\nCSI5_D0_N \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n\n\nData \n\n\n  \n\n\nCSI5_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI5_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI5_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nG \n\n\nCSI6_CLK_N \n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n\n\nClock \n\n\nCSI6_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D0_N \n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n\n\nData \nCSI6_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nH \n\n\nCSI7_CLK_N \n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n\n\nCSI7_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D0_N \n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n\n\nData \nCSI7_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_N", "mimetype": "text/plain", "start_char_idx": 85472, "end_char_idx": 88669, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "406f23fb-83ff-44e1-ae92-fea62c461f11": {"__data__": {"id_": "406f23fb-83ff-44e1-ae92-fea62c461f11", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e49d4de0-6377-4a1d-907d-e44bd96f6cfe", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f7432e132d72085e7e28509999d0ee90cea7cc9f023b2c71183e54aba40a47f1", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c8d7b1eb-bbcd-4daf-959f-a9e08bcc28d1", "node_type": "1", "metadata": {}, "hash": "3a8c4c449642ff179104dc2592eb43d2ab54fda5f0c1f8f8fad38533e93c8acf", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Clock* \n\n\n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n\n\nClock \n\n\nCSI6_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D0_N \n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n\n\nData \nCSI6_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nH \n\n\nCSI7_CLK_N \n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n  \n\n\nClock* \n\n\n  \n  \n  \n  \n\n\nCSI7_CLK_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D0_N \n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n  \n  \n\n\nData* \n\n\n  \n  \n  \n\n\nData \nCSI7_D0_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_N \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_P \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\n \n\n\n \n\n\n \n**Note:**\n For the E/F and G/H inputs, only one \u00d71 or \u00d72 interface can be used (either E or F, and either G or \nH). \n\n\n \n\n\n \n##  \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 42 \n\n\n \n\n\n## 5.15.2\n##  \n## Supported C-PHY Configurations \n\n\nThe following table contains the supported CSI configurations in C-PHY mode. \n\n\nTable 5-5. \nCSI Configurations C-PHY Mode \n\n\n**C-PHY **\n\n\n**CSI **\n\n\n**Input **\n\n\n**Module **\n\n\n**Connector **\n\n\n**Name **\n\n\n**Trio **\n\n\n**Mapping **\n\n\n**Option 1 **\n\n\n**Mapping **\n\n\n**Option 2 **\n\n\n**x1 **\n**x2 **\n**x4 **\n\n\nA \n\n\nCSI0_D0_P \n\n\nA0 \n\n\nA \nA \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n\n\nCSI0_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_CLK_N \n\n\nA1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI0_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nB \n\n\nCSI1_D0_P \n\n\nB0 \n\n\nA \nA \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_CLK_N \n\n\nB1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI1_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nC \n\n\nCSI2_D0_P \n\n\nC0 \n\n\nA \nA \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n\n\nCSI2_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_CLK_N \n\n\nC1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI2_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nD \n\n\nCSI3_D0_P \n\n\nD0 \n\n\nA \nA \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\nCSI3_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_CLK_N \n\n\nD1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nE \n\n\nCSI4_D0_P \n\n\nE0 \n\n\nA \nA \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n  \n  \n\n\nSee \n\n\nnote", "mimetype": "text/plain", "start_char_idx": 88035, "end_char_idx": 91056, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c8d7b1eb-bbcd-4daf-959f-a9e08bcc28d1": {"__data__": {"id_": "c8d7b1eb-bbcd-4daf-959f-a9e08bcc28d1", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "406f23fb-83ff-44e1-ae92-fea62c461f11", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a17937afff3511ea8adb38dc644909e1151234e217638e0ce037730bfec70a7c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "30e93fc0-d2f0-4cf5-861c-dda8f697f06e", "node_type": "1", "metadata": {}, "hash": "bcd39b0fc61cecc18f8a0aaf0b4721738b4f9b1888038010611485469966d0c4", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "CSI2_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nD \n\n\nCSI3_D0_P \n\n\nD0 \n\n\nA \nA \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\n  \n\n\n  \n  \n  \n  \n  \n\n\nCSI3_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_CLK_N \n\n\nD1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI3_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nE \n\n\nCSI4_D0_P \n\n\nE0 \n\n\nA \nA \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n\n\n  \n\n\n  \n\n\nCSI4_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_CLK_N \n\n\nE1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI4_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nF \nCSI5_D0_P \nF0 \nA \nA \n  \n  \n  \n  \nSee \n\n\nnote \n  \n  \n  \n  \n  \nSee \n\n\nnote \n  \n  \n  \n  \n\n\nInterfaces \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 43 \n\n\n \n\n\n**C-PHY **\n\n\n**CSI **\n\n\n**Input **\n\n\n**Module **\n\n\n**Connector **\n\n\n**Name **\n\n\n**Trio **\n\n\n**Mapping **\n\n\n**Option 1 **\n\n\n**Mapping **\n\n\n**Option 2 **\n\n\n**x1 **\n**x2 **\n**x4 **\n\n\nCSI5_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI5_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI5_CLK_N \n\n\nF1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI5_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI5_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nG \n\n\nCSI6_D0_P \n\n\nG0 \n\n\nA \nA \n  \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n\n\n  \n\n\nCSI6_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_CLK_N \n\n\nG1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI6_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nH \n\n\nCSI7_D0_P \n\n\nH0 \n\n\nA \nA \n  \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n  \n  \n\n\nSee \n\n\nnote \n\n\n  \n  \n  \n\n\nCSI7_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_CLK_N \n\n\nH1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\n \n\n\n \n\n\n \n**Note:**\n For the E/F and G/H inputs, only one \u00d71 or \u00d72 interface can be used (either E or F, and either G or \nH). \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 44 \n\n\n# Chapter 6.\n#  \n# Pin Definitions", "mimetype": "text/plain", "start_char_idx": 90514, "end_char_idx": 93191, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "30e93fc0-d2f0-4cf5-861c-dda8f697f06e": {"__data__": {"id_": "30e93fc0-d2f0-4cf5-861c-dda8f697f06e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c8d7b1eb-bbcd-4daf-959f-a9e08bcc28d1", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ccfcceaca7d51e452f4ebf3b5f1c374290d227b67a4ebf6f8deebe4a94a638c2", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "408c5490-337e-427a-be2d-e3ffbcc3fae2", "node_type": "1", "metadata": {}, "hash": "f6f609f296d9c2c4c7c3e3e42b196e71c53a7000fb896d555661a4a0cf3bf405", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "CSI7_D0_N \nB \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_CLK_P \nC \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_CLK_N \n\n\nH1 \n\n\nC \nA \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_P \nA \nB \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\nCSI7_D1_N \nB \nC \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n\n\n \n\n\n \n\n\n \n**Note:**\n For the E/F and G/H inputs, only one \u00d71 or \u00d72 interface can be used (either E or F, and either G or \nH). \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 44 \n\n\n# Chapter 6.\n#  \n# Pin Definitions \n\n\nThe functions for each pin on the module are fixed to a single Special-Function I/O (SFIO) or software-\ncontrolled General Purpose I/O (GPIO). The NVIDIA Jetson AGX Orin SOM has multiple dedicated \nGPIOs. Each GPIO is individually configurable as Output/Input/Interrupt sources with level and edge \ncontrols. SFIO and GPIO functionality is configured using Multi-purpose I/O (MPIO) pads. Each MPIO \npad consists of: \n\uf084\n \nAn output driver with tristate capability, drive strength controls and push-pull mode, open-drain \nmode, or both. \n\n\n\uf084\n \nAn input receiver with either Schmitt mode, CMOS mode, or both. \n\uf084\n \nA weak pull-up and a weak pull-down. \n\n\nMPIO pads are partitioned into multiple \u201cpad control groups\u201d with controls being configured for the \ngroup. During normal operation, these per-pad controls are driven by the pinmux controller registers. \n\n\nRefer to the \n*NVIDIA Jetson AGX Orin Design Guide*\n for more information on pad behavior associated \nwith different interfaces and the \n*Orin SoC Technical Reference Manual*\n for more information on \nmodifying MPIO pad controls.  \n\n\n# 6.1\n#  \n# Power-On Reset Behavior \n\n\nEach MPIO pad has a deterministic power-on reset (PoR) state. The reset state for each pad is chosen \nto minimize the need of additional on-board components; for example, on-chip weak pull-ups are \nenabled during PoR for pads which are usually used to drive active-low chip selects eliminating the \nneed for additional pull-up resistors. \n\n\nThe following list is a simplified description of the NVIDIA Jetson AGX Orin SOM boot process focusing \non those aspects which relate to the MPIO pins: \n\uf084\n \nSystem-level hardware executes the power-up sequence. This sequence ends when system-level \nhardware releases \nSYS_RESET_N\n. \n\n\n\uf084\n \nThe boot ROM begins executing and programs the on-chip I/O controllers to access the secondary \nboot device. \n\n\n\uf084\n \nThe boot ROM fetches the Boot Configuration Table (BCT) and boot loader from the secondary \nboot device. \n\n\n\uf084\n \nIf the BCT and boot loader are fetched successfully, the boot ROM transfers control to the boot \nloader. \n\n\n\uf084\n \nOtherwise, the boot ROM enters USB recovery mode. \n\n\nPin Definitions \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 45 \n\n\n \n\n\n# 6.2\n#  \n# SOM B2B Connector Pinout \n\n\nSimplified version of the NVIDIA Jetson AGX Orin SOM 699-pin B2B connector pinout is attached to \nthis data sheet. For more details refer to the full pin description spreadsheet attached to the \n*Jetson *\n*AGX Orin Design Guide*\n (DG-10653-001). \n\n\nTo access the attached files, click the Attachment icon on the left-hand toolbar on this PDF (using \nAdobe Acrobat Reader or Adobe Acrobat). Select the file and use the Tool Bar options (Open, Save) to \nretrieve the documents. Excel files with the .nvxlsx extension will need to be renamed to .xlsx to \nopen. \n\n\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 46 \n\n\n# Chapter 7.\n#  \n# Electrical and Mechanical \n\n\n# Characteristics \n\n\n# 7.1\n#  \n# Electrical Specifications", "mimetype": "text/plain", "start_char_idx": 92604, "end_char_idx": 96277, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "408c5490-337e-427a-be2d-e3ffbcc3fae2": {"__data__": {"id_": "408c5490-337e-427a-be2d-e3ffbcc3fae2", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "30e93fc0-d2f0-4cf5-861c-dda8f697f06e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c532b0a7e06d9f4185020c417f96971003a32c7a7daaf04bab41588fbf4c068e", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "07a32610-d532-423d-901d-d2dc8ec51ab1", "node_type": "1", "metadata": {}, "hash": "b3b5fc435f5379a05fa500b01a7764f226ac0e5c2f6ce568d0533e3f7fc48a17", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "To access the attached files, click the Attachment icon on the left-hand toolbar on this PDF (using \nAdobe Acrobat Reader or Adobe Acrobat). Select the file and use the Tool Bar options (Open, Save) to \nretrieve the documents. Excel files with the .nvxlsx extension will need to be renamed to .xlsx to \nopen. \n\n\n \n\n\n \n\n\n \n\n\n \nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec.   \nDS-10662-001v1.6 | 46 \n\n\n# Chapter 7.\n#  \n# Electrical and Mechanical \n\n\n# Characteristics \n\n\n# 7.1\n#  \n# Electrical Specifications  \n\n\nThis section details the electrical specifications for the Jetson AGX Orin SOM. \n\n\n## 7.1.1\n##  \n## Absolute Maximum Ratings \n\n\nThe absolute maximum ratings describe stress conditions. These parameters do not set minimum and \nmaximum operating conditions that will be tolerated over extended periods of time. If the device is \nexposed to these parameters for extended periods of time, no guarantee is made, and device \nreliability may be affected. It is not recommended to operate a Jetson AGX Orin SOM under these \nconditions. Recommended operating conditions are provided in the following section. \n\n\nTable 7-1. \nMaximum Ratings \n\n\nSymbol \nParameter \nMin \nMax \nUnit \nNotes \n\n\nVIN \nSYS_VIN_HV \n-0.5 \n22.5 \nV \n  \n\n\nSYS_VIN_MV \n-0.5 \n6.0 \nV \n  \n\n\n \nSYS_VIN_SV \n-0.3 \n6.0 \nV \n \n\n\nIDDMAX \nVIN Imax (SYS_VIN_HV) \n\n\n \n\n\n5.4 \nA \nSoftware limited. IDDMAX (HV/MV current) \nreflects EDPp based on a 6 \u00b5S moving \nwindow. \n\n\n5.4A is for VIN (20V) on SYS_VIN_HV. 6.0A \nis for VIN (5V) on SYS_VIN_MV. Actual \nIDDMAX is dependent on VIN (VINMIN). \n\n\nVIN Imax (SYS_VIN_MV) \n \n6.0 \nA \n\n\nPMIC_BBATT \n-0.3 \n50 \nuA \nReal-Time-Clock back-up supply. \n\n\nVM_PIN \nVoltage applied to any powered \nI/O pin \n\n\n-0.5 \nVDD + \n0.5 \n\n\nV \nPad\u2019s output driver must be set to open \ndrain mode. \n\n\nDD pads configured as open \ndrain \n\n\n-0.5 \n3.63 \nV \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 47 \n\n\n \n\n\nSymbol \nParameter \nMin \nMax \nUnit \nNotes \n\n\nTttp \nOperating Temperature: \nmeasured on Thermal Transfer \nPlate \n\n\n-25 \n80 \n\u00b0C \n  \n\n\nTstg \nStorage Temperature \n-25 \n80 \n\u00b0C \n  \n\n\n## 7.1.2\n##  \n## Recommended Operating Conditions \n\n\nThe parameters listed in following table are specific to a temperature range and operating voltage. \nOperating a NVIDIA Jetson AGX Orin SOM beyond these parameters is not recommended. Exceeding \nthese conditions for extended periods may adversely affect device reliability. \n\n\nTable 7-2. \nRecommended Operating Conditions \n\n\nSymbol \nParameter \nMin \nTypical \nMax \nUnit  \nNotes \n\n\nVDDdc \nSYS_VIN_HV \n7 \n12 \n20 \nV \n  \n\n\nSYS_VIN_MV \n4.75 \n5 \n5.25 \nV \n  \n\n\nSYS_VIN_SV \n3.135 \n3.3 \n3.465 \nV \n \n\n\nPMIC_BBATT  \n1.85  \n3.3 \n5.5 \nV \nInput Only \n\n\n## 7.1.3\n##  \n## Storage and Handling \n\n\nTable 7-3. \nTypical Handling and Storage Environment \n\n\nParameter \nDescription \n\n\nStorage temperature (ambient)\n1\n \n18\u00b0C to 30\u00b0C \n\n\nStorage humidity \n30% to 70% RH \n\n\nStorage life\n2\n \n5 years from NVIDIA shipment date to customers \n\n\nNotes:", "mimetype": "text/plain", "start_char_idx": 95752, "end_char_idx": 98786, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "07a32610-d532-423d-901d-d2dc8ec51ab1": {"__data__": {"id_": "07a32610-d532-423d-901d-d2dc8ec51ab1", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "408c5490-337e-427a-be2d-e3ffbcc3fae2", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c57bc8f200fbbb00ea533a74cab349cfe1769fc7ab41099cab9aea9fccd772df", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "403fcd4c-c8a8-421c-a9f6-1eba3448076b", "node_type": "1", "metadata": {}, "hash": "e9a944299159d55f915a14e3af5f33084309fa6a4987ab03c40c601c7960b328", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Table 7-2. \nRecommended Operating Conditions \n\n\nSymbol \nParameter \nMin \nTypical \nMax \nUnit  \nNotes \n\n\nVDDdc \nSYS_VIN_HV \n7 \n12 \n20 \nV \n  \n\n\nSYS_VIN_MV \n4.75 \n5 \n5.25 \nV \n  \n\n\nSYS_VIN_SV \n3.135 \n3.3 \n3.465 \nV \n \n\n\nPMIC_BBATT  \n1.85  \n3.3 \n5.5 \nV \nInput Only \n\n\n## 7.1.3\n##  \n## Storage and Handling \n\n\nTable 7-3. \nTypical Handling and Storage Environment \n\n\nParameter \nDescription \n\n\nStorage temperature (ambient)\n1\n \n18\u00b0C to 30\u00b0C \n\n\nStorage humidity \n30% to 70% RH \n\n\nStorage life\n2\n \n5 years from NVIDIA shipment date to customers \n\n\nNotes: \n\n\n1.\n \nTransportation is a limited range of time that is covered by AEC grade 3 specs (-40\u00b0C to 85\u00b0C). Longer term \nstorage at hubs, distribution points, and warehousing where climate controls are in place should follow \nconditions mentioned above. \n\n\n2.\n \nDuration based on product being packed and stored in a controlled environment without power on. \n\n\n## 7.1.4\n##  \n## Digital Logic \n\n\nVoltages less than the minimum stated value can be interpreted as an undefined state or logic level \nlow which may result in unreliable operation. Voltages exceeding the maximum value can damage or \nadversely affect device reliability. \n\n\n \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 48 \n\n\n \n\n\nTable 7-4. \nCMOS Pin Type DC Characteristics \n\n\nSymbol \nDescription \nMin \nMax \nUnit \n\n\nVOL \nOutput Low Voltage (IOL = 1mA) \n--- \n0.15 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.75 x VDD \n--- \nV \n\n\nVIL \nInput Low Voltage \n-0.5 \n0.25 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.70 x VDD \n0.5 + VDD \nV \n\n\n \n\n\nTable 7-5. \nOpen Drain Pin Type DC Characteristics \n\n\nSymbol \nDescription \nMin \nMax \nUnit \n\n\nVIL \nInput Low Voltage \n-0.5 \n0.25 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.75 x VDD \n3.63 \nV \n\n\nVOL \n\n\nOutput Low Voltage (IOL = 1mA) \n--- \n0.15 x VDD \nV \n\n\nI2C Output Low Voltage (IOL = 3.3mA) \n--- \n0.3 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.85 x VDD \n--- \nV \n\n\n# 7.2\n#  \n# Environmental and Mechanical \n# Screening \n\n\nModule performance was assessed against a series of industry standard tests designed to evaluate \nrobustness and estimate the failure rate of an electronic assembly in the environment in which it will \nbe used. Mean time between failures (MTBF) calculations are produced in the design phase to predict \na product\u2019s future reliability in the field. \n\n\nTable 7-6. \nJetson AGX Orin 64GB and 32GB Environmental Testing \n\n\nStress Test  \nTest Conditions  \nReference Standard  \n\n\nThermal Cycling (Non-Op)\n \n-40\u00b0C to 105\u00b0C, 43min/cycle, 500 cycles, \nNon-Op\n \n\n\nJESD22-A104 \n\n\nRandom Vibration (Non-Op) \n10 to 500 Hz, 2 Grms, 30 min/axis, 3-axis, \nFCT/EC/DPA, Non-Op\n \n\n\nIEC-60068-2-64 \n\n\nMechanical Shock (Non-Op) \n50G, 6 ms, Half Sine, six orientation, six \nshocks/orientation, 60 shocks in total, \nNon-Op \n\n\nISO 16750-3, para 4.2.2.2 \n\n\nTemp/Humidity Biased \n\n\n(Biased)", "mimetype": "text/plain", "start_char_idx": 98245, "end_char_idx": 101162, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "403fcd4c-c8a8-421c-a9f6-1eba3448076b": {"__data__": {"id_": "403fcd4c-c8a8-421c-a9f6-1eba3448076b", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "07a32610-d532-423d-901d-d2dc8ec51ab1", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "17091f9e40236cd08d680f63717d3351335dca129673d3d47cb154a55c520903", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "01a1e9ab-32ff-41bb-876e-0d4db40bf89e", "node_type": "1", "metadata": {}, "hash": "aa8f2076d4325a3f385eefef6bb0eccd94115f3163f82e4839c6f3f50f2ffe69", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Stress Test  \nTest Conditions  \nReference Standard  \n\n\nThermal Cycling (Non-Op)\n \n-40\u00b0C to 105\u00b0C, 43min/cycle, 500 cycles, \nNon-Op\n \n\n\nJESD22-A104 \n\n\nRandom Vibration (Non-Op) \n10 to 500 Hz, 2 Grms, 30 min/axis, 3-axis, \nFCT/EC/DPA, Non-Op\n \n\n\nIEC-60068-2-64 \n\n\nMechanical Shock (Non-Op) \n50G, 6 ms, Half Sine, six orientation, six \nshocks/orientation, 60 shocks in total, \nNon-Op \n\n\nISO 16750-3, para 4.2.2.2 \n\n\nTemp/Humidity Biased \n\n\n(Biased) \n\n\nBiased, 85\u00b0C, 85% RH, 168 hours \nISO 16750-4 para 5.7, IEC 60068-2-\n78 \n\n\nStorage Low Temp \n\n\n(Non-Op) \n\n\nNon-Op, -40\u00b0C, 24 hours \nIEC60068-2-1 \n\n\nStorage High Temp \n\n\n(Non-Op) \n\n\nNon-Op, 85\u00b0C, 24 hours \nIEC60068-2-2 \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 49 \n\n\n \n\n\nStress Test  \nTest Conditions  \nReference Standard  \n\n\nLow Temp Test \n\n\n(Operational) \n\n\nOperational, -20\u00b0C, 24 hours \nIEC60068-2-1 \n\n\nHigh Temp High Humidity Test \n\n\n(Operational) \n\n\nOperational, 45\u00b0C, 90% RH, 24 hours, 168 \nhours, FCT \n\n\nIEC60068-2-2 \n\n\nTemp Cycling  \n\n\n(Non-Operational) \n\n\n-20\u00b0C to 70\u00b0C, 100 cycles, 1.5 hour/cycle, \n15 min dwell, FCT \n\n\nIEC60068-2-14 \n\n\nMechanical Shock \n\n\n(Non-Operational) \n\n\nNon-Op, 50G, Half Sine, 6 ms, 3 \nshocks/axis, Z, X, Y, total 18 \n\n\nIEC600068 2-27 \n\n\nHard Boot at Low Temp \n\n\n(Operational) \n\n\n500 cycles, -20\u00b0C, ON for 90 sec, OFF for \n20 sec. \n\n\nNVIDIA Standard \n\n\nHard Boot at High Temp \n\n\n(Operational) \n\n\n500 cycles, 45\u00b0C, ON for 90 sec, OFF for 20 \nsec. \n\n\nNVIDIA Standard \n\n\nHard Boot at Room Temp \n\n\n(Operational) \n\n\n1,000 cycles, room temp (25\u00b0C), ON for 90 \nsec, OFF for 20 sec. \n\n\nNVIDIA Standard \n\n\nRandom Vibration \n\n\n(Non-Operational) \n\n\n10 to 500 Hz, 2 Grms, 30 min/axis, Z, X, Y, \nFCT, Visual \n\n\nIEC60068-2-64, NVIDIA \n\n\n \n\n\nJetson AGX Orin 64GB \n\n\nMTBF / Failure Rate: 1,978,326 \nhours / 505 FIT \n\n\nControlled Environment (GB) T = 35\u00b0C, UCL \n= 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 64GB \n\n\nMTBF / Failure Rate: 879,458 \nhours / 1137 FIT \n\n\nControlled Environment (GB) T = 50\u00b0C, UCL \n= 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 64GB \n\n\nMTBF / Failure Rate: 1,381,422 \nhours / 723 FIT \n\n\nUncontrolled Environment (GF) T = 35\u00b0C, \nUCL = 90%", "mimetype": "text/plain", "start_char_idx": 100717, "end_char_idx": 103132, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "01a1e9ab-32ff-41bb-876e-0d4db40bf89e": {"__data__": {"id_": "01a1e9ab-32ff-41bb-876e-0d4db40bf89e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "403fcd4c-c8a8-421c-a9f6-1eba3448076b", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "fcd00e0a072b160a2b5bcd21a4ecbd3ee3f807005b4c56d8a44ae1fc18ec8a9c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "938089df-4803-49a4-a463-5386963693ed", "node_type": "1", "metadata": {}, "hash": "cd27b6ae4e18538f900063df1a0bca4e24bad113d02192962928ca97d40edf84", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Telcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 64GB \n\n\nMTBF / Failure Rate: 879,458 \nhours / 1137 FIT \n\n\nControlled Environment (GB) T = 50\u00b0C, UCL \n= 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 64GB \n\n\nMTBF / Failure Rate: 1,381,422 \nhours / 723 FIT \n\n\nUncontrolled Environment (GF) T = 35\u00b0C, \nUCL = 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 64GB \n\n\nMTBF / Failure Rate: 595,259 \nhours / 1679 FIT \n\n\nUncontrolled Environment (GF) T = 50\u00b0C, \nUCL = 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 32GB \n\n\nMTBF / Failure Rate: 1,214,509 \nhours / 823 FIT \n\n\nControlled Environment (GB) T = 35\u00b0C, UCL \n= 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 32GB \n\n\nMTBF / Failure Rate: 723,159 \nhours / 1382 FIT \n\n\nControlled Environment (GB) T = 50\u00b0C, UCL \n= 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nJetson AGX Orin 32GB \n\n\nMTBF / Failure Rate: 979,582 \nhours / 1020 FIT \n\n\nUncontrolled Environment (GF) T = 35\u00b0C, \nUCL = 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 50 \n\n\n \n\n\nStress Test  \nTest Conditions  \nReference Standard  \n\n\nJetson AGX Orin 32GB \n\n\nMTBF / Failure Rate:  526,232 \nhours / 1900 FIT \n\n\nUncontrolled Environment (GF) T = 50\u00b0C, \nUCL = 90% \n\n\nTelcordia (TelC4) SR-332, ISSUE4, \nCalculation Methodology: Parts \nCount (Method 1), UCL = 90%, \nQuality level: II \n\n\n \n\n\n \n**Note:**\n The total failure rate number of Jetson AGX Orin 64GB is lower than Jetson AGX Orin 32GB, \nbecause they use different memories with different FITs for the failure rate calculations. \n\n\nTable 7-7. \nJetson AGX Orin Industrial Environmental Testing (Preliminary) \n\n\nTest \nTest Conditions \nReference Standard \nResults \n\n\nSystem Power Cycling  \n40\u00b0C to 105\u00b0C, 3000 cycles, operational  \nOPSQA0111--SLPC \nPASS \n\n\nTemperature Cycling \n-40\u00b0C to 105\u00b0C, 2000 cycles, non-\noperational \n\n\nJESD22-A104, IPC9701 \nPASS \n\n\nThermal Shock \n-40\u00b0C to 95\u00b0C, 100 cycles, non-\noperational \n\n\nISO 16750-4, IEC60068-2-14 \nPASS \n\n\nTemperature Humidity \nBiased \n\n\n85\u00b0C / 85% RH, 1000 hours, power ON \nJESD22-A101 \nPASS", "mimetype": "text/plain", "start_char_idx": 102645, "end_char_idx": 105386, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "938089df-4803-49a4-a463-5386963693ed": {"__data__": {"id_": "938089df-4803-49a4-a463-5386963693ed", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "01a1e9ab-32ff-41bb-876e-0d4db40bf89e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "d8e3fd419f9d2173d9d88836a6607c7595682d3a1dc5aa4484d043aa771fce68", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ea0419fe-f5e7-4ea6-a6e3-a7ad5361fe57", "node_type": "1", "metadata": {}, "hash": "72b8da2d340d3a87c9f69c4012865457b2c8de7710e891148ca85eda5eda152e", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Table 7-7. \nJetson AGX Orin Industrial Environmental Testing (Preliminary) \n\n\nTest \nTest Conditions \nReference Standard \nResults \n\n\nSystem Power Cycling  \n40\u00b0C to 105\u00b0C, 3000 cycles, operational  \nOPSQA0111--SLPC \nPASS \n\n\nTemperature Cycling \n-40\u00b0C to 105\u00b0C, 2000 cycles, non-\noperational \n\n\nJESD22-A104, IPC9701 \nPASS \n\n\nThermal Shock \n-40\u00b0C to 95\u00b0C, 100 cycles, non-\noperational \n\n\nISO 16750-4, IEC60068-2-14 \nPASS \n\n\nTemperature Humidity \nBiased \n\n\n85\u00b0C / 85% RH, 1000 hours, power ON \nJESD22-A101 \nPASS \n\n\nCondensation Test \n25C to 80C, 98%RH to 80%, 5hrs/cyc, 5 \ncyc \n\n\nISO 16750-4 \nPASS \n\n\nLow Temperature \nEndurance \n\n\n-40\u00b0C, 72 hours, operational \nIEC60068-2-1 \nPASS \n\n\nHigh Temperature \nEndurance \n\n\n75\u00b0C, 1500 hours, operational \nIEC60068-2-2 \nPASS \n\n\nLow Temperature Storage \n-40\u00b0C 24 hours, non-operational \nIEC60068-2-1 \nPASS \n\n\nHigh Temperature Storage \n85\u00b0C, 48 hours, non-operational \nIEC60068-2-2 \nPASS \n\n\nPower Temp Cycling \n-40\u00b0C to 85\u00b0C, 8hrs/cyc, 30cyc, \noperational at the last two minutes at -\n40C and operational at 85C \n\n\nISO 16750-4 \nPASS \n\n\nDamp Heat Steady State  \n40\u00b0C, 85% RH, 504 hours,  \n\n\nnon-condensing \n\n\nIEC60068-2-78 \nPASS \n\n\nTemperature Step Test \n20\u00b0C to -40\u00b0C to 85\u00b0C, interval of 5\u00b0C, \n10min dwell at each temp \n\n\nISO 16750-4 \nPASS \n\n\nRandom Vibration \u2013 3G \nNon-Op \n\n\n10-1000 Hz, 2.83 Grms,  \n\n\n8 hours/axis, non-operational \n\n\nISO 16750-3 \nPASS \n\n\nRandom Vibration with \nTemperature Cycling \u2013 5G \nOp \n\n\n10-1000 Hz, 2.83 Grms, 8 hours/axis,  \n\n\nTemp Cycling: -40\u00b0C to 65\u00b0C, operational \n\n\nISO 16750-3  \nPASS \n\n\nMechanical Shock \u2013 140G \nNon-Op \n\n\n140G, 2 msec, half sine, 6 shocks/axis, 3 \naxes: X Y Z, non-operational \n\n\nJESD22-B110 \nPASS \n\n\nMechanical Shock \u2013 50G \nOp \n\n\n50G, 6 msec, half sine,  \n\n\n10 shocks/orientation,  \n\n\n6 orientations, operational \n\n\nIEC600068-2-27 \nPASS \n\n\nAltitude  \n0 to 16k feet, 2k feet/min, operational \nASTMD6653 \nPASS \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 51 \n\n\n \n\n\nTest \nTest Conditions \nReference Standard \nResults \n\n\n0 to 40k feet, 2k feet/min, non-\noperational \n\n\nHard Boot  \nON for 150 sec, OFF for 30 sec \n\n\n37,800 cycles at 25\u00b0C \n\n\n10,800 cycles at -40\u00b0C \n\n\n5,400 cycles at 85\u00b0C \n\n\nNV Standard \nPASS \n\n\n \n\n\n \n**Note: **\nThe is preliminary testing of Jetson AGX Orin Industrial. The finalized testing will be \navailable closer to availability.\n**  **\n\n\n# 7.3\n#  \n# Mechanical Specifications \n\n\nThis section details the mechanical specifications for the Jetson AGX Orin SOM. \n\n\n## 7.3.1\n##  \n## SOM Mechanical Drawings  \n\n\nThe following are the module dimensions, tolerances, and weight for the module. \n\n\n**Note:**\n All dimensions are in millimeters unless otherwise specified", "mimetype": "text/plain", "start_char_idx": 104880, "end_char_idx": 107631, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ea0419fe-f5e7-4ea6-a6e3-a7ad5361fe57": {"__data__": {"id_": "ea0419fe-f5e7-4ea6-a6e3-a7ad5361fe57", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "938089df-4803-49a4-a463-5386963693ed", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "55ae48b195c94b3692468a56518078017d56378ff3875e916444ac928c70b908", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4ccf9d2c-be4b-45b4-ac38-ca6ef4230d99", "node_type": "1", "metadata": {}, "hash": "3cf0e3e925b010767b646c3bf42178d64840f5b86ec02c9387e3480564783818", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Test \nTest Conditions \nReference Standard \nResults \n\n\n0 to 40k feet, 2k feet/min, non-\noperational \n\n\nHard Boot  \nON for 150 sec, OFF for 30 sec \n\n\n37,800 cycles at 25\u00b0C \n\n\n10,800 cycles at -40\u00b0C \n\n\n5,400 cycles at 85\u00b0C \n\n\nNV Standard \nPASS \n\n\n \n\n\n \n**Note: **\nThe is preliminary testing of Jetson AGX Orin Industrial. The finalized testing will be \navailable closer to availability.\n**  **\n\n\n# 7.3\n#  \n# Mechanical Specifications \n\n\nThis section details the mechanical specifications for the Jetson AGX Orin SOM. \n\n\n## 7.3.1\n##  \n## SOM Mechanical Drawings  \n\n\nThe following are the module dimensions, tolerances, and weight for the module. \n\n\n**Note:**\n All dimensions are in millimeters unless otherwise specified \n\n\n\uf084\n \nDimensions: 87.0 mm (width) \u00d7 100.0 mm (length) \u00d7 16.0 mm (height). \n\uf084\n \nTolerances are:  .X \u00b1 0.25, XX \u00b1 is 0.1, Angle \u00b1 is 1. \n\uf084\n \nWeight: 0.306kg \u00b12% \n\n\nFigure 7-1. \nModule Outline Drawing - 3D View \n\n\n \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 52 \n\n\n \n\n\nFigure 7-2. \nModule Mechanical Drawing - Top View \n\n\n \n\n\n \n\n\nFigure 7-3. \nModule Mechanical Drawing - Side View \n\n\n \n\n\n \n\n\n \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 53 \n\n\n \n\n\nFigure 7-4. \nModule \nMechanical\n Drawing - Midpoint of the Connector View \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 54 \n\n\n \n\n\n## 7.3.2\n##  \n## Module Mounting Hole \n\n\nThe holes labeled \u201cA\u201d in the following figure are used for mounting purpose to mate the NVIDIA \nJetson AGX Orin SOM, the system motherboard, and thermal solution.  \n\n\nFigure 7-5. \nOrin Module Mounting Hole \n\n\n \n\n\n \n\n\n \n\n\n \n\n\nNVIDIA Corporation | 2788 San Tomas Expressway, Santa Clara, CA 95051  \n\n\nhttp://www.nvidia.com\n  \n\n\nNotice", "mimetype": "text/plain", "start_char_idx": 106915, "end_char_idx": 108872, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "4ccf9d2c-be4b-45b4-ac38-ca6ef4230d99": {"__data__": {"id_": "4ccf9d2c-be4b-45b4-ac38-ca6ef4230d99", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ea0419fe-f5e7-4ea6-a6e3-a7ad5361fe57", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "3166d492d9c684c2fa71e6a39242af8fe34f368b6f7a2ccbd6dadc5f58dde168", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1b895e00-508c-4ac4-9f9c-da4ffeb3fc48", "node_type": "1", "metadata": {}, "hash": "21aa713d69648b5eaf6cd6e58721ab25c19184487835026c8b6a2ea12971ee2d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Figure 7-4. \nModule \nMechanical\n Drawing - Midpoint of the Connector View \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\nElectrical and Mechanical Characteristics \n\n\nNVIDIA Jetson AGX Orin Series | Jetson AGX Orin Industrial Spec. \n DS-10662-001v1.6 | 54 \n\n\n \n\n\n## 7.3.2\n##  \n## Module Mounting Hole \n\n\nThe holes labeled \u201cA\u201d in the following figure are used for mounting purpose to mate the NVIDIA \nJetson AGX Orin SOM, the system motherboard, and thermal solution.  \n\n\nFigure 7-5. \nOrin Module Mounting Hole \n\n\n \n\n\n \n\n\n \n\n\n \n\n\nNVIDIA Corporation | 2788 San Tomas Expressway, Santa Clara, CA 95051  \n\n\nhttp://www.nvidia.com\n  \n\n\nNotice \n\n\nThis document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. \nNVIDIA Corporation (\u201cNVIDIA\u201d) makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained \nin this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or \nfor any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any \nMaterial (defined below), code, or functionality. \nNVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice. \nCustomer should obtain the latest relevant information before placing orders and should verify that such information is current and complete. \nNVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed \nin an individual sales agreement signed by authorized representatives of NVIDIA and customer (\u201cTerms of Sale\u201d). NVIDIA hereby expressly objects to applying any \ncustomer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed \neither directly or indirectly by this document. \n**Unless **\nspecifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, \nspace, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, \ndeath, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and \ntherefore such inclusion and/or use is at customer\u2019s own risk. \nNVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product \nis not necessarily performed by NVIDIA. It is customer\u2019s sole responsibility to evaluate and determine the applicability of any information contained in this \ndocument, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid \na default of the application or the product. Weaknesses in customer\u2019s product designs may affect the quality and reliability of the NVIDIA product and may result \nin additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, \ncosts, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer \nproduct designs. \nNo license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. \nInformation published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a \nwarranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the \nthird party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. \nReproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance \nwith all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices. \nTHIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER \nAND SEPARATELY, \u201cMATERIALS\u201d) ARE BEING PROVIDED \u201cAS IS.\u201d NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH \nRESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR \nPURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, \nINDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF \nANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might \nincur for any reason whatsoever, NVIDIA\u2019s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance \nwith the Terms of Sale for the product.", "mimetype": "text/plain", "start_char_idx": 108257, "end_char_idx": 113845, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "1b895e00-508c-4ac4-9f9c-da4ffeb3fc48": {"__data__": {"id_": "1b895e00-508c-4ac4-9f9c-da4ffeb3fc48", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "27ac4d34-c6cb-4698-b556-0d758180a580", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "6811d5a50a13896c5c37dc4987a293bb0147e4d828d8453b69c9d9108ca32459", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4ccf9d2c-be4b-45b4-ac38-ca6ef4230d99", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "2d534e2a9c29b611e94cc89c8b439b879f406a6d8d7aac7a02a70f5a8c72be86", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Trademarks \n\n\nNVIDIA, the NVIDIA logo, CUDA, Jetson, NVIDIA AGX, NVIDIA Orin, NVIDIA Turing, and TensorRT are trademarks and/or registered trademarks of NVIDIA \nCorporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated. \n\n\nVESA DisplayPort \n\n\nDisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables are \ntrademarks owned by the Video Electronics Standards Association in the United States and other countries. \n\n\nHDMI \n\n\nHDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC. \n\n\nArm \n\n\nArm, AMBA and Arm Powered are registered trademarks of Arm Limited. Cortex, MPCore and Mali are trademarks of Arm Limited. All other brands or product names are the \nproperty of their respective holders. \n\u02ba\nArm\n\u02ba\n is used to represent Arm Holdings plc; its operating company Arm Limited; and the regional subsidiaries Arm Inc.; Arm KK; Arm \nKorea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany GmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS and \nArm Sweden AB. \n\n\nCopyright  \n\n\n\u00a9 2023, 2024  NVIDIA Corporation. All rights reserved.", "mimetype": "text/plain", "start_char_idx": 113850, "end_char_idx": 115182, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "51c7a797-65a2-4494-8215-727f86683000": {"__data__": {"id_": "51c7a797-65a2-4494-8215-727f86683000", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b3b48d0f-aece-4526-b380-b03cb50bc695", "node_type": "1", "metadata": {}, "hash": "166f1f5463445ef3c0c4924713d793638fc663961a98471de961a2a9b2a38807", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "DS-10712-001_v1.5 | December 2024 \n\n\n# NVIDIA Jetson Orin NX Series Modules \n\n\n## Ampere GPU + Arm Cortex-A78AE CPU + LPDDR5 \n\n\n## Data Sheet \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   ii \n\n\n## Revision History \n\n\nDS-10712-001_v1.5 \n\n\n**Version **\n**Date **\n**Description **\n\n\nv0.1 \nOctober 18, 2021 \nInitial preliminary release \n\n\nv0.4 \nApril 15, 2022 \nUpdated: \n\n\n\u2022\n \nPCIe Pin Descriptions \n\n\n\u2022\n \nMODULE_ID and SHUTDOWN_REQ* in Control Pin Descriptions \n\n\n\u2022\n \nJetson Orin NX Pin List \n\n\n\u2022\n \nRecommended Operating Conditions \n\n\nv0.5 \nNovember 8, 2022 \nUpdated:  \n\n\n\u2022\n \nTemperature Range for clarity \n\n\n\u2022\n \nCSI section for clarity \n\n\n\u2022\n \nISP section for clarity  \n\n\n\u2022\n \nDisplay Controller section for clarity \n\n\nAdded:  \n\n\n\u2022\n \nSensor Processing Engine section \n\n\n\u2022\n \nSecurity Engine section \n\n\n\u2022\n \nModule Drawing and Dimensions \n\n\nv0.6 \nJanuary 13, 2023 \nUpdated: \n\n\n\u2022\n \nModule Drawing and Dimensions \n\n\nAdded: \n\n\n\u2022\n \nAbsolute Maximum Ratings table \n\n\n\u2022\n \nReliability Report table \n\n\nv1.0 \nFebruary 22, 2023 \nUpdated: \n\n\n\u2022\n \nProduct Design Guide and Thermal Design Guide document \nnames. \n\n\n\u2022\n \nUSB 3.2 Operation text for clarification. \n\n\n\u2022\n \nDescription for SYS_RESET* to 10k\n\u2126\n pull-up to VDD_1V8 on the \nmodule. \n\n\n\u2022\n \nDescription for CLK_32K_OUT to 2.2k\n\u2126\n pull-up to VDD_1V8 on the \nmodule.  \n\n\n\u2022\n \nPMIC_BBAT Pin Description table for clarity. \n\n\nAdded: \n\n\n\u2022\n \nStorage and Handling information table. \n\n\nv1.1 \nDecember 8, 2023 \nUpdated: \n\n\n\u2022\n \nUART block frequency from 200MHz to 68MHz and baud rate from \n12.5Mbps to 4.25Mbps \n\n\n\u2022\n \nVI 5.0 to VI 6.0  \n\n\n\u2022\n \nISP 5.0 to ISP 6.0 \n\n\n\u2022\n \nCUDA 10.2 to CUDA 11.4+ \n\n\n\u2022\n \nRTC accuracy under PMIC_BBAT \n\n\n\u2022\n \nOpen Drain Pin Type DC Characteristics table \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   iii \n\n\n**Version **\n**Date **\n**Description **\n\n\n\u2022\n \nGEN3 to GEN4 \n\n\n\u2022\n \nPin direction in Camera Pin Descriptions table \n\n\nAdded: \n\n\n\u2022\n \nOperating Lifetime (24x7): 5 years \n\n\nRemoved features not supported: \n\n\n\u2022\n \nColor Decompression references \n\n\n\u2022\n \nDMIC references  \n\n\n\u2022\n \nDSPK references  \n\n\n\u2022\n \nHDMI 2.1 (FRL) reference \n\n\nv1.2 \nOctober 22,2024 \nUpdated: \n\n\n\u2022\n \nSerial Peripheral Interface (SPI): initiator/target timing diagrams \nand parameter tables \n\n\nv1.3 \nNovember 18, 2024 \nModified: \n\n\n\u2022\n \nPin #217 (MODULE_ID) description. \n\n\nv1.4 \nDecember 20, 2024 \nAdded: \n\n\n\u2022\n \nExtended support to include MAXN_SUPER operation \n\n\n\u2022\n \nCUDA Core Performance \n\n\nv1.5 \nDecember 31, 2024 \nUpdated VDD_IN description to reflect 8V minimum to support \nMAXN_SUPER at 40W. \n\n\n \n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   iv \n\n\n## Table of Contents \n\n\nChapter 1.\n \nOverview ................................................................................................................................... 1\n \n\n\nChapter 2.\n \nFunctional Description ....................................................................................................... 4\n \n\n\n2.1\n \nAmpere GPU................................................................................................................................... 4", "mimetype": "text/plain", "start_char_idx": 0, "end_char_idx": 3213, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b3b48d0f-aece-4526-b380-b03cb50bc695": {"__data__": {"id_": "b3b48d0f-aece-4526-b380-b03cb50bc695", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "51c7a797-65a2-4494-8215-727f86683000", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "7c70f7922ae99be646d9644f4a2251529ab856fbac6a3bb1dd00ed27ca54ff10", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "01d85542-6435-4fb1-beab-a0a9fea2d164", "node_type": "1", "metadata": {}, "hash": "df9b5f234a13c7ae44e64bcbe9f1e5ec2d0158051c8aa34f19a07db704b30fc1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "v1.3 \nNovember 18, 2024 \nModified: \n\n\n\u2022\n \nPin #217 (MODULE_ID) description. \n\n\nv1.4 \nDecember 20, 2024 \nAdded: \n\n\n\u2022\n \nExtended support to include MAXN_SUPER operation \n\n\n\u2022\n \nCUDA Core Performance \n\n\nv1.5 \nDecember 31, 2024 \nUpdated VDD_IN description to reflect 8V minimum to support \nMAXN_SUPER at 40W. \n\n\n \n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   iv \n\n\n## Table of Contents \n\n\nChapter 1.\n \nOverview ................................................................................................................................... 1\n \n\n\nChapter 2.\n \nFunctional Description ....................................................................................................... 4\n \n\n\n2.1\n \nAmpere GPU................................................................................................................................... 4\n \n\n\n2.1.1\n \nCompute Features .............................................................................................................. 5\n \n\n\n2.1.2\n \nGraphic Features.................................................................................................................. 6\n \n\n\n2.2\n \nPVA and DLA Cluster .................................................................................................................. 6\n \n\n\n2.3\n \nCortex CPU Complex .................................................................................................................. 7\n \n\n\n2.4\n \nMemory Subsystem .................................................................................................................... 8\n \n\n\n2.5\n \nMemory ............................................................................................................................................ 9\n \n\n\n2.6\n \nVideo Input Interfaces ............................................................................................................ 10\n \n\n\n2.6.1\n \nMIPI Camera Serial Interface (CSI) ............................................................................. 10\n \n\n\n2.6.2\n \nVideo Input (VI) ................................................................................................................... 12\n \n\n\n2.6.3\n \nImage Signal Processor (ISP) ........................................................................................ 12\n \n\n\n2.7\n \nSensor Processing Engine ..................................................................................................... 12\n \n\n\n2.8\n \nSecurity Subsystem ................................................................................................................. 13\n \n\n\n2.8.1\n \nPlatform Security Controller ......................................................................................... 13\n \n\n\n2.8.2\n \nSecurity Engine ................................................................................................................... 13\n \n\n\n2.9\n \nDisplay Controller ..................................................................................................................... 14\n \n\n\n2.10\n \nHigh-Definition Audio-Video Subsystem ......................................................................... 15\n \n\n\n2.10.1\n \nMulti-Standard Video Decoder ..................................................................................... 15\n \n\n\n2.10.2\n \nMulti-Standard Video Encoder ..................................................................................... 16\n \n\n\n2.10.3\n \nJPEG Processing Block .................................................................................................... 17\n \n\n\n2.10.4\n \nVideo Image Compositor (VIC) ...................................................................................... 17\n \n\n\n2.10.5\n \nAudio Processing Engine (APE) .................................................................................... 18\n \n\n\n2.10.6\n \nHigh-Definition Audio (HDA) ......................................................................................... 19\n \n\n\n2.11\n \nInterface Descriptions ............................................................................................................ 19\n \n\n\n2.11.1\n \nUniversal Serial Bus (USB) .............................................................................................. 19\n \n\n\n2.11.2\n \nPCI Express (PCIe) ............................................................................................................. 21\n \n\n\n2.11.3\n \nSerial Peripheral Interface (SPI) ................................................................................... 23\n \n\n\n2.11.4\n \nUniversal Asynchronous Receiver/Transmitter (UART) ...................................... 25\n \n\n\n2.11.5\n \nController Area Network (CAN) .................................................................................... 26\n \n\n\n2.11.6\n \nInter-Chip Communication (I2C) .................................................................................. 28\n \n\n\n2.11.7\n \nInter-IC Sound (I2S) ........................................................................................................... 29\n \n\n\n2.11.8\n \nGigabit Ethernet ................................................................................................................. 30\n \n\n\n2.11.9\n \nFan ........................................................................................................................................... 30\n \n\n\n2.11.10\n \nPulse Width Modulator (PWM) ..................................................................................... 30\n \n\n\n2.12\n \nDeep Learning Accelerator (DLA) ....................................................................................... 31\n \n\n\n2.13\n \nProgrammable Vision Accelerator (PVA) ......................................................................... 32\n \n\n\nChapter 3.\n \nPower and System Management ................................................................................ 33\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   v \n\n\n3.1\n \nPower Rails .................................................................................................................................. 34\n \n\n\n3.2\n \nPower Domains/Islands .......................................................................................................... 34\n \n\n\n3.3\n \nPower Management Controller (PMC) ............................................................................. 34\n \n\n\n3.4\n \nResets ............................................................................................................................................ 34\n \n\n\n3.5\n \nPMIC_BBAT ................................................................................................................................. 35", "mimetype": "text/plain", "start_char_idx": 2342, "end_char_idx": 9011, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "01d85542-6435-4fb1-beab-a0a9fea2d164": {"__data__": {"id_": "01d85542-6435-4fb1-beab-a0a9fea2d164", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b3b48d0f-aece-4526-b380-b03cb50bc695", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "380e18dbda2bc4f5feb861f8707d71e0d4412ee34a7f017fc36fd2526d36b529", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "406482b4-4589-423c-b9f1-c1fcb86b7d55", "node_type": "1", "metadata": {}, "hash": "f2a857d31e28150f8a05bc93f28a03eae7d5291cc0e2ae49ea501f6b01994a1e", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "2.11.10\n \nPulse Width Modulator (PWM) ..................................................................................... 30\n \n\n\n2.12\n \nDeep Learning Accelerator (DLA) ....................................................................................... 31\n \n\n\n2.13\n \nProgrammable Vision Accelerator (PVA) ......................................................................... 32\n \n\n\nChapter 3.\n \nPower and System Management ................................................................................ 33\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   v \n\n\n3.1\n \nPower Rails .................................................................................................................................. 34\n \n\n\n3.2\n \nPower Domains/Islands .......................................................................................................... 34\n \n\n\n3.3\n \nPower Management Controller (PMC) ............................................................................. 34\n \n\n\n3.4\n \nResets ............................................................................................................................................ 34\n \n\n\n3.5\n \nPMIC_BBAT ................................................................................................................................. 35\n \n\n\n3.6\n \nPower Sequencing .................................................................................................................... 35\n \n\n\n3.6.1\n \nPower Up ............................................................................................................................... 35\n \n\n\n3.6.2\n \nPower Down ......................................................................................................................... 35\n \n\n\n3.7\n \nPower States .............................................................................................................................. 36\n \n\n\n3.7.1\n \nON State ................................................................................................................................ 36\n \n\n\n3.7.2\n \nOFF State .............................................................................................................................. 36\n \n\n\n3.7.3\n \nSLEEP State ......................................................................................................................... 37\n \n\n\n3.8\n \nThermal and Power Monitoring ........................................................................................... 37\n \n\n\nChapter 4.\n \nPin Definitions..................................................................................................................... 38\n \n\n\n4.1\n \nPower-on Reset Behavior ...................................................................................................... 38\n \n\n\n4.2\n \nSleep Behavior............................................................................................................................ 39\n \n\n\n4.3\n \nGPIO ............................................................................................................................................... 39\n \n\n\n4.4\n \nPin List........................................................................................................................................... 40\n \n\n\nChapter 5.\n \nElectrical, Mechanical, and Thermal Characteristics ........................................... 44\n \n\n\n5.1\n \nOperating and Absolute Maximum Ratings ................................................................... 44\n \n\n\n5.2\n \nDigital Logic ................................................................................................................................ 45\n \n\n\n5.3\n \nEnvironmental and Mechanical Screening ...................................................................... 46\n \n\n\n5.4\n \nStorage and Handling ............................................................................................................. 47\n \n\n\n5.5\n \nModule Drawing and Dimensions ....................................................................................... 48\n \n\n\n \n\n\n \n##  \n\n\n## List of Figures \n\n\nFigure 2-1: SPI Initiator Timing .............................................................................................................. 24\n \nFigure 2-2: SPI Target Timing ................................................................................................................. 25\n \nFigure 3-1:  Power State Transition Diagram ................................................................................... 36\n \nFigure 5-1: Top View ................................................................................................................................... 48\n \nFigure 5-2: Bottom View ........................................................................................................................... 49\n \n\n\n \n\n\n \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   vi \n\n\n## List of Tables", "mimetype": "text/plain", "start_char_idx": 7681, "end_char_idx": 12649, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "406482b4-4589-423c-b9f1-c1fcb86b7d55": {"__data__": {"id_": "406482b4-4589-423c-b9f1-c1fcb86b7d55", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "01d85542-6435-4fb1-beab-a0a9fea2d164", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "9e27fecd44813d01ab4f4a2f599bf3e397ffcb5ce64911b341b753d9703d4541", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "8ef06485-e33a-4685-87bb-33749c0f84d8", "node_type": "1", "metadata": {}, "hash": "5ce956a5ca408caf190638a5d94bb4c716ab7f66546a269865e992addd3dc93f", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "5.2\n \nDigital Logic ................................................................................................................................ 45\n \n\n\n5.3\n \nEnvironmental and Mechanical Screening ...................................................................... 46\n \n\n\n5.4\n \nStorage and Handling ............................................................................................................. 47\n \n\n\n5.5\n \nModule Drawing and Dimensions ....................................................................................... 48\n \n\n\n \n\n\n \n##  \n\n\n## List of Figures \n\n\nFigure 2-1: SPI Initiator Timing .............................................................................................................. 24\n \nFigure 2-2: SPI Target Timing ................................................................................................................. 25\n \nFigure 3-1:  Power State Transition Diagram ................................................................................... 36\n \nFigure 5-1: Top View ................................................................................................................................... 48\n \nFigure 5-2: Bottom View ........................................................................................................................... 49\n \n\n\n \n\n\n \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   vi \n\n\n## List of Tables \n\n\nTable 2-1: GPU Operation............................................................................................................................ 5\n \nTable 2-2: PVA Operation ............................................................................................................................ 7\n \nTable 2-3: DLA Operation ............................................................................................................................ 7\n \nTable 2-4: CPU Operation ............................................................................................................................ 8\n \nTable 2-5: CSI Pin Descriptions .............................................................................................................. 11\n \nTable 2-6: Camera Pin Descriptions ..................................................................................................... 11\n \nTable 2-7: Supported Video Decode Streams .................................................................................. 16\n \nTable 2-8: Supported Video Encode Streams .................................................................................. 16\n \nTable 2-9: NVJPEG Streams per Instance ......................................................................................... 17\n \nTable 2-10: USB 2.0 Pin Descriptions .................................................................................................. 20\n \nTable 2-11: USB 3.2 Pin Descriptions .................................................................................................. 20\n \nTable 2-12: PCIe Pin Descriptions......................................................................................................... 21\n \nTable 2-13: SPI Mode Descriptions ...................................................................................................... 23\n \nTable 2-14: SPI Pin Descriptions ........................................................................................................... 23\n \nTable 2-15: SPI Initiator Timing Parameters .................................................................................... 24\n \nTable 2-16: SPI Target Timing Parameters ....................................................................................... 25\n \nTable 2-17: UART Pin Descriptions ....................................................................................................... 26\n \nTable 2-18: CAN Pin Descriptions ......................................................................................................... 28\n \nTable 2-19: I2C Pin Descriptions ........................................................................................................... 28\n \nTable 2-20: I2S Pin Descriptions ........................................................................................................... 29\n \nTable 2-21: Gigabit Ethernet Pin Descriptions ................................................................................ 30\n \nTable 2-22: PWM Pin Descriptions ....................................................................................................... 31\n \nTable 3-1: Power and System Control Pin Descriptions .............................................................. 33\n \nTable 3-2: PMIC_BBAT Pin Descriptions ............................................................................................ 35\n \nTable 3-3: OFF State Events ................................................................................................................... 36\n \nTable 3-4: SLEEP and WAKE Events .................................................................................................... 37\n \nTable 4-1: GPIO Pin Descriptions .......................................................................................................... 39\n \nTable 5-1: Recommended Operating Conditions ............................................................................ 44\n \nTable 5-2: Absolute Maximum Ratings ............................................................................................... 44\n \nTable 5-3: CMOS Pin Type DC Characteristics ................................................................................ 45\n \nTable 5-4: Open Drain Pin Type DC Characteristics ...................................................................... 45\n \nTable 5-5: Environmental Testing ......................................................................................................... 46\n \nTable 5-6: Typical Handling and Storage Environment ................................................................ 47\n \n\n\n \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   1 \n\n\n# Chapter 1.\n#  \n# Overview \n\n\n**Module **\n**Description **\n\n\nJetson Orin NX 16GB \nAmpere GPU + Arm Cortex-A78AE CPU + 16GB LPDDR5 \n\n\nJetson Orin NX 8GB \nAmpere GPU + Arm Cortex-A78AE CPU + 8GB LPDDR5 \n\n\n**Note:**\n  References to ONX and Jetson Orin NX can be read as Jetson Orin NX 16GB and Jetson Orin NX 8GB except \nwhere explicitly noted. \n\n\n \n\n\n**Description **\n**Operation/Performance **\n\n\nAI Performance \n \nMAXN_SUPER \n\n\nJetson Orin NX (ONX)16GB \n\n\nNumber of Operations (up to) \n\n\nSparse \n100 INT8 TOPs \n157 INT8 TOPs \n\n\nDense \n50 INT8 TOPs \n78 INT8 TOPs", "mimetype": "text/plain", "start_char_idx": 11208, "end_char_idx": 17911, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8ef06485-e33a-4685-87bb-33749c0f84d8": {"__data__": {"id_": "8ef06485-e33a-4685-87bb-33749c0f84d8", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "406482b4-4589-423c-b9f1-c1fcb86b7d55", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "fa53b822876e4eff1e223ec719067fde52991b88c4dfe115281c409f209b7197", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "806518f8-2f02-4fbb-9bf9-4fb4a0e8fff9", "node_type": "1", "metadata": {}, "hash": "9318c72ca654e6ed5d638617198c91f27f4c7915e8d86f5486b0e6fb1bf86cf7", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# Chapter 1.\n#  \n# Overview \n\n\n**Module **\n**Description **\n\n\nJetson Orin NX 16GB \nAmpere GPU + Arm Cortex-A78AE CPU + 16GB LPDDR5 \n\n\nJetson Orin NX 8GB \nAmpere GPU + Arm Cortex-A78AE CPU + 8GB LPDDR5 \n\n\n**Note:**\n  References to ONX and Jetson Orin NX can be read as Jetson Orin NX 16GB and Jetson Orin NX 8GB except \nwhere explicitly noted. \n\n\n \n\n\n**Description **\n**Operation/Performance **\n\n\nAI Performance \n \nMAXN_SUPER \n\n\nJetson Orin NX (ONX)16GB \n\n\nNumber of Operations (up to) \n\n\nSparse \n100 INT8 TOPs \n157 INT8 TOPs \n\n\nDense \n50 INT8 TOPs \n78 INT8 TOPs  \n\n\nJetson Orin NX (ONX) 8GB \n\n\nNumber of Operations (up to) \n\n\nSparse \n70 INT8 TOPs \n117 INT8 TOPs  \n\n\nDense \n35 INT8 TOPs \n58 INT8 TOPs  \n\n\nAmpere GPU \n \nMAXN_SUPER \n\n\nEnd-to-end lossless compression | Tile Caching | OpenGL\u00ae 4.6 | OpenGL ES 3.2 | Vulkan\u2122 1.1\n\u25ca\n | CUDA 11.4\n+\n \n\n\nJetson Orin NX (ONX) 16GB \n\n\n \n\n\nMaximum Operating Frequency (up to): \n\n\n \n\n\nCUDA Core Performance: Number of Operations (up to) \n\n\n1024 NVIDIA\u00ae CUDA\u00ae cores | 32 Tensor cores: \n\n\n918 MHz \n1,173 MHz \n\n\n1.88 FP32 TFLOPs \n\n\n3.76 FP16 TFLOPs \n\n\n2.40 FP32 TFLOPs \n\n\n4.80 FP16 TFLOPs \n\n\nJetson Orin NX (ONX) 8GB \n\n\n \n\n\nMaximum Operating Frequency (up to): \n\n\n \n\n\nCUDA Core Performance: Number of Operations (up to) \n\n\n1024 NVIDIA\u00ae CUDA\u00ae cores | 32 Tensor cores: \n\n\n765 MHz \n1,173 MHz \n\n\n1.56 FP32 TFLOPs \n\n\n3.12 FP16 TFLOPs \n\n\n2.40 FP32 TFLOPs \n\n\n4.80 FP16 TFLOPs \n\n\nDeep Learning Accelerator (DLA) \n \nMAXN_SUPER \n\n\nJetson Orin NX (ONX)16GB: 2x NVDLA \n\n\nMaximum Operating Frequency (up to) \n\n\nSparse INT8 Operations (up to) \n\n\n \n\n\n614 MHz \n\n\n40 TOPS \n\n\n \n\n\n1229 MHz \n\n\n80 TOPS \n\n\nJetson Orin NX (ONX) 8GB: 1x NVDLA \n\n\nMaximum Operating Frequency (up to) \n\n\nSparse INT8 Operations (up to) \n\n\n \n\n\n610 MHz \n\n\n20 TOPS \n\n\n \n\n\n1229 MHz \n\n\n40 TOPS \n\n\nOverview \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   2 \n\n\n**Description **\n**Operation/Performance **\n\n\nCPU Complex \n\n\nONX 16GB: 8x cores | ONX 8GB: 6x cores \n\n\nArm\u00ae Cortex\u00ae A78AE v8.2 (64-bit) heterogeneous multi-processing (HMP) CPU architecture | 2x Clusters: (4x 256KB \nL2 +2MB L3) + 4MB LLC | L3 Cache: 4 MB (shared across all clusters) \n\n\nSpec_int rate: 167 with 8x cores, 130 with 6x cores \n\n\nOperating Frequency per Core (up to): \n2 GHz \n\n\nMemory Subsystem \n\n\nONX 16GB (2x 8GB) memory with 128bit LPDDR5 DRAM | ONX 8GB (2x 4GB) memory with 128bit LPDDR5 DRAM | \n128-bit AES Encryption | System MMU | TrustZone (TZ) Secure and OS-protection regions \n\n\nMaximum Operating Frequency (up to) \n3200 MHz \n\n\nPeak Memory Bandwidth \n102 GB/s \n\n\nHD Video \n\n\n**Decode  **\n\n\nSupported Standards: H.265 (HEVC), H.264, VP9, AV1 (see Multi-Standard Video Decoder section for detailed \ndescription) \n\n\n**Encode  **", "mimetype": "text/plain", "start_char_idx": 17350, "end_char_idx": 20069, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "806518f8-2f02-4fbb-9bf9-4fb4a0e8fff9": {"__data__": {"id_": "806518f8-2f02-4fbb-9bf9-4fb4a0e8fff9", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "8ef06485-e33a-4685-87bb-33749c0f84d8", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5cc5badcfe8ab54c0835cf177050df994b4b001dcdd0fffa3f7b46a5195b4d5a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d3446ebc-4c8a-40ac-9620-f5d67ecec8df", "node_type": "1", "metadata": {}, "hash": "80df340534936950f7b05badf96b64bbe9e2af8534fa7d0e0bd603f21a00d46e", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Spec_int rate: 167 with 8x cores, 130 with 6x cores \n\n\nOperating Frequency per Core (up to): \n2 GHz \n\n\nMemory Subsystem \n\n\nONX 16GB (2x 8GB) memory with 128bit LPDDR5 DRAM | ONX 8GB (2x 4GB) memory with 128bit LPDDR5 DRAM | \n128-bit AES Encryption | System MMU | TrustZone (TZ) Secure and OS-protection regions \n\n\nMaximum Operating Frequency (up to) \n3200 MHz \n\n\nPeak Memory Bandwidth \n102 GB/s \n\n\nHD Video \n\n\n**Decode  **\n\n\nSupported Standards: H.265 (HEVC), H.264, VP9, AV1 (see Multi-Standard Video Decoder section for detailed \ndescription) \n\n\n**Encode  **\n\n\nSupported Standards:\n** **\nH.265 (HEVC), H.264, AV1 (see Multi-Standard Video Encoder section for detailed description) \n\n\nDisplay Controller Subsystem \n\n\n1x shared HDMI 2.1, eDP 1.4 | VESA DisplayPort 1.4a HBR3 \n\n\nMaximum Resolution eDP/DP/HDMI (up to) \n7680x4320 at 30 Hz \n\n\nPCLK (up to) \n1080 MHz \n\n\nAlways On Sensor Processor Engine \n\n\nThe Always On (AO) Sensor Processor Engine (SPE) is a Cortex-R5 subsystem with integrated instruction cache (I-\ncache), data cache (D-cache) and a tightly coupled memory (TCM) interface \n\n\nAudio Subsystem \n\n\nDedicated programmable audio processor | Arm Cortex A9 with NEON | PDM in/out | Industry-standard High-\nDefinition Audio (HDA) controller provides a multi-channel audio path to the HDMI\u00ae interface \n\n\nNetworking \n\n\n10/100/1000 Gigabit Ethernet | Media Access Controller (MAC) \n\n\nImaging \n\n\nEight lanes MIPI CSI-2 | D-PHY 2.1 (20 Gbps) \n\n\nSecurity \n\n\nDedicated Platform Security Controller (PSC) for critical security use-cases, including secure boot and key \nmanagement. Two dedicated NIST-compliant Security Engines (SE) for hashing, symmetric/public key cryptographic \nalgorithms, key derivation, and random number generation. \n\n\n\u2022\n \nTrustZone technology support for DRAM and peripherals \n\n\n\u2022\n \nSide channel countermeasures (AES/RSA/ECC) \n\n\n\u2022\n \nHardware acceleration for various cryptographic operations and hardware assisted Key protection \n\n\n\u2022\n \nHardware random number generator \n\n\n\u2022\n \nProvides countermeasures against physical attacks (e.g., clock, voltage and temperature monitors) \n\n\nOverview \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   3 \n\n\n**Description **\n**Operation/Performance **\n\n\nStorage \n\n\nSupports External Storage  \n\n\n>\n \nNVMe through PCIe \n\n\n\u2022\n \nPCIE0, x4 (Orin UPHY0 Lanes [7:4]), Ctrl #4  \n\n\n\u2022\n \nPCIE2, x2 (Orin UPHY2 Lanes [1:0]), Ctrl #7  \n\n\n\u2022\n \nPCIE2, x1 (Orin UPHY2 Lane [0]), Ctrl #7  \n\n\n\u2022\n \nPCIE3, x1 (Orin UPHY2 Lane [1]), Ctrl #9  \n\n\n>\n \nSSD through USB 3.2:  \n\n\n\u2022\n \nUSB 3.2 Port 0, 1, or 2 \n\n\nPeripheral Interfaces \n\n\n**USB:**\n xHCI host controller with integrated PHY (up to) 3x USB 3.2, 3x USB 2.0 \n\n\n**PCIe:**\n Up to GEN4 | 3 x1 (or 1 x2 + 1 x1) + 1 x4 | x1 and x2 (supports Root Port only), x4 (supports Root Port or \nEndpoint modes) \n\n\n**Audio: **\n2x I2S/2x Audio Hub (AHUB) | Supports I2S, RJM, LJM, PCM, TDM (multi-slot mode)\n** **\n\n\n**UART: **\n3 x UART \n\n\n**CAN: **\nSingle independent CAN port/channel supports connectivity to one CAN network\n** **\n\n\n**SPI: **\n2 x SPI\n** **\n\n\n**I2C: **\n4 x I2C \n\n\n**PWM:**\n 4 x PWM outputs \n\n\n**GPIO:**\n 15 x GPIOs\n** **", "mimetype": "text/plain", "start_char_idx": 19509, "end_char_idx": 22643, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d3446ebc-4c8a-40ac-9620-f5d67ecec8df": {"__data__": {"id_": "d3446ebc-4c8a-40ac-9620-f5d67ecec8df", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "806518f8-2f02-4fbb-9bf9-4fb4a0e8fff9", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "abefd243508d3c24ba9f4d26fb503595cbfa509e9203f632d638619022ade1c6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "f302cd3b-6426-4389-89ce-db33656f8143", "node_type": "1", "metadata": {}, "hash": "0215968ed28f6c9fa00c9e1ff92656025f03596f13b95b8b8955b9b63e1bacf9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**PCIe:**\n Up to GEN4 | 3 x1 (or 1 x2 + 1 x1) + 1 x4 | x1 and x2 (supports Root Port only), x4 (supports Root Port or \nEndpoint modes) \n\n\n**Audio: **\n2x I2S/2x Audio Hub (AHUB) | Supports I2S, RJM, LJM, PCM, TDM (multi-slot mode)\n** **\n\n\n**UART: **\n3 x UART \n\n\n**CAN: **\nSingle independent CAN port/channel supports connectivity to one CAN network\n** **\n\n\n**SPI: **\n2 x SPI\n** **\n\n\n**I2C: **\n4 x I2C \n\n\n**PWM:**\n 4 x PWM outputs \n\n\n**GPIO:**\n 15 x GPIOs\n** **\n\n\nMechanical \n\n\nModule Size: 69.6 mm x 45 mm | 260 pin SO-DIMM Connector \n\n\nOperating Requirements \n\n\nTemp. Range (TJ)*: -25\u00b0C \u2013 105\u00b0C | Supported Power Input: 5V-20V (8V-20V for MAXN_SUPER) | Maximum Orin SoC \nOperating Temperature = Slowdown Temp = 99\u00b0C | Operating Lifetime (24x7): 5 years \nJetson Orin NX 16GB Modes: 10W | 15W | 25W | 40W (MAXN_SUPER) \nJetson Orin NX 8GB Modes: 10W | 15W | 20W | 40W (MAXN_SUPER)\n \n\n\nNotes: \n\n\n\u2022\n \nRefer to the Software Features section of the latest L4T Development Guide for a list of supported features; all \nfeatures may not be available. \n\n\n\u2022\n \n\u25ca\n  Product is based on a published Khronos Specification and is expected to pass the Khronos Conformance \nProcess. Current conformance status can be found at \nwww.khronos.org/conformance\n. \n\n\n\u2022\n \n*  See the \n*Jetson Orin NX Series Thermal Design Guide *\nfor details \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   4 \n\n\n# Chapter 2.\n#  \n# Functional Description \n\n\nNVIDIA\u00ae Jetson Orin\u2122 NX brings AI supercomputer performance to the edge in a compact \nsystem-on-module (SOM) which is smaller than a credit card. Jetson Orin NX is built around a low-\npower version of the NVIDIA Orin SoC, combining the NVIDIA Ampere\u2122 GPU architecture with 64-\nbit operating capability, integrated advanced multi-function video and image processing, and \nNVIDIA Deep Learning Accelerators. \n\n\nCompute performance up to 100 (Sparse) INT8 TOPs and 50 (Dense) INT8 TOPs on the Jetson \nOrin NX 16GB and up to 70 (S) INT8 TOPs and 35 (D) INT8 TOPs on the Jetson Orin NX 8 GB \nenables the Jetson Orin NX to run multiple neural networks in parallel and process data from \nmultiple high-resolution sensors simultaneously. It also offers a unique combination of \nperformance and power advantages with a rich set of I/Os, from high-speed CSI and PCIe to low-\nspeed I2Cs and GPIOs, allowing embedded and edge computing devices that demand increased \nperformance but are constrained by size, weight, and power budgets. \n\n\n \n\n\n \n**Note:**\n If MAXN_SUPER is enabled, the compute performance increases up to 157 (Sparse) \nINT8 TOPs and 78 (Dense) INT8 TOPs on Jetson Orin NX 16GB, and up to 117 (S) and 58 (D) \non Jetson Orin NX 8GB \n\n\n \n\n\n# 2.1\n#  \n# Ampere GPU \n\n\nThe NVIDIA Ampere GPU introduces a new design for the Streaming Multiprocessor (SM) that \ndramatically improves performance per watt and performance per area, along with supporting \nTensor Cores and TensorRT Cores. Ampere GPUs improve on the previous NVIDIA Turing\u2122 \ngeneration; and are software compatible so that the same APIs are used.  \n\n\nThe NVIDIA Ampere Architecture GPU has several enhancements for compute and graphics \ncapability that include:  \n\n\n>\n \nSparsity: fine grained structured sparsity doubles throughput and reduces memory usage.  \n\n\n>\n \n2x CUDA floating-point performance: higher compute math speed.", "mimetype": "text/plain", "start_char_idx": 22184, "end_char_idx": 25516, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "f302cd3b-6426-4389-89ce-db33656f8143": {"__data__": {"id_": "f302cd3b-6426-4389-89ce-db33656f8143", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d3446ebc-4c8a-40ac-9620-f5d67ecec8df", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "7a99aed35f8c4ac3c47a4d406f2d43dd195cf456afcc1b002dd3b90fb038c4c5", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "80509425-36cd-4c2f-a1c2-18baa94b222d", "node_type": "1", "metadata": {}, "hash": "fb8ce8a6cde558623f884e66fb6d5cffec141253f312a1a3720a606eb01b846e", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# 2.1\n#  \n# Ampere GPU \n\n\nThe NVIDIA Ampere GPU introduces a new design for the Streaming Multiprocessor (SM) that \ndramatically improves performance per watt and performance per area, along with supporting \nTensor Cores and TensorRT Cores. Ampere GPUs improve on the previous NVIDIA Turing\u2122 \ngeneration; and are software compatible so that the same APIs are used.  \n\n\nThe NVIDIA Ampere Architecture GPU has several enhancements for compute and graphics \ncapability that include:  \n\n\n>\n \nSparsity: fine grained structured sparsity doubles throughput and reduces memory usage.  \n\n\n>\n \n2x CUDA floating-point performance: higher compute math speed.  \n\n\n>\n \nSM architecture improves bandwidth to the L1 cache and shared memory and reduces L1 \nmiss latency.  \n\n\n>\n \nImproved async compute and post-L2 cache compression compared to NVIDIA Turing.  \n\n\nThe GPC is a dedicated hardware block for rasterization, shading, texturing, and compute. The \nGPU\u2019s core graphics functions are performed inside the GPC where the SM CUDA cores perform \npixel/vertex/geometry shading and physics/compute calculations. Texture units perform texture \nfiltering and load/store units fetch and save data to memory. Special Function Units (SFUs) \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   5 \n\n\nhandle transcendental and graphics interpolation instructions. Tensor cores perform matrix \nmultiplies to greatly accelerate DL inferencing. The RTcore unit assists Ray Tracing by \naccelerating Bounding Volume Hierarchy (BVH) traversal and intersection of scene geometry \nduring Ray Tracing. \n\n\nThere are multiple texture processing clusters (TPC) units within a graphics processing cluster \n(GPC). Each TPC includes two SMs, a Polymorph Engine, two Texture Units, and a Ray Tracing core \n(RTcore). Each GPC includes a Raster Engine (ROP), which can access all of memory. Each SM is \npartitioned into four separate processing blocks, each with its own instruction buffer, scheduler, \nand 128 CUDA cores. \n\n\nFinally, the PolyMorph engine handles vertex fetch, tessellation, viewport transform, attribute    \nsetup, and stream output. The SM geometry and pixel processing performance make it highly     \nsuitable for rendering advanced user interfaces and complex gaming applications. The power \nefficiency of the Ampere GPU enables this performance on devices with power-limited \nenvironments. \n\n\n## 2.1.1\n##  \n## Compute Features  \n\n\nAmpere introduces third-generation NVIDIA Tensor Cores which offer a wider range of precisions \nincluding TensorFloat-32 (TF32), bfloat16, FP16, and INT8, all of which provide unmatched \nversatility and performance.  \n\n\nTensorFloat-32 (TF32) is a new format that uses the same 10-bit Mantissa as half-precision \n(FP16) math and is shown to have more than sufficient margin for the precision requirements of \nAI workloads. In addition, since the TF32 adopts the same 8-bit exponent as FP32 it can support \nthe same numeric range.  \n\n\nAmpere adds support for structured sparsity. Not all the parameters of modern AI networks are \nneeded for accurate predictions and inference, some can be converted to zeros to make the \nmodels \u201csparse\u201d without compromising accuracy. The Tensor Cores in Ampere can provide up to \n2x higher performance for inference of sparse models.  \n\n\nAmpere supports Compute Data Compression which can accelerate unstructured sparsity and \nother compressible data patterns. Compression in L2 provides up to a 4x improvement in DRAM \nread/write bandwidth, up to 4x improvement in L2 read bandwidth, and up to a 2x improvement in \nL2 capacity.  \n\n\nAmpere also supports many other enhancements for higher compute throughput. \n\n\nTable 2-1: GPU Operation  \n\n\n**Module **\n**CUDA Cores **\n**Tensor Cores **\n**Operating Frequency per Core **\n**(up to) **\n\n\nJetson Orin NX 16GB  \n1024 \n32 \n918 MHz | 1173 MHz (MAXN_SUPER) \n\n\nJetson Orin NX 8GB  \n1024 \n32 \n765 MHz | 1173 MHz (MAXN_SUPER) \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   6 \n\n\n## 2.1.2\n##  \n## Graphic Features \n\n\nAmpere graphics capabilities include:", "mimetype": "text/plain", "start_char_idx": 24870, "end_char_idx": 29010, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "80509425-36cd-4c2f-a1c2-18baa94b222d": {"__data__": {"id_": "80509425-36cd-4c2f-a1c2-18baa94b222d", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "f302cd3b-6426-4389-89ce-db33656f8143", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "1afaa7ddbc40727c11ddf6e6e36847b3483d581de1f5f7f610aea9f61651feb2", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "446c8882-14d3-4277-bb8a-9aea15675d7b", "node_type": "1", "metadata": {}, "hash": "e94be546fc16cc26308925343c20603ea55c2e88b76ea6840d5cecf66c589d91", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Ampere also supports many other enhancements for higher compute throughput. \n\n\nTable 2-1: GPU Operation  \n\n\n**Module **\n**CUDA Cores **\n**Tensor Cores **\n**Operating Frequency per Core **\n**(up to) **\n\n\nJetson Orin NX 16GB  \n1024 \n32 \n918 MHz | 1173 MHz (MAXN_SUPER) \n\n\nJetson Orin NX 8GB  \n1024 \n32 \n765 MHz | 1173 MHz (MAXN_SUPER) \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   6 \n\n\n## 2.1.2\n##  \n## Graphic Features \n\n\nAmpere graphics capabilities include: \n\n\n>\n \nEnd-to-end lossless compression, including Post-L2 compression, enabling compression of M \nstores. \n\n\n>\n \nTiled Caching \n\n\n>\n \nOpenGL 4.6+, Vulkan 1.2+, CUDA 11.4+ \n\n\n>\n \nAdaptive Scalable Texture Compression (ASTC) LDR profile supported \n\n\n>\n \nModern Graphics features: \n\n\n\u2022\n \nRay Tracing \n\n\n\u2022\n \nDL Inferencing \n\n\n\u2022\n \nMesh Shaders \n\n\n\u2022\n \nSampler Feedback \n\n\n\u2022\n \nVariable Rate Shading \n\n\n\u2022\n \nTexture LOD in compute programs \n\n\n>\n \nIterated blend, ROP OpenGL-ES blend modes \n\n\n>\n \n2D BLIT from 3D class avoids channel switch \n\n\n>\n \n2D color compression \n\n\n>\n \nConstant color render SM bypass \n\n\n>\n \n2x, 4x, 8x MSAA with color and Z compression \n\n\n>\n \nNon-power-of-2 and 3D textures, FP16 texture filtering \n\n\n>\n \nFP16 shader support \n\n\n>\n \nGeometry and Vertex attribute instancing \n\n\n>\n \nParallel pixel processing \n\n\n>\n \nEarly-z reject: Fast rejection of occluded pixels acts as multiplier on pixel shader and texture \nperformance while saving power and bandwidth \n\n\n>\n \nVideo protection region \n\n\n# 2.2\n#  \n# PVA and DLA Cluster  \n\n\nThis cluster consists of two primary engines: Programmable Vision Accelerator (PVA) and Deep \nLearning Accelerator (DLA).  \n\n\nThe Orin PVA is the second generation of NVIDIA\u2019s vision DSP architecture. This is an application-\nspecific instruction vector processor that targets computer-vision along with virtual and mixed \nreality applications. These are some key areas where PVA capabilities are a good match for \nalgorithmic domains that need to have a predictable processing capability, at low power and low \nlatency. \n\n\nA PVA cluster has the following components: \n\n\n>\n \nDual Vector Processing Units (VPU) with vector cores, instruction cache, and three vector data \nmemories. Each unit has seven VLIW slots including both scalar and vector instructions.  \n\n\n>\n \n384 KBytes of triple-port memory for each VPU.  \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   7 \n\n\n>\n \nDual DMA engines with 5-dimensional addressing capability, each with 16 independent \nhardware channels, and sophisticated control to have both hardware and software events \ntrigger the DMA channels.  \n\n\n>\n \n1 MByte local L2 cache.  \n\n\n>\n \nCortex-R5 subsystem for PVA control and task monitoring. \n\n\nTable 2-2: PVA Operation  \n\n\n**Module **\n**PVA **\n**Maximum Frequency **\n\n\nOrin NX 16GB \n1 \n1190.4 MHz \n\n\nOrin NX 8GB \n1 \n1190.4 MHz \n\n\n \n\n\nThe DLA is a fixed function engine used to accelerate inference operations on convolutional \nneural networks (CNNs). Orin implements the second generation of NVIDIA\u2019s DLA architecture. \nThe DLA supports accelerating CNN layers such as convolution, deconvolution, activation, pooling, \nlocal response normalization, and fully connected layers. \n\n\nSpecific optimizations include:  \n\n\n>\n \nStructured Sparsity. \n\n\n>\n \nDepth-wise Convolution capability.  \n\n\n>\n \nA dedicated Hardware Scheduler to maximize efficiency.  \n\n\nTable 2-3: DLA Operation  \n\n\n**Module **\n**DLA **\n**Maximum Frequency **\n\n\nOrin NX 16GB \n2 \n614 MHz | 1229 MHz (MAXN_SUPER) \n\n\nOrin NX 8GB \n1 \n610 MHz | 1229 MHz (MAXN_SUPER)", "mimetype": "text/plain", "start_char_idx": 28496, "end_char_idx": 32105, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "446c8882-14d3-4277-bb8a-9aea15675d7b": {"__data__": {"id_": "446c8882-14d3-4277-bb8a-9aea15675d7b", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "80509425-36cd-4c2f-a1c2-18baa94b222d", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "4f444cb24e2783578f07400ace80c71682845b0da0adc45a25a41b82ec31cfdf", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e084fe56-7c24-44df-8967-ec53114f2296", "node_type": "1", "metadata": {}, "hash": "5a5fa935718aef16b506c600309e21a7b94727761ee7586b0d12e1de27042232", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Orin NX 8GB \n1 \n1190.4 MHz \n\n\n \n\n\nThe DLA is a fixed function engine used to accelerate inference operations on convolutional \nneural networks (CNNs). Orin implements the second generation of NVIDIA\u2019s DLA architecture. \nThe DLA supports accelerating CNN layers such as convolution, deconvolution, activation, pooling, \nlocal response normalization, and fully connected layers. \n\n\nSpecific optimizations include:  \n\n\n>\n \nStructured Sparsity. \n\n\n>\n \nDepth-wise Convolution capability.  \n\n\n>\n \nA dedicated Hardware Scheduler to maximize efficiency.  \n\n\nTable 2-3: DLA Operation  \n\n\n**Module **\n**DLA **\n**Maximum Frequency **\n\n\nOrin NX 16GB \n2 \n614 MHz | 1229 MHz (MAXN_SUPER) \n\n\nOrin NX 8GB \n1 \n610 MHz | 1229 MHz (MAXN_SUPER) \n\n\n# 2.3\n#  \n# Cortex CPU Complex  \n\n\nThe CPU cluster is comprised of eight cores of Arm Cortex-A78AE Core processors organized as \nmultiple quad-core clusters. Clusters contain private L1 and L2 caches per core, a Snoop Control \nUnit (SCU), and a cluster-level L3 cache (shared by the four cores), an interconnect fabric and \ndebug support modules (CoreSight).  \n\n\nFeatures:  \n\n\n>\n \nSuperscalar, variable-length, out-of-order pipeline.  \n\n\n>\n \nDynamic branch prediction with Branch Target Buffer (BTB) and a branch direction predictor \nusing previous branch history, a return stack, a static predictor, and an indirect predictor.  \n\n\n>\n \nA 1.5K entry, 4-way skewed associative L0 Macro-OP (MOP) cache.  \n\n\n>\n \n32-entry fully-associative L1 instruction TLB with native support for 4KB, 16KB, 64KB, and \n2MB page sizes.  \n\n\n>\n \n32-entry fully-associative L1 data TLB with native support for 4KB, 16KB, 64KB, 2MB, and \n512MB page sizes.  \n\n\n>\n \n4-way set-associative unified 1024-entry Level 2 (L2) TLB in each processor.  \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   8 \n\n\n>\n \nL1 caches \u2013 separate 64 KB I-cache and 64 KB D-cache for each core.  \n\n\n>\n \nL2 cache \u2013 a unified, 8-way set associative, 256 KB L2 cache per core.  \n\n\n>\n \n40-bit Physical Address (PA)  \n\n\nCortex-A78AE CPU supports:  \n\n\n>\n \nFull implementation of Armv8.2-A architecture instruction set and select instructions from \nArmv8.3-A, Armv8.4-A, and Armv8.5-A extensions.  \n\n\n>\n \nEmbedded Trace Microcell (ETM) based on the ETMv4.2 architecture.  \n\n\n>\n \nPerformance Monitor Unit (PMU) based on the PMUv3 architecture.  \n\n\n>\n \nCoreSight for debugging based on CoreSightv3 architecture.  \n\n\n>\n \nCross Trigger Interface (CTI) for multiprocessor debugging.  \n\n\n>\n \nGeneric Timer Interface based on Armv8-A architecture and 64-bit count input from external \nsystem counter.  \n\n\n>\n \nCryptographic Engine for crypto function support.  \n\n\n>\n \nInterface to an external Generic Interrupt Controller based on GICv3 architecture.  \n\n\n>\n \nPower management with multiple power domains.  \n\n\nTable 2-4: CPU Operation  \n\n\n**Module **\n**CPU Cores **\n**CPU Maximum Frequency **\n\n\nOrin NX 16GB \n8 \n2 GHz \n\n\nOrin NX 8GB \n6  \n2 GHz \n\n\n# 2.4\n#  \n# Memory Subsystem  \n\n\n16GB 128-bit LPDDR5 DRAM is used on the Jetson Orin NX 16GB, and 8GB 128-bit LPDDR5 \nDRAM is used in the Jetson Orin NX 8GB. It supports the following:  \n\n\n>\n \nSecure external memory access using TrustZone technology.  \n\n\n>\n \nSystem MMU  \n\n\n>\n \nMaximum operating frequency: 3200 MHz", "mimetype": "text/plain", "start_char_idx": 31381, "end_char_idx": 34657, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e084fe56-7c24-44df-8967-ec53114f2296": {"__data__": {"id_": "e084fe56-7c24-44df-8967-ec53114f2296", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "446c8882-14d3-4277-bb8a-9aea15675d7b", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f1343024cdc6e25f0e2b4e9b4435cd85fff04e818bfc8fb2f3117737bf4593dd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ed5a811a-e4c4-405a-8829-4c44a9a20704", "node_type": "1", "metadata": {}, "hash": "18900f081556a39623e732816fa46c4eedec56d7b03df967dcee3109c6546961", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \nCryptographic Engine for crypto function support.  \n\n\n>\n \nInterface to an external Generic Interrupt Controller based on GICv3 architecture.  \n\n\n>\n \nPower management with multiple power domains.  \n\n\nTable 2-4: CPU Operation  \n\n\n**Module **\n**CPU Cores **\n**CPU Maximum Frequency **\n\n\nOrin NX 16GB \n8 \n2 GHz \n\n\nOrin NX 8GB \n6  \n2 GHz \n\n\n# 2.4\n#  \n# Memory Subsystem  \n\n\n16GB 128-bit LPDDR5 DRAM is used on the Jetson Orin NX 16GB, and 8GB 128-bit LPDDR5 \nDRAM is used in the Jetson Orin NX 8GB. It supports the following:  \n\n\n>\n \nSecure external memory access using TrustZone technology.  \n\n\n>\n \nSystem MMU  \n\n\n>\n \nMaximum operating frequency: 3200 MHz  \n\n\nThe Memory Subsystem (MSS) provides access to local DRAM, SysRAM, and provides a SyncPoint \nInterface for inter-processor signaling. The MSS supports full-speed I/O coherence by routing \nrequests through a scalable coherence fabric. It also supports a comprehensive set of safety and \nsecurity mechanisms. \n\n\nStructurally, the MSS consists of: \n\n\n>\n \nMSS Data Backbone - routes requests from clients to the MSS Hub and responses from MSS \nHub to the clients. \n\n\n>\n \nMSS Hub - receives and arbitrates among client requests, performs SMMU translation, and \nsends requests to MCF. \n\n\n>\n \nMemory Controller Fabric (MCF) - performs security checks, feeds I/O coherent requests to \nthe Scalable Coherence Fabric (SCF), and directs requests to the multiple memory channels. \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   9 \n\n\n>\n \nMemory Controller (MC) Channels - row sorter/arbiter and DRAM controllers. \n\n\n>\n \nDRAM I/O - channel-to-pad fabric, DRAM I/O pads, and PLLs. \n\n\nJetson Orin NX provides three independent column address bits to each sub-partition, allowing it \naccess different 32-byte sectors of a Group of Bytes (GOB) between the sub-partitions. It \nprovides connections between a wide variety of clients, supporting their bandwidth, latency, \nquality-of-service needs, and any special ordering requirements that are needed. The MSS \nsupports a variety of security and safety features and address translation for clients that use \nvirtual addresses. \n\n\nFeatures: \n\n\n>\n \nLPDDR5: x64 DRAM chips \n\n\n>\n \n128-bit wide data bus. \n\n\n>\n \nLow latency path and fast read/response path support for the CPU complex cluster. \n\n\n>\n \nSupport for low-power modes: \n\n\n\u2022\n \nSoftware controllable entry/exit from self-refresh, power down, and deep power down. \n\n\n\u2022\n \nHardware dynamic entry/exit from power down, self-refresh. \n\n\n\u2022\n \nPads use DPD mode during idle periods. \n\n\n>\n \nHigh-bandwidth interface to the integrated Ampere GPU. \n\n\n>\n \nFull-speed I/O coherence with bypass for Isochronous (ISO) traffic. \n\n\n>\n \nSystem Memory-Management Unit (SMMU) for address translation based on the Arm SMMU-\n500. \n\n\n>\n \nHigh-bandwidth PCIe ordered writes. \n\n\n>\n \nAES-XTS encryption with 128-bit key. \n\n\n# 2.5\n#  \n# Memory \n\n\nThe Jetson Orin NX 16GB integrates 16 GB 128-bit LPDDR5 DRAM, and Jetson Orin NX 8GB \nintegrates 8GB LPDDR5 DRAM. The maximum frequency of Jetson Orin NX is 3200 MHz, and has \na theoretical peak memory bandwidth of 102 GB/s. \n\n\nThe Memory Controller (MC) maximizes memory utilization while providing minimum latency \naccess for critical CPU requests. An arbiter is used to prioritize requests, optimizing memory \naccess efficiency and utilization and minimizing system power consumption. The MC provides \naccess to main memory for all internal devices. It provides an abstract view of memory to its \nclients via standardized interfaces, allowing the clients to ignore details of the memory hierarchy. \nIt optimizes access to shared memory resources, balancing latency and efficiency to provide best \nsystem performance, based on programmable parameters. \n\n\nFeatures: \n\n\n>\n \nTrustZone (TZ) Secure and OS-protection regions. \n\n\n>\n \nSystem Memory Management Unit.", "mimetype": "text/plain", "start_char_idx": 34002, "end_char_idx": 37880, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ed5a811a-e4c4-405a-8829-4c44a9a20704": {"__data__": {"id_": "ed5a811a-e4c4-405a-8829-4c44a9a20704", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e084fe56-7c24-44df-8967-ec53114f2296", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "81eb10da80c3689e8b83f954a37ad8218df639d799f62f8c1a01fcf57e68a854", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ca2e4126-029b-40d4-a1ee-cf655e23fe30", "node_type": "1", "metadata": {}, "hash": "c0d05e5bec7cee080ae45b0d28f18549c6141ec1968f322ff6eac2ff57a5e956", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The Memory Controller (MC) maximizes memory utilization while providing minimum latency \naccess for critical CPU requests. An arbiter is used to prioritize requests, optimizing memory \naccess efficiency and utilization and minimizing system power consumption. The MC provides \naccess to main memory for all internal devices. It provides an abstract view of memory to its \nclients via standardized interfaces, allowing the clients to ignore details of the memory hierarchy. \nIt optimizes access to shared memory resources, balancing latency and efficiency to provide best \nsystem performance, based on programmable parameters. \n\n\nFeatures: \n\n\n>\n \nTrustZone (TZ) Secure and OS-protection regions. \n\n\n>\n \nSystem Memory Management Unit. \n\n\n>\n \nDual CKE signals for dynamic power down per device. \n\n\n>\n \nDynamic Entry/Exit from Self-Refresh and Power Down states. \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   10 \n\n\n# 2.6\n#  \n# Video Input Interfaces \n\n\n## 2.6.1\n##  \n## MIPI Camera Serial Interface (CSI)  \n\n\n \n\n\n**Standard **\n\n\nMIPI CSI 2.0 Receiver specification \n\n\nMIPI D-PHY\u00ae 2.1 Physical Layer specification \n\n\n \n\n\nThe NVIDIA Camera Serial Interface (NVCSI) works with the Video Input (VI) unit to capture an \nimage from a sensor, where NVCSI is a source of pixel data to VI. NVCSI works in streaming mode \nwhile VI captures the required frames using a single-shot mode of operation. All sync point \ngeneration for software is handled at VI; the delay between NVCSI and VI is negligible in software \nterms. NVCSI does not have a direct memory port, instead it sends the pixel data to memory \nthrough the VI.  \n\n\nFifth-generation NVIDIA camera solution (NVCSI 2.0, VI 6.0, and ISP 6.x) provides a combination \nhost that supports enhanced MIPI D-PHY (with lane deskew support) physical layer options in two \n4-lane or four 2-lane configurations; or combinations of these. Orin NX can support up to eight \nvirtual channels (VC) and supports data type interleaving.   \n\n\n>\n \nVirtual Channel Interleaving: VCs are defined in the CSI-2 specification and are useful when \nsupporting multiple camera sensors. With the VC capability, a one-pixel parser (PP) can de-\ninterleave up to six image streams.  \n\n\n>\n \nData Type Interleaving: In HDR line-by-line mode, the sensor can output long/short exposure \nlines using the same VC and a different programmable data type (DT). \n\n\n>\n \nFrequency Target: The parallel pixel processing rate, measured in pixels-per-clock (PPC), is \nincreased to allow higher throughput and lower clock speeds. To support higher bandwidth \nwithout increasing the operating frequency, the host processes multiple pixels in one clock. \nNVCSI is capable of processing four PPCs when bits-per-pixel (BPP) is greater than 16, and \neight PPC when BPP is less than or equal to 16. \n\n\n>\n \nWith the new streaming mode in NVCSI, one PP can handle all traffic (embedded data and \nimage data) from one camera device, including 16 VCs. \n\n\nFeatures: \n\n\n>\n \nSupports the MIPI D-PHY v2.1 physical layer option: \n\n\n>\n \nMIPI D-PHY supports up to 2.5 Gbits/sec per pair, for an aggregate bandwidth of 20 Gbps \nfrom eight pairs \n\n\n>\n \nBased on MIPI CSI-2 v3.0 protocol stack \n\n\n>\n \nIncludes six-pixel parsers (PP) \n\n\n>\n \nSupports up to 16 virtual channels per active PP \n\n\n>\n \nSupported input data formats: \n\n\n\u2022\n \nRGB: RGB888, RGB666, RGB565, RGB555, RGB444 \n\n\n\u2022\n \nYUV: YUV422-8b, YUV420-8b (legacy), YUV420-8b, YUV422-10b, YUV420-10b  \n\n\n\u2022\n \nRAW: RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16, RAW20 \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   11", "mimetype": "text/plain", "start_char_idx": 37148, "end_char_idx": 40803, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ca2e4126-029b-40d4-a1ee-cf655e23fe30": {"__data__": {"id_": "ca2e4126-029b-40d4-a1ee-cf655e23fe30", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ed5a811a-e4c4-405a-8829-4c44a9a20704", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "dab951e4ad6c6756a58a87f5767be6ad3a636fecf242e58fcfc8455207bcc23f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1694ae6d-d901-46a3-b2f8-61d73dd60692", "node_type": "1", "metadata": {}, "hash": "3e35d68e723ca7295cc0d0e60326a12df7fb9f32457efa98f28d41d673bef2db", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \nBased on MIPI CSI-2 v3.0 protocol stack \n\n\n>\n \nIncludes six-pixel parsers (PP) \n\n\n>\n \nSupports up to 16 virtual channels per active PP \n\n\n>\n \nSupported input data formats: \n\n\n\u2022\n \nRGB: RGB888, RGB666, RGB565, RGB555, RGB444 \n\n\n\u2022\n \nYUV: YUV422-8b, YUV420-8b (legacy), YUV420-8b, YUV422-10b, YUV420-10b  \n\n\n\u2022\n \nRAW: RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16, RAW20 \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   11 \n\n\n\u2022\n \nDPCM (predictor 1): 14-10-14, 14-8-14, 12-8-12, 12-7-12, 12-6-12, 12-10-12, 10-8-10, 10-\n7-10, 10-6-10 (Predictor 2 not supported) \n\n\n>\n \nData Type Interleave support  \n\n\nTable 2-5: CSI Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n10 \nCSI0_CLK_N \nCamera, CSI 0 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n12 \nCSI0_CLK_P \nCamera, CSI 0 Clock+ \nInput \nMIPI D-PHY \n\n\n4 \nCSI0_D0_N \nCamera, CSI 0 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n6 \nCSI0_D0_P \nCamera, CSI 0 Data 0+ \nInput \nMIPI D-PHY \n\n\n16 \nCSI0_D1_N \nCamera, CSI 0 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n18 \nCSI0_D1_P \nCamera, CSI 0 Data 1+ \nInput \nMIPI D-PHY \n\n\n9 \nRSVD (CSI1_CLK_N) \nCamera, CSI 1 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n11 \nRSVD (CSI1_CLK_P) \nCamera, CSI 1 Clock+ \nInput \nMIPI D-PHY \n\n\n3 \nCSI1_D0_N \nCamera, CSI 1 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n5 \nCSI1_D0_P \nCamera, CSI 1 Data 0+ \nInput \nMIPI D-PHY \n\n\n15 \nCSI1_D1_N \nCamera, CSI 1 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n17 \nCSI1_D1_P \nCamera, CSI 1 Data 1+ \nInput \nMIPI D-PHY \n\n\n28 \nCSI2_CLK_N \nCamera, CSI 2 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n30 \nCSI2_CLK_P \nCamera, CSI 2 Clock+ \nInput \nMIPI D-PHY \n\n\n22 \nCSI2_D0_N \nCamera, CSI 2 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n24 \nCSI2_D0_P \nCamera, CSI 2 Data 0+ \nInput \nMIPI D-PHY \n\n\n34 \nCSI2_D1_N \nCamera, CSI 2 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n36 \nCSI2_D1_P \nCamera, CSI 2 Data 1+ \nInput \nMIPI D-PHY \n\n\n27 \nCSI3_CLK_N \nCamera, CSI 3 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n29 \nCSI3_CLK_P \nCamera, CSI 3 Clock+ \nInput \nMIPI D-PHY \n\n\n21 \nCSI3_D0_N \nCamera, CSI 3 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n23 \nCSI3_D0_P \nCamera, CSI 3 Data 0+ \nInput \nMIPI D-PHY \n\n\n33 \nCSI3_D1_N \nCamera, CSI 3 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n35 \nCSI3_D1_P \nCamera, CSI 3 Data 1+ \nInput \nMIPI D-PHY \n\n\nTable 2-6: Camera Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **", "mimetype": "text/plain", "start_char_idx": 40330, "end_char_idx": 42629, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "1694ae6d-d901-46a3-b2f8-61d73dd60692": {"__data__": {"id_": "1694ae6d-d901-46a3-b2f8-61d73dd60692", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ca2e4126-029b-40d4-a1ee-cf655e23fe30", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "8004ceee9d47ce8cb88bab865b507e9d393ed28f9de118ea79b9d90a9d04c79b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "2b3daee6-08c0-4de9-a07b-b44b8c9058ba", "node_type": "1", "metadata": {}, "hash": "3ab0030f2367de62a32d06ad1319659e59142a6fb3cdfdfc4ea009fd7730434d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "27 \nCSI3_CLK_N \nCamera, CSI 3 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n29 \nCSI3_CLK_P \nCamera, CSI 3 Clock+ \nInput \nMIPI D-PHY \n\n\n21 \nCSI3_D0_N \nCamera, CSI 3 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n23 \nCSI3_D0_P \nCamera, CSI 3 Data 0+ \nInput \nMIPI D-PHY \n\n\n33 \nCSI3_D1_N \nCamera, CSI 3 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n35 \nCSI3_D1_P \nCamera, CSI 3 Data 1+ \nInput \nMIPI D-PHY \n\n\nTable 2-6: Camera Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n116 \nCAM0_MCLK \nCamera 0 Reference Clock \nOutput \nCMOS \u2013 1.8V \n\n\n114 \nCAM0_PWDN \nCamera 0 Powerdown or GPIO \nOutput \nCMOS \u2013 1.8V \n\n\n122 \nCAM1_MCLK \nCamera 1 Reference Clock \nOutput \nCMOS \u2013 1.8V \n\n\n120 \nCAM1_PWDN \nCamera 1 Powerdown or GPIO \nOutput \nCMOS \u2013 1.8V \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   12 \n\n\n## 2.6.2\n##  \n## Video Input (VI) \n\n\nThe VI block receives data from the CSI receiver and prepares it for presentation to system \nmemory or the dedicated image signal processor execution resources. The VI block provides \nformatting for RGB, YCbCr, and raw Bayer data in support of several camera user models. These \nmodels include single and multi-camera systems, which may have up to six active streams. The \ninput streams are obtained from MIPI compliant CMOS sensor camera modules. \n\n\n## 2.6.3\n##  \n## Image Signal Processor (ISP)  \n\n\nThe ISP module takes data from the VI/CSI module or memory in raw Bayer format and processes \nit to YUV output. The imaging subsystem supports raw (Bayer) image sensors up to 24 million \npixels. Advanced image processing is used to convert input to YUV data and remove artifacts \nintroduced by high-megapixel CMOS sensors and optics with up to 30-degree CRA. \n\n\nThe ISP in Orin NX supports a max frequency of 1011.2 MHz, with a maximum throughput of 1.75 \nGPixel/s. \n\n\nFeatures: \n\n\n>\n \nFlexible post-processing architecture for supporting custom computer vision and \ncomputational imaging operations. \n\n\n>\n \nHardware noise reduction \n\n\n>\n \nBlack-level compensation \n\n\n>\n \nLens-shading compensation \n\n\n>\n \nBad pixel correction \n\n\n>\n \nEdge enhancement \n\n\n>\n \nColor and gamma correction  \n\n\n>\n \nGlobal and local tone mapping \n\n\n>\n \nColor-space conversion (RGB to YUV) \n\n\n# 2.7\n#  \n# Sensor Processing Engine  \n\n\nThe Cortex-R5 processor in the Always On (AON) block is also referred to as the Sensor \nProcessing Engine (SPE). The AON cluster provides all the necessary hardware features to \nsupport low power sensor management and wake use cases. The cluster consists of an Arm \nCortex-R5 processor core with a tightly coupled RAM, supporting peripherals (such as timers and \nan interrupt controller), various I/O controller peripherals, and routing logic.  \n\n\nAON Cortex-R5 implementation:  \n\n\n>\n \nArmv7-R ISA  \n\n\n>\n \nIntegrated instruction and data caches  \n\n\n>\n \nTightly coupled memory (TCM) interface for local SRAM  \n\n\n>\n \nVectored interrupt support  \n\n\n>\n \n64-bit AXI Initiator interface for DRAM requests  \n\n\n>\n \n32-bit AXI Initiator interface for MMIO requests  \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   13 \n\n\n>\n \n32-bit AHB Initiator interface for Arm Vectored Interrupt Controller (AVIC) access  \n\n\n>\n \nAXI Target interface for DMA access to the local SRAM  \n\n\n# 2.8\n#  \n# Security Subsystem  \n\n\nThis subsystem is comprised of the following:  \n\n\n>\n \nPlatform Security Controller (PSC)  \n\n\n>\n \nSecurity Engine (SE)  \n\n\n## 2.8.1\n##  \n## Platform Security Controller", "mimetype": "text/plain", "start_char_idx": 42164, "end_char_idx": 45668, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2b3daee6-08c0-4de9-a07b-b44b8c9058ba": {"__data__": {"id_": "2b3daee6-08c0-4de9-a07b-b44b8c9058ba", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1694ae6d-d901-46a3-b2f8-61d73dd60692", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "56d86cca9183227c5c5e2c3772e47843999d4f4c0b099abea76bb17b33e2d3db", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "75accbd7-7d3f-44c7-9647-489a09ed67ab", "node_type": "1", "metadata": {}, "hash": "0062fd7f9b0040e60ecfb6ee8e916711fa2fbb0232508c83439fe7e6f5b5dd0c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \nIntegrated instruction and data caches  \n\n\n>\n \nTightly coupled memory (TCM) interface for local SRAM  \n\n\n>\n \nVectored interrupt support  \n\n\n>\n \n64-bit AXI Initiator interface for DRAM requests  \n\n\n>\n \n32-bit AXI Initiator interface for MMIO requests  \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   13 \n\n\n>\n \n32-bit AHB Initiator interface for Arm Vectored Interrupt Controller (AVIC) access  \n\n\n>\n \nAXI Target interface for DMA access to the local SRAM  \n\n\n# 2.8\n#  \n# Security Subsystem  \n\n\nThis subsystem is comprised of the following:  \n\n\n>\n \nPlatform Security Controller (PSC)  \n\n\n>\n \nSecurity Engine (SE)  \n\n\n## 2.8.1\n##  \n## Platform Security Controller \n\n\nThe Platform Security Controller (PSC) is a highly secure subsystem to protect and manage \nassets (keys, fuses, functions, and features) within the SoC, provide trusted services, increase \nresilience against attacks on the SoC, and provide a greater level of protection against software \nand hardware attacks on the subsystem itself.  \n\n\n**Key Management and Protection:**\n The PSC is the only mechanism with access to the most critical \nsecrets in the chip. This subsystem represents the highest level of protection in Orin and the \nsubsystem itself is highly resilient to a wide range of software and hardware attacks.  \n\n\n**Trusted Services:**\n The primary PSC services include secure authentication (for example, during \nSoC secure boot), provisioning of additional keys, ID, data, key access and management, random \nnumber generation, and trusted time reporting.  \n\n\n**Security Monitor:**\n The PSC is responsible for periodic security housekeeping tasks, including \ncontinually assessing the security status of the SoC, actively monitor known or potential attack \npatterns (for example, such as voltage glitching or thermal attacks), mitigate hardware attack \nrisks, and to take action in the case of a detected attack. The PSC has the ability to accept \nupdates as workarounds to improve the robustness of the system in the field.  \n\n\n## 2.8.2\n##  \n## Security Engine  \n\n\nThe Security Engine (SE) provides hardware acceleration for cryptographic algorithms. There are \ntwo instances of SE available for software usage:  \n\n\n>\n \nTZ-SE: accessible only by TrustZone software.  \n\n\n>\n \nNS/TZ-SE: configurable to be accessible only by TrustZone software or TrustZone and non-\nsecure software.  \n\n\nThe SE provides hardware acceleration for various cryptographic operations and hardware \nassisted Key protection. The crypto operations that the SE provides can be used by software to \nbuild crypto protocols and security features. These crypto operations are based on Crypto \nalgorithms approved by the National Institute of Standards and Technology (NIST).  \n\n\nThe SE supports the following:  \n\n\n>\n \nNIST-compliant asymmetric, symmetric cryptography and hashing \n\n\n>\n \nSide channel countermeasures [AES/RSA/ECC]  \n\n\n>\n \nIndependent channels for parallelization  \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   14 \n\n\n>\n \nHardware Key Access Controls (KAC): Rule-based, hardware-enforced access control for \nsymmetric keys \n\n\n>\n \n16x AES, 4x RSA/ECC key slots  \n\n\n>\n \nHardware key isolation (only AES keyslots)  \n\n\n>\n \nRead protection (only AES keyslots)  \n\n\n>\n \nHardware keyslot functions \n\n\n>\n \nKey wrap and unwrap functionality (AES -> AES keyslot)  \n\n\n>\n \nKey derivation into a keyslot (KDF -> AES keyslot)  \n\n\n>\n \nRandom key generation (RNG -> AES keyslot) \n\n\n# 2.9\n#  \n# Display Controller  \n\n\nThe NVIDIA Jetson Orin NX provides 1x HDMI and DP port. The HDMI and VESA DisplayPort (DP) \ninterfaces share the same set of interface pins. \n\n\nHDMI provides a unified method of transferring both audio and video data. The HDMI block \nreceives video from either display controller and audio from a separate high-definition audio \n(HDA) controller; it combines and transmits them as appropriate. \n\n\nSupported HDMI features are: \n\n\n>\n \nCompliant to HDMI 2.0 (up to 594 MHz pixel clock rate).", "mimetype": "text/plain", "start_char_idx": 44950, "end_char_idx": 49010, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "75accbd7-7d3f-44c7-9647-489a09ed67ab": {"__data__": {"id_": "75accbd7-7d3f-44c7-9647-489a09ed67ab", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "2b3daee6-08c0-4de9-a07b-b44b8c9058ba", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f38ed7cdcda9bfe9fbb6c883514de5b2b016853ff848225a79ecae0daa2eb985", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "896c7f5a-fa11-491d-9fd7-1c1b6297d085", "node_type": "1", "metadata": {}, "hash": "e16bb13d4aafa680c1908e61a4a499c52b4dba0c2721037e34935b4abf0bfba2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \nRead protection (only AES keyslots)  \n\n\n>\n \nHardware keyslot functions \n\n\n>\n \nKey wrap and unwrap functionality (AES -> AES keyslot)  \n\n\n>\n \nKey derivation into a keyslot (KDF -> AES keyslot)  \n\n\n>\n \nRandom key generation (RNG -> AES keyslot) \n\n\n# 2.9\n#  \n# Display Controller  \n\n\nThe NVIDIA Jetson Orin NX provides 1x HDMI and DP port. The HDMI and VESA DisplayPort (DP) \ninterfaces share the same set of interface pins. \n\n\nHDMI provides a unified method of transferring both audio and video data. The HDMI block \nreceives video from either display controller and audio from a separate high-definition audio \n(HDA) controller; it combines and transmits them as appropriate. \n\n\nSupported HDMI features are: \n\n\n>\n \nCompliant to HDMI 2.0 (up to 594 MHz pixel clock rate). \n\n\n\u2022\n \nSupport 8/10/12 bpc RGB, YUV444, YUV420, or YUV422 (HDMI 2.0 only) \n\n\n>\n \nHDCP 2.2 and 1.4 \n\n\n>\n \nOn-chip HDCP key storage, no external SecureROM required. \n\n\n>\n \nMultichannel audio from HDA controller, up to eight channels 192 kHz 24-bit. \n\n\n>\n \n24-bit RGB and 24-bit YUV444 (HDMI) pixel formats. \n\n\nVESA DisplayPort (DP) is a digital display interface often used to connect a video source to a \ndisplay device over a cable, in consumer or commercial applications.  \n\n\nSupported DisplayPort features are: \n\n\n>\n \nCompliant to the DisplayPort 1.4a Specification \n\n\n\u2022\n \nSupport 16 bpp YUV422 \n\n\n\u2022\n \nSupport 18 bpp RGB \n\n\n\u2022\n \nSupport 24 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 30 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 36 bpp RGB/YUV444 \n\n\n>\n \nSupport up to 1080 MHz display clock \n\n\n>\n \nSupport for 1/2/4 lanes \n\n\n>\n \nSupport for following bit rates: \n\n\n\u2022\n \nRBR (Reduced Bit Rate, 1.62 Gbps) \n\n\n\u2022\n \nHBR (High Bit Rate, 2.7 Gbps) \n\n\n\u2022\n \nHBR2 (High Bit Rate 2, 5.4 Gbps) \n\n\n\u2022\n \nHBR3 (High Bit Rate 3, 8.1 Gbps) \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   15 \n\n\n>\n \nMulti-Stream Transport (MST) \n\n\n>\n \nSupport for two to eight channels of audio streaming up to 96 kHz sample rate \n\n\n>\n \nSupport additional eDP 1.4 features: \n\n\n\u2022\n \nAdditional link rates (2.16, 2.43, 3.24, 4.32 Gbps) \n\n\n\u2022\n \nEnhanced framing \n\n\n\u2022\n \nPower sequencing \n\n\n\u2022\n \nReduced AUX timing \n\n\n\u2022\n \nReduced main voltage swing \n\n\n\u2022\n \nAlternate Seed Scrambler Reset (ASSR) for internal eDP panels \n\n\n# 2.10\n#  \n# High-Definition Audio-Video Subsystem \n\n\n \n\n\n**Standard **\n\n\nHigh-Definition Audio Specification Version 1.0a \n\n\n \n\n\nThe HD Audio-Video Subsystem uses a collection of functional blocks to off-load audio and video \nprocessing activities from the CPU complex, resulting in fast, fully concurrent, and highly efficient \noperation. This subsystem is comprised of the following: \n\n\n>\n \nMulti-standard video decoder \n\n\n>\n \nMulti-standard video encoder \n\n\n>\n \nJPEG processing block \n\n\n>\n \nVideo Image Compositor (VIC) \n\n\n>\n \nAudio Processing Engine (APE) \n\n\n>\n \nHigh-Definition Audio (HDA) \n\n\n## 2.10.1\n##  \n## Multi-Standard Video Decoder", "mimetype": "text/plain", "start_char_idx": 48237, "end_char_idx": 51160, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "896c7f5a-fa11-491d-9fd7-1c1b6297d085": {"__data__": {"id_": "896c7f5a-fa11-491d-9fd7-1c1b6297d085", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "75accbd7-7d3f-44c7-9647-489a09ed67ab", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "522f2d7f3b14b81143008d85aa0683d49963613717c170d5b7de467124279e47", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ec09f290-d6f5-4f80-bd72-e300838ce68d", "node_type": "1", "metadata": {}, "hash": "bf56206624fcdd3ede2b8a1152341593cfde314fd13173d86fcbd0be2073c509", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\u2022\n \nReduced main voltage swing \n\n\n\u2022\n \nAlternate Seed Scrambler Reset (ASSR) for internal eDP panels \n\n\n# 2.10\n#  \n# High-Definition Audio-Video Subsystem \n\n\n \n\n\n**Standard **\n\n\nHigh-Definition Audio Specification Version 1.0a \n\n\n \n\n\nThe HD Audio-Video Subsystem uses a collection of functional blocks to off-load audio and video \nprocessing activities from the CPU complex, resulting in fast, fully concurrent, and highly efficient \noperation. This subsystem is comprised of the following: \n\n\n>\n \nMulti-standard video decoder \n\n\n>\n \nMulti-standard video encoder \n\n\n>\n \nJPEG processing block \n\n\n>\n \nVideo Image Compositor (VIC) \n\n\n>\n \nAudio Processing Engine (APE) \n\n\n>\n \nHigh-Definition Audio (HDA) \n\n\n## 2.10.1\n##  \n## Multi-Standard Video Decoder \n\n\nThe Jetson Orin NX incorporates the NVIDIA Multi-Standard Video Decoder (NVDEC). This video \ndecoder accelerates video decode, supporting low resolution mobile content, Standard Definition \n(SD), High Definition (HD) and UltraHD (8K, 4K, etc.) video profiles. The video decoder is designed \nto be extremely power efficient without sacrificing performance. The video decoder \ncommunicates with the memory controller through the video DMA which supports a variety of \nmemory format output options. For low-power operations, the video decoder can operate at the \nlowest possible frequency while maintaining real-time decoding using dynamic frequency scaling \ntechniques.  \n\n\nVideo decode standards supported: H.265 (HEVC), H.264, VP9, VP8, AV1, MPEG-4, MPEG-2, and \nVC-1.  \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   16 \n\n\nTable 2-7: Supported Video Decode Streams \n\n\n**Standard **\n**Profile(s) **\n**Resolution (Maximum Number of Streams) **\n**Throughput **\n**(Up to) **\n\n\nH.264 \nBaseline, Main, High \n4K60 (1) | 4K30 (2) | 1080p60 (5) | 1080p30 (11) \n720 MP/S \n\n\nHigh 444, High 444 Predictive, \nMVC (per view considering \ntwo views) * \n\n\n4K30 (1) | 1080p60 (2) | 1080p30 (5) \n360 MP/s \n\n\nH.265 \n(HEVC) \n\n\nMain, Main10 \n8K30 (1) | 4K60 (2) | 4K30 (4) | 1080p60 (9) | \n1080p30 (18) \n\n\n1100 MP/S \n\n\nMain 444, Main 444 10, MV \n(per view) \n\n\n4K60 (1) | 4K30 (2) | 1080p60 (4) | 1080p30 (9) \n550 MP/S \n\n\nAV1 \nMain Profile \n8K30 (1) | 4K60 (2) | 4K30 (4) | 1080p60 (10) | \n1080p30 (20) \n\n\n1000 MP/S \n\n\nVP9 \nProfile 0, Profile 2 \n4K60 (1) | 4K30 (3) | 1080p60 (7) | 1080p30 (15) \n1000 MP/S \n\n\n* Maximum throughput half for YUV444 \u2013 as compared to YUV420 \n \n\n\n## 2.10.2\n##  \n## Multi-Standard Video Encoder  \n\n\nThe Jetson Orin NX incorporates the NVIDIA Multi-Standard Video Encoder (NVENC). This multi-\nstandard video encoder enables full hardware acceleration of various encoding standards. It \nperforms high-quality video encoding operations for mobile applications such as video recording \nand video conferencing. The encode processor is designed to be extremely power efficient \nwithout sacrificing performance. \n\n\nTable 2-8: Supported Video Encode Streams \n\n\n**Standard **\n**Profile(s) **\n**Resolution (Maximum Number of Streams) **\n**Throughput (Up to) **\n\n\nH.264 \nUHP \n4K60 (1) | 4K30 (2) | 1080p60 (5) | 1080p30 (11) \n680 MP/s", "mimetype": "text/plain", "start_char_idx": 50412, "end_char_idx": 53546, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ec09f290-d6f5-4f80-bd72-e300838ce68d": {"__data__": {"id_": "ec09f290-d6f5-4f80-bd72-e300838ce68d", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "896c7f5a-fa11-491d-9fd7-1c1b6297d085", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "627ffa31fe86e010f0d52b27c7cefd7892d8a0d964fef60f43c57d31d1e9e0e4", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "136f7eee-9a17-46a7-ba5b-d134f2661a3c", "node_type": "1", "metadata": {}, "hash": "841bcc70f242a72b8e43ed73de90bd2dbe678f4db1795a29d626ca54977bd086", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "* Maximum throughput half for YUV444 \u2013 as compared to YUV420 \n \n\n\n## 2.10.2\n##  \n## Multi-Standard Video Encoder  \n\n\nThe Jetson Orin NX incorporates the NVIDIA Multi-Standard Video Encoder (NVENC). This multi-\nstandard video encoder enables full hardware acceleration of various encoding standards. It \nperforms high-quality video encoding operations for mobile applications such as video recording \nand video conferencing. The encode processor is designed to be extremely power efficient \nwithout sacrificing performance. \n\n\nTable 2-8: Supported Video Encode Streams \n\n\n**Standard **\n**Profile(s) **\n**Resolution (Maximum Number of Streams) **\n**Throughput (Up to) **\n\n\nH.264 \nUHP \n4K60 (1) | 4K30 (2) | 1080p60 (5) | 1080p30 (11) \n680 MP/s \n\n\nHP \n 4K30 (1) | 1080p60 (3) | 1080p30 (7) \n470 MP/S \n\n\nHQ \n1080p60 (1) | 1080p30 (3) \n220 MP/s \n\n\nH.265 (HEVC) \nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (6) | 1080p30 (12) \n800 MP/S \n\n\nHP \n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n400 MP/S \n\n\nHQ \n1080p60 (1) | 1080p30 (2) \n140 MP/s \n\n\nAV1 \nUHP \n4K60 (1) | 4K30 (3) | 1080p60 (6) | 1080p30 (12) \n750 MP/S \n\n\nHQ \n4K30 (1) | 1080p60 (3) | 1080p30 (6) \n380 MP/s \n\n\nFeatures: \n\n\n>\n \nTimestamp for Audio/Video Sync \n\n\n>\n \nCBR and VBR rate control (supported in firmware) \n\n\n>\n \nProgrammable intra-refresh for error resiliency \n\n\n>\n \nMacro-block based and bit based packetization (multiple slice) \n\n\n>\n \nMotion estimation (ME) only mode \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   17 \n\n\n## 2.10.3\n##  \n## JPEG Processing Block \n\n\nThe JPEG processing block is responsible for JPEG (de)compression calculations (based on JPEG \nstill image standard), image scaling, decoding (YUV420, YUV422H/V, YUV444, YUV400), and color \nspace conversion (RGB to YUV). \n\n\nThe processing block consists of a hardware engine with two instances of NVJPEG hardware:  \n\n\n>\n \n2x NVJPEG \n\n\n>\n \nPerf: 2x 600Mpix/Sec \n\n\nTable 2-9: NVJPEG Streams per Instance \n\n\n**NVJPEG **\n**Compression **\n**Ratio **\n\n\n**Throughput (Up **\n**to) **\n\n\n**Number of 1080p30 **\n**Streams **\n\n\n**Number of 4K30 **\n**Streams **\n\n\nDecode \n6:1  \n756 MP/S \n12 \n3x \n\n\n10:1 \n952 MP/S \n15 \n3x \n\n\nEncode \n6:1 \n922 MP/S \n15 \n3x \n\n\n10:1 \n1253 MP/S \n20 \n5x \n\n\nNotes:  \n\n\n2x NVJPG engines are present in Jetson Orin. The data is for single instance of NVJPG. Results at 880 MHz for 4:2:0 \nand aggregate across two NVJPEG blocks. Throughput for 4:4:4 will be roughly half of the above.  \n\n\nInput (encode) formats: \n\n\n>\n \nPixel width: 8 bpc \n\n\n>\n \nSubsample format: YUV420 \n\n\n>\n \nResolution (up to): 16Kx16K \n\n\n>\n \nPixel pack format \n\n\n\u2022\n \nSemi-planar/Planar for 420 \n\n\nOutput (decode) formats: \n\n\n>\n \nPixel width 8 bpc \n\n\n>\n \nResolution (up to): 16Kx16K \n\n\n>\n \nPixel pack format \n\n\n\u2022\n \nSemi-planar/Planar for YUV420 \n\n\n\u2022\n \nYUY2/Planar for 422H/422V", "mimetype": "text/plain", "start_char_idx": 52805, "end_char_idx": 55629, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "136f7eee-9a17-46a7-ba5b-d134f2661a3c": {"__data__": {"id_": "136f7eee-9a17-46a7-ba5b-d134f2661a3c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ec09f290-d6f5-4f80-bd72-e300838ce68d", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "65c8d3a687895cc3aad3365d42dfd53eb5295ac280b34b97722a08a50fc2e1df", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ff536d31-0924-43c6-9494-672772c42043", "node_type": "1", "metadata": {}, "hash": "4df782d81881f1e4eeaefa83ccacad8e16d04bf5dd3f2f089ec52616bb4a4d21", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Input (encode) formats: \n\n\n>\n \nPixel width: 8 bpc \n\n\n>\n \nSubsample format: YUV420 \n\n\n>\n \nResolution (up to): 16Kx16K \n\n\n>\n \nPixel pack format \n\n\n\u2022\n \nSemi-planar/Planar for 420 \n\n\nOutput (decode) formats: \n\n\n>\n \nPixel width 8 bpc \n\n\n>\n \nResolution (up to): 16Kx16K \n\n\n>\n \nPixel pack format \n\n\n\u2022\n \nSemi-planar/Planar for YUV420 \n\n\n\u2022\n \nYUY2/Planar for 422H/422V \n\n\n\u2022\n \nPlanar for YUV444/YUV400 \n\n\n\u2022\n \nInterleaved RGBA \n\n\n## 2.10.4\n##  \n## Video Image Compositor (VIC) \n\n\nVIC implements various 2D image and video operations in a power-efficient manner. It handles \nvarious system UI scaling, blending, rotation operations, video post-processing functions needed \nduring video playback, and advanced de-noising functions used for camera capture. \n\n\nFeatures:  \n\n\n>\n \nHigh-quality Deinterlacing \n\n\n>\n \nInverse Telecin\u00e9 \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   18 \n\n\n>\n \nTemporal Noise Reduction \n\n\n\u2022\n \nNew Bilateral Filter as spatial filter \n\n\n\u2022\n \nImproved TNR3 algorithm \n\n\n>\n \nScaling \n\n\n>\n \nColor Conversion \n\n\n>\n \nMemory Format Conversion \n\n\n>\n \nBlend/Composite \n\n\n>\n \n2D Bit BLIT operation \n\n\n>\n \nRotation \n\n\n>\n \nGeometry Transform Processing \n\n\n\u2022\n \nProgrammable nine-points controlled warp patch for distortion correction \n\n\n\u2022\n \nReal-time on-the-fly position generation from sparse warp map surface \n\n\n\u2022\n \nPincushion/barrel/moustache distortion correction \n\n\n\u2022\n \nDistortion correction of 180- and 360-degree wide FOV lens \n\n\n\u2022\n \nScene perspective orientation adjustment with IPT \n\n\n\u2022\n \nFull warp map capability \n\n\n\u2022\n \nNon-fixed Patch size with 4x4 regions \n\n\n\u2022\n \nExternal Mask bit map surface \n\n\n## 2.10.5\n##  \n## Audio Processing Engine (APE)  \n\n\nThe Audio Processing Engine (APE) is a self-contained unit with dedicated audio clocking that \nenables Ultra Low Power (ULP) audio processing. Software-based post processing effects enable \nthe ability to implement custom audio algorithms. \n\n\nFeatures: \n\n\n>\n \n96 KB Audio RAM \n\n\n>\n \nAudio Hub (AHUB) I/O Modules \n\n\n\u2022\n \n2x I2S Audio Hub (AHUB) Internal Modules \n\n\n>\n \nSample Rate converter \n\n\n>\n \nMixer \n\n\n>\n \nAudio Multiplexer \n\n\n>\n \nAudio De-multiplexer \n\n\n>\n \nMaster Volume Controller \n\n\n>\n \nMulti-Channel IN/OUT \n\n\n\u2022\n \nDigital Audio Mixer: 10-in/5-out \n\n\n-\n \nUp to eight channels per stream \n\n\n-\n \nSimultaneous Multi-streams \n\n\n-\n \nFlexible stream routing \n\n\n\u2022\n \nParametric equalizer: up to 12 bands \n\n\n\u2022\n \nLow latency sample rate conversion (SRC) and high-quality asynchronous sample rate \nconversion (ASRC) \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   19 \n\n\n## 2.10.6\n##  \n## High-Definition Audio (HDA) \n\n\n \n\n\n**Standard **\n\n\nIntel High-Definition Audio Specification Revision 1.0a \n\n\n \n\n\nThe Jetson Orin NX implements an industry-standard High-Definition Audio (HDA) controller. This \ncontroller provides a multi-channel audio path to the HDMI interface. The HDA block also provides \nan HDA-compliant serial interface to an audio codec. Multiple input and output streams are \nsupported.  \n\n\nFeatures: \n\n\n>\n \nSupports HDMI 2.0 and DP1.4 \n\n\n>\n \nSupport up to two audio streams for use with HDMI/DP \n\n\n>\n \nSupports striping of audio out across 1,2,4[a] SDO lines \n\n\n>\n \nSupports DVFS with maximum latency up to 208 \n\u00b5\ns for eight channels \n\n\n>\n \nSupports two internal audio codecs \n\n\n>\n \nAudio Format Support", "mimetype": "text/plain", "start_char_idx": 55271, "end_char_idx": 58650, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ff536d31-0924-43c6-9494-672772c42043": {"__data__": {"id_": "ff536d31-0924-43c6-9494-672772c42043", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "136f7eee-9a17-46a7-ba5b-d134f2661a3c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ce89ff6a20bb266420ab8f559df24bc022ec98e585db0fc0c74f15b4ca32aecc", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e3cf148d-9e3b-41bd-8766-49a3c747fb04", "node_type": "1", "metadata": {}, "hash": "a3162b48d8305531914c2680192b7ff1682d7f716aa37377c80f018f15aad600", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Standard **\n\n\nIntel High-Definition Audio Specification Revision 1.0a \n\n\n \n\n\nThe Jetson Orin NX implements an industry-standard High-Definition Audio (HDA) controller. This \ncontroller provides a multi-channel audio path to the HDMI interface. The HDA block also provides \nan HDA-compliant serial interface to an audio codec. Multiple input and output streams are \nsupported.  \n\n\nFeatures: \n\n\n>\n \nSupports HDMI 2.0 and DP1.4 \n\n\n>\n \nSupport up to two audio streams for use with HDMI/DP \n\n\n>\n \nSupports striping of audio out across 1,2,4[a] SDO lines \n\n\n>\n \nSupports DVFS with maximum latency up to 208 \n\u00b5\ns for eight channels \n\n\n>\n \nSupports two internal audio codecs \n\n\n>\n \nAudio Format Support \n\n\n\u2022\n \nUncompressed Audio (LPCM): 16/20/24 bits at 32/44.1/48/88.2/96/176.4/192[b] kHz \n\n\n\u2022\n \nCompressed Audio format: AC3, DTS5.1, MPEG1, MPEG2, MP3, DD+, MPEG2/4 AAC, \nTrueHD, DTS-HD \n\n\n-\n \n[a] Four SDO lines: cannot support one stream, 48 kHz, 16-bits, two channels; for this \ncase, use a one or two SDO line configuration. \n\n\n-\n \n[b] DP protocol sample frequency limitation: cannot support >96 kHz; that is, it does \nnot support 176.4 kHz and 196 kHz. \n\n\n# 2.11\n#  \n# Interface Descriptions \n\n\nThe following sections outline the interfaces available on the Jetson Orin NX module and details \nthe module pins used to interact with and control each interface.  \n\n\n## 2.11.1\n##  \n## Universal Serial Bus (USB)  \n\n\n**Standard **\n**Notes **\n\n\nUniversal Serial Bus Specification Revision 3.2 Gen1 \nand Gen2 \n\n\n- \n\n\nUniversal Serial Bus Specification Revision 2.0 \n>\n \nModes: Host and Device (Only USB 2.0 port USB0 \nsupports RCM, Host, Device Mode. All other ports are \nHost only) \n\n\n>\n \nSpeeds: Low, Full, and High \n\n\n>\n \nUSB Battery Charging 1.2 Specifications \n\n\nEnhanced Host Controller Interface Specification for \nUniversal Serial Bus revision 1.0 \n\n\n- \n\n\nAn xHCI/Device controller (named XUSB) supports the xHCI programming model for scheduling \ntransactions and interface managements as a host that natively supports USB 3.2, USB 2.0, and \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   20 \n\n\nUSB 1.1 transactions with its USB 3.2 and USB 2.0 interfaces. The XUSB controller supports USB \n2.0 L1 and L2 (suspend) link power management and USB 3.2 U1, U2, and U3 (suspend) link power \nmanagements. The XUSB controller supports remote wakeup, wake on connect, wake on \ndisconnect, and wake on overcurrent in all power states, including sleep mode. \n\n\n2.11.1.1\n \nUSB 2.0 Operation \n\n\nEach USB 2.0 port (3x) operates in USB 2.0 high-speed mode when connecting directly to a USB \n2.0 peripheral and operates in USB 1.1 full- and low-speed modes when connecting directly to a \nUSB 1.1 peripheral. When operating in High-Speed mode, each USB 2.0 port is allocated with one \nHigh-Speed unit bandwidth. Approximately a 480 Mb/s bandwidth is allocated to each USB 2.0 \nport. All USB 2.0 ports operating in full- or low-speed modes share one full- and low-speed bus \ninstance, which means 12 Mb/s theoretical bandwidth is distributed across these ports. \n\n\nTable 2-10: USB 2.0 Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n109 \nUSB0_D_N \nUSB 2.0 Port 0 Data\u2013 \nBidir \nUSB PHY \n\n\n111 \nUSB0_D_P \nUSB 2.0 Port 0 Data+ \nBidir \nUSB PHY", "mimetype": "text/plain", "start_char_idx": 57954, "end_char_idx": 61280, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e3cf148d-9e3b-41bd-8766-49a3c747fb04": {"__data__": {"id_": "e3cf148d-9e3b-41bd-8766-49a3c747fb04", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ff536d31-0924-43c6-9494-672772c42043", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "4e34169d1572ceefc27a16738e20d81959f6e15ed89e5c2c6cdef94f4973186b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "8daddc54-9789-4395-9e2d-57fdd2559afb", "node_type": "1", "metadata": {}, "hash": "1d07ac15f3cd35a1031013c490c4725c37497b47deb41c8d09528b980dc22478", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Table 2-10: USB 2.0 Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n109 \nUSB0_D_N \nUSB 2.0 Port 0 Data\u2013 \nBidir \nUSB PHY \n\n\n111 \nUSB0_D_P \nUSB 2.0 Port 0 Data+ \nBidir \nUSB PHY \n\n\n115 \nUSB1_D_N \nUSB 2.0 Port 1 Data\u2013 \nBidir \nUSB PHY \n\n\n117 \nUSB1_D_P \nUSB 2.0 Port 1 Data+ \nBidir \nUSB PHY \n\n\n121 \nUSB2_D_N \nUSB 2.0 Port 2 Data\u2013 \nBidir \nUSB PHY \n\n\n123 \nUSB2_D_P \nUSB 2.0 Port 2 Data+ \nBidir \nUSB PHY \n\n\n2.11.1.2\n \nUSB 3.2 Operation \n\n\nIn host mode, the USB3.2 host controller supports Gen2 Super Speed+, 10 Gbps transfer rates. In \ndevice mode, the USB3.2 controller supports Gen1 Super Speed. \n\n\n \n\n\n \n**Note:**\n There is an internal USB 3.2 hub for ports 0 and 1. The hub supports 10Gbps \nbandwidth which would be shared between the two ports. \n\n\nTable 2-11: USB 3.2 Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n161 \nUSBSS0_RX_N \nUSB SS Receive\u2013 (USB 3.2 Port #0) \nInput \nUSB SS PHY \n\n\n163 \nUSBSS0_RX_P \nUSB SS Receive+ (USB 3.2 Port #0) \nInput \nUSB SS PHY \n\n\n166 \nUSBSS0_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Port #0) \nOutput \nUSB SS PHY \n\n\n168 \nUSBSS0_TX_P \nUSB SS Transmit+ (USB 3.2 Port #0) \nOutput \nUSB SS PHY \n\n\n39 \nUSBSS1_RX_N \nUSB SS Receive\u2013 (USB 3.2 Port #1) \nInput \nUSB SS PHY \n\n\n41 \nUSBSS1_RX_P \nUSB SS Receive+ (USB 3.2 Port #1) \nInput \nUSB SS PHY \n\n\n45 \nUSBSS1_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Port #1) \nOutput \nUSB SS PHY \n\n\n47 \nUSBSS1_TX_P \nUSB SS Transmit+ (USB 3.2 Port #1) \nOutput \nUSB SS PHY \n\n\n51 \nUSBSS2_RX_N \nUSB SS Receive\u2013 (USB 3.2 Port #2) \nInput \nUSB SS PHY \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   21 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n53 \nUSBSS2_RX_P \nUSB SS Receive+ (USB 3.2 Port #2) \nInput \nUSB SS PHY \n\n\n57 \nUSBSS2_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Port #2) \nOutput \nUSB SS PHY \n\n\n59 \nUSBSS2_TX_P \nUSB SS Transmit+ (USB 3.2 Port #2) \nOutput \nUSB SS PHY \n\n\n## 2.11.2\n##  \n## PCI Express (PCIe)  \n\n\n \n\n\n**Standard **\n**Notes **\n\n\nPCI Express Base Specification Revision 4.0 \n \n\n\n \n\n\nThe Jetson Orin NX module integrates four PCIe controllers supporting: \n\n\n>\n \nConnections to two interfaces, 3x1 (or 1x2 + 1x1) + 1x4 GEN4.  \n\n\n>\n \nx1 and x2 (supports Root Port only), x4 (supports Root Port or Endpoint modes) upstream and \ndownstream AXI interfaces that serve as the control path from the Jetson Orin NX to the \nexternal PCIe device.  \n\n\n>\n \nGen4 (16 GT/s) supported on all controllers/lanes. \n\n\n>\n \nFour PCIe controllers, seven lanes for a total of 144 GT/s.  \n\n\n>\n \nController #0 can operate in x1, x2, or x4 mode.   \n\n\n>\n \nController #1 operates in x1 mode only.  \n\n\n>\n \nController #2 can operate in x1, x2 mode.", "mimetype": "text/plain", "start_char_idx": 61057, "end_char_idx": 63797, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8daddc54-9789-4395-9e2d-57fdd2559afb": {"__data__": {"id_": "8daddc54-9789-4395-9e2d-57fdd2559afb", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e3cf148d-9e3b-41bd-8766-49a3c747fb04", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "2bbae7ac0e465eb12948a85a7c049bd8380480afabaa997d4f93f87639a59aa6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "eefe4774-d42e-443b-9f37-fa3cd425e6ec", "node_type": "1", "metadata": {}, "hash": "ed0d18a4fc1d8e4e23473fa7937a905904717fd6baf8f7ea5fe097236ea4e164", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The Jetson Orin NX module integrates four PCIe controllers supporting: \n\n\n>\n \nConnections to two interfaces, 3x1 (or 1x2 + 1x1) + 1x4 GEN4.  \n\n\n>\n \nx1 and x2 (supports Root Port only), x4 (supports Root Port or Endpoint modes) upstream and \ndownstream AXI interfaces that serve as the control path from the Jetson Orin NX to the \nexternal PCIe device.  \n\n\n>\n \nGen4 (16 GT/s) supported on all controllers/lanes. \n\n\n>\n \nFour PCIe controllers, seven lanes for a total of 144 GT/s.  \n\n\n>\n \nController #0 can operate in x1, x2, or x4 mode.   \n\n\n>\n \nController #1 operates in x1 mode only.  \n\n\n>\n \nController #2 can operate in x1, x2 mode.   \n\n\n>\n \nController #3 is available if Controller #2 is not used or only used in x1 mode. In these cases, \nController #3 can operate in x1 mode.  \n\n\nTable 2-12: PCIe Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n131 \nPCIE0_RX0_N \nPCIe 0 Receive 0\u2013 (PCIe Ctrl #4 Lane 0) \nInput \nPCIe PHY \n\n\n133 \nPCIE0_RX0_P \nPCIe 0 Receive 0+ (PCIe Ctrl #4 Lane 0) \nInput \nPCIe PHY \n\n\n137 \nPCIE0_RX1_N \nPCIe 0 Receive 1\u2013 (PCIe Ctrl #4 Lane 1) \nInput \nPCIe PHY \n\n\n139 \nPCIE0_RX1_P \nPCIe 0 Receive 1+ (PCIe Ctrl #4 Lane 1) \nInput \nPCIe PHY \n\n\n149 \nPCIE0_RX2_N \nPCIe 0 Receive 2\u2013 (PCIe Ctrl #4 Lane 2) \nInput \nPCIe PHY \n\n\n151 \nPCIE0_RX2_P \nPCIe 0 Receive 2+ (PCIe Ctrl #4 Lane 2) \nInput \nPCIe PHY \n\n\n155 \nPCIE0_RX3_N \nPCIe 0 Receive 3\u2013 (PCIe Ctrl #4 Lane 3) \nInput \nPCIe PHY \n\n\n157 \nPCIE0_RX3_P \nPCIe 0 Receive 3+ (PCIe Ctrl #4 Lane 3) \nInput \nPCIe PHY \n\n\n134 \nPCIE0_TX0_N \nPCIe 0 Transmit 0\u2013 (PCIe Ctrl #4 Lane 0) \nOutput \nPCIe PHY \n\n\n136 \nPCIE0_TX0_P \nPCIe 0 Transmit 0+ (PCIe Ctrl #4 Lane 0) \nOutput \nPCIe PHY \n\n\n140 \nPCIE0_TX1_N \nPCIe 0 Transmit 1\u2013 PCIe Ctrl #4 Lane 1) \nOutput \nPCIe PHY \n\n\n142 \nPCIE0_TX1_P \nPCIe 0 Transmit 1+ (PCIe Ctrl #4 Lane 1) \nOutput \nPCIe PHY \n\n\n148 \nPCIE0_TX2_N \nPCIe 0 Transmit 2\u2013 (PCIe Ctrl #4 Lane 2) \nOutput \nPCIe PHY \n\n\n150 \nPCIE0_TX2_P \nPCIe 0 Transmit 2+ (PCIe Ctrl #4 Lane 2) \nOutput \nPCIe PHY \n\n\n154 \nPCIE0_TX3_N \nPCIe 0 Transmit 3\u2013 (PCIe Ctrl #4 Lane 3) \nOutput \nPCIe PHY \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   22 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n156 \nPCIE0_TX3_P \nPCIe 0 Transmit 3+ (PCIe Ctrl #4 Lane 3) \nOutput \nPCIe PHY \n\n\n181 \nPCIE0_RST* \nPCIe 0 Reset (PCIe Ctrl #4). 4.7k\n\u2126\n pull-up to 3.3V on the \nmodule. Output when Orin NX is Root Port or input \nwhen Orin NX is Endpoint. \n\n\nBidir \nOpen Drain \n3.3V", "mimetype": "text/plain", "start_char_idx": 63164, "end_char_idx": 65686, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "eefe4774-d42e-443b-9f37-fa3cd425e6ec": {"__data__": {"id_": "eefe4774-d42e-443b-9f37-fa3cd425e6ec", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "8daddc54-9789-4395-9e2d-57fdd2559afb", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "4d3341c309f851abf937d372bddc2b5a4f46875a46b0df9697a9a0013465d7f5", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c223cf50-c1af-4baf-87e8-ea01e180fa98", "node_type": "1", "metadata": {}, "hash": "34d5fbb28512c7d1f0c79f720b7b853b1f6316e09f19505ac78121faa0ac41c4", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "154 \nPCIE0_TX3_N \nPCIe 0 Transmit 3\u2013 (PCIe Ctrl #4 Lane 3) \nOutput \nPCIe PHY \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   22 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n156 \nPCIE0_TX3_P \nPCIe 0 Transmit 3+ (PCIe Ctrl #4 Lane 3) \nOutput \nPCIe PHY \n\n\n181 \nPCIE0_RST* \nPCIe 0 Reset (PCIe Ctrl #4). 4.7k\n\u2126\n pull-up to 3.3V on the \nmodule. Output when Orin NX is Root Port or input \nwhen Orin NX is Endpoint. \n\n\nBidir \nOpen Drain \n3.3V \n\n\n180 \nPCIE0_CLKREQ* \nPCIe 0 Clock Request (PCIe Ctrl #4). 47k\n\u2126\n pull-up to \n3.3V on the module. Input when Orin NX is Root Port or \noutput when Orin NX is Endpoint. \n\n\nBidir \nOpen Drain \n3.3V \n\n\n160 \nPCIE0_CLK_N \nPCIe #0 Reference Clock- (reference clock input when \nOrin NX is an Endpoint). \n\n\nBidir \nPCIe PHY \n\n\n162 \nPCIE0_CLK_P \nPCIe #0 Reference Clock+ (reference clock input when \nOrin NX is an Endpoint). \n\n\nBidir \nPCIe PHY \n\n\n167 \nPCIE1_RX0_N \nPCIe 1 Receive 0\u2013 (PCIe Ctrl #1 Lane 0) \nInput \nPCIe PHY \n\n\n169 \nPCIE1_RX0_P \nPCIe 1 Receive 0+ (PCIe Ctrl #1 Lane 0) \nInput \nPCIe PHY \n\n\n172 \nPCIE1_TX0_N \nPCIe 1 Transmit 0\u2013 (PCIe Ctrl #1 Lane 0) \nOutput \nPCIe PHY \n\n\n174 \nPCIE1_TX0_P \nPCIe 1 Transmit 0+ (PCIe Ctrl #1 Lane 0) \nOutput \nPCIe PHY \n\n\n183 \nPCIE1_RST* \nPCIe 1 Reset (PCIe Ctrl #1). 4.7k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nOutput \nOpen Drain \n3.3V \n\n\n182 \nPCIE1_CLKREQ* \nPCIe 1 Clock Request (PCIe Ctrl #1). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain \n3.3V \n\n\n173 \nPCIE1_CLK_N \nPCIe 1 Reference Clock\u2013 (PCIe Ctrl #1) \nOutput \nPCIe PHY \n\n\n175 \nPCIE1_CLK_P \nPCIe 1 Reference Clock+ (PCIe Ctrl #1) \nOutput \nPCIe PHY \n\n\n40 \nPCIE2_RX0_N \nPCIe 2 Receive 0\u2013 (PCIe Ctrl #7 Lane 0) \nInput \nPCIe PHY \n\n\n42 \nPCIE2_RX0_P \nPCIe 2 Receive 0+ (PCIe Ctrl #7 Lane 0) \nInput \nPCIe PHY \n\n\n46 \nPCIE2_TX0_N \nPCIe 2 Transmit 0\u2013 (PCIe Ctrl #7 Lane 0) \nOutput \nPCIe PHY \n\n\n48 \nPCIE2_TX0_P \nPCIe 2 Transmit 0+ (PCIe Ctrl #7 Lane 0) \nOutput \nPCIe PHY \n\n\n58 \nPCIE2_RX1_N \n(PCIE3_RX0_N) \n\n\nPCIe 2 Receive 1\u2013 (PCIe Ctrl #7 Lane 1) or PCIe 3 Receive \n0\u2013 (PCIe Ctrl #9 Lane 0) \n\n\nInput \nPCIe PHY \n\n\n60 \nPCIE2_RX1_P \n(PCIE3_RX0_P) \n\n\nPCIe 2 Receive 1+ (PCIe Ctrl #7 Lane 1) or PCIe 3 \nReceive 0+ (PCIe Ctrl #9 Lane 0) \n\n\nInput \nPCIe PHY \n\n\n64 \nPCIE2_TX1_N \n(PCIE3_TX0_N) \n\n\nPCIe 2 Transmit 1\u2013 (PCIe Ctrl #7 Lane 1) or PCIe 3 \nTransmit 0\u2013 (PCIe Ctrl #9 Lane 0)", "mimetype": "text/plain", "start_char_idx": 65164, "end_char_idx": 67549, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c223cf50-c1af-4baf-87e8-ea01e180fa98": {"__data__": {"id_": "c223cf50-c1af-4baf-87e8-ea01e180fa98", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "eefe4774-d42e-443b-9f37-fa3cd425e6ec", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5913196742a73e8eb48b2d00c3747503fad42b5b211f7228db2b032d34f97d79", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d7b438d4-a0ea-4a00-904a-c331a2ecbfbe", "node_type": "1", "metadata": {}, "hash": "6a24367735a44ee07254b3a91a040b3d73f127e800ad7d8a0dfba69fc6cd3e7c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "58 \nPCIE2_RX1_N \n(PCIE3_RX0_N) \n\n\nPCIe 2 Receive 1\u2013 (PCIe Ctrl #7 Lane 1) or PCIe 3 Receive \n0\u2013 (PCIe Ctrl #9 Lane 0) \n\n\nInput \nPCIe PHY \n\n\n60 \nPCIE2_RX1_P \n(PCIE3_RX0_P) \n\n\nPCIe 2 Receive 1+ (PCIe Ctrl #7 Lane 1) or PCIe 3 \nReceive 0+ (PCIe Ctrl #9 Lane 0) \n\n\nInput \nPCIe PHY \n\n\n64 \nPCIE2_TX1_N \n(PCIE3_TX0_N) \n\n\nPCIe 2 Transmit 1\u2013 (PCIe Ctrl #7 Lane 1) or PCIe 3 \nTransmit 0\u2013 (PCIe Ctrl #9 Lane 0) \n\n\nOutput \nPCIe PHY \n\n\n66 \nPCIE2_TX1_P \n(PCIE3_TX0_P) \n\n\nPCIe 2 Transmit 1+ (PCIe Ctrl #7 Lane 1) or PCIe 3 \nTransmit 0+ (PCIe Ctrl #9 Lane 0) \n\n\nOutput \nPCIe PHY \n\n\n52 \nPCIE2_CLK_N \nPCIe 2 Reference Clock\u2013 (PCIe Ctrl #7) \nOutput \nPCIe PHY \n\n\n54 \nPCIE2_CLK_P \nPCIe 2 Reference Clock+ (PCIe Ctrl #7) \nOutput \nPCIe PHY \n\n\n219 \nPCIE2_RST* \nPCIe 2 Reset (PCIe Ctrl #7). 4.7k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nOutput \nOpen Drain \n3.3V \n\n\n221 \nPCIE2_CLKREQ* \nPCIe 2 Clock Request (PCIe Ctrl #7). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain \n3.3V \n\n\n229 \nPCIE3_CLK_P \nPCIe 3 Reference Clock+ (PCIe Ctrl #9) \nOutput \nPCIe PHY \n\n\n227 \nPCIE3_CLK_N \nPCIe 3 Reference Clock- (PCIe Ctrl #9) \nOutput \nPCIe PHY \n\n\n223 \nPCIE3_RST* \nPCIe 3 Reset (PCIe Ctrl #9). 4.7k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nOutput \nOpen Drain \n3.3V \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   23 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n225 \nPCIE3_CLKREQ* \nPCIe 3 Clock Request (PCIe Ctrl #9). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain \n3.3V \n\n\n179 \nPCIE_WAKE* \nPCIe Wake. 47k\n\u2126\n pull-up to 3.3V on the module. \nBidir \nOpen Drain \n3.3V \n\n\n \n\n\nSee the \n*Jetson Orin NX Series Product Design Guide*\n for supported USB 3.2/PCIe configuration and \nconnection examples. \n\n\n## 2.11.3\n##  \n## Serial Peripheral Interface (SPI)  \n\n\nThe Serial Peripheral Interface (SPI) controller allows a duplex, synchronous, serial communication \nbetween the controller and external peripheral devices; it supports both Master and Slave modes \nof operation on the SPI bus. See the \n*Jetson Orin NX Series Product Design Guide*\n for more \ninformation. \n\n\nFeatures: \n\n\n>\n \n2x SPI Interface \n\n\n>\n \nMaster mode operation \n\n\n\u2022\n \nAll transfer modes (Mode 0, Mode 1, Mode 2, Mode 3) supported for both transmit and \nreceive transactions. \n\n\n>\n \nFIFO Size: 64 x 32 bits \n\n\n>\n \nProgrammable packet sizes of 4 to 32 bits. \n\n\n>\n \nProgrammable clock phase and polarity. \n\n\n>\n \nProgrammable delay between consecutive transfers. \n\n\n>\n \nChip select controllable by software or generated by hardware on packet boundaries. \n\n\nTable 2-13: SPI Mode Descriptions \n\n\n**SPI **\n**Mode **\n\n\n**Clock **\n**Polarity **\n\n\n**Clock **\n**Phase **\n\n\n**SCK Inactive **\n**State **", "mimetype": "text/plain", "start_char_idx": 67150, "end_char_idx": 69872, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d7b438d4-a0ea-4a00-904a-c331a2ecbfbe": {"__data__": {"id_": "d7b438d4-a0ea-4a00-904a-c331a2ecbfbe", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c223cf50-c1af-4baf-87e8-ea01e180fa98", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f1a4db34ab5696c56d0f950a581cca50f88ffd4a54156ad1b10c31135db02d32", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "cf383130-a721-4792-b5d2-49976a6da2da", "node_type": "1", "metadata": {}, "hash": "29d4a4328cf692b8e1289cf17cbc01438ee4335d747519386fd87331f7029bc2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Features: \n\n\n>\n \n2x SPI Interface \n\n\n>\n \nMaster mode operation \n\n\n\u2022\n \nAll transfer modes (Mode 0, Mode 1, Mode 2, Mode 3) supported for both transmit and \nreceive transactions. \n\n\n>\n \nFIFO Size: 64 x 32 bits \n\n\n>\n \nProgrammable packet sizes of 4 to 32 bits. \n\n\n>\n \nProgrammable clock phase and polarity. \n\n\n>\n \nProgrammable delay between consecutive transfers. \n\n\n>\n \nChip select controllable by software or generated by hardware on packet boundaries. \n\n\nTable 2-13: SPI Mode Descriptions \n\n\n**SPI **\n**Mode **\n\n\n**Clock **\n**Polarity **\n\n\n**Clock **\n**Phase **\n\n\n**SCK Inactive **\n**State **\n\n\n**Data Latch In **\n**Data Latch Out **\n\n\n0 \n0 \n0 \nLow \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\n1 \n0 \n1 \nLow \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive \nedge of clock \n\n\n2 \n1 \n0 \nHigh \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive \nedge of clock \n\n\n3 \n1 \n1 \nHigh \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\nTable 2-14: SPI Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n91 \nSPI0_SCK \nSPI 0 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n89 \nSPI0_MOSI \nSPI 0 Master Out / Slave In \nBidir \nCMOS \u2013 1.8V \n\n\n93 \nSPI0_MISO \nSPI 0 Master In / Slave Out \nBidir \nCMOS \u2013 1.8V \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   24 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n95 \nSPI0_CS0* \nSPI 0 Chip Select 0 \nBidir \nCMOS \u2013 1.8V \n\n\n97 \nSPI0_CS1* \nSPI 0 Chip Select 1 \nBidir \nCMOS \u2013 1.8V \n\n\n106 \nSPI1_SCK \nSPI 1 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n104 \nSPI1_MOSI \nSPI 1 Master Out / Slave In \nBidir \nCMOS \u2013 1.8V \n\n\n108 \nSPI1_MISO \nSPI 1 Master In / Slave Out \nBidir \nCMOS \u2013 1.8V \n\n\n110 \nSPI1_CS0* \nSPI 1 Chip Select 0 \nBidir \nCMOS \u2013 1.8V \n\n\n112 \nSPI1_CS1* \nSPI 1 Chip Select 1 \nBidir \nCMOS \u2013 1.8V \n\n\nFigure 2-1: SPI Initiator Timing \n\n\nSPIx_MOSI\n\n\nSPIx_MISO\n\n\nSPIx_CSx_N\n\n\ntCS\n\n\ntCSH\ntCSS\n\n\ntHD\ntSU\n\n\ntCSH\n\n\n0\nn\nSPIx_SCK\n\n\nMSB   IN\nLSB   IN\n\n\ntCSS\n\n\ntCH\ntCL\n\n\nMSB   OUT\nLSB   OUT\n\n\ntDD\n\n\n \n\n\n \n\n\nTable 2-15: SPI Initiator Timing Parameters \n\n\n**Symbol **\n**Parameter **\n**Min **\n**Max **\n**Unit **\n\n\nFsck \nSCK Clock Frequency \n \n81.6 \nMHz \n\n\nFsck \nSCK Clock Frequency (FSI SPI) \n \n40 \nMHz \n\n\ntSCP \nSCK Period \n1000 * \n1/Fsck(max) \n\n\n1000 * \n1/Fsck(min) \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCRT \nSCK Rise time (slew rate) \n0.1 \n \nV/ns \n\n\ntCFT \nSCK Fall time (slew rate) \n0.1 \n \nV/ns \n\n\ntSU \nData setup time (MISO) \n2 \n \nns", "mimetype": "text/plain", "start_char_idx": 69280, "end_char_idx": 71922, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "cf383130-a721-4792-b5d2-49976a6da2da": {"__data__": {"id_": "cf383130-a721-4792-b5d2-49976a6da2da", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d7b438d4-a0ea-4a00-904a-c331a2ecbfbe", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ca18e53e889bc42d3328b1a3d0189e0067f301ae84950f148f5ce39ff80df372", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "59aa2df0-7060-4ae9-b727-a580bbaae41e", "node_type": "1", "metadata": {}, "hash": "12f29d34c2f2290beb51cf1df998c891f257b3d3a76a251a4141d8f12674cac7", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Table 2-15: SPI Initiator Timing Parameters \n\n\n**Symbol **\n**Parameter **\n**Min **\n**Max **\n**Unit **\n\n\nFsck \nSCK Clock Frequency \n \n81.6 \nMHz \n\n\nFsck \nSCK Clock Frequency (FSI SPI) \n \n40 \nMHz \n\n\ntSCP \nSCK Period \n1000 * \n1/Fsck(max) \n\n\n1000 * \n1/Fsck(min) \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCRT \nSCK Rise time (slew rate) \n0.1 \n \nV/ns \n\n\ntCFT \nSCK Fall time (slew rate) \n0.1 \n \nV/ns \n\n\ntSU \nData setup time (MISO) \n2 \n \nns \n\n\ntHD \nData hold time (MISO) \n3 \n \nns \n\n\ntDD \nActive Clock edge to MOSI data Output Valid \n \n6 \nns \n\n\ntCSS \nCSx_N setup time \n2 \n \nns \n\n\ntCSH \nCSx_N hold time \n3 \n \nns \n\n\ntCS \nCSx_N high time \n10 \n \nns \n\n\n \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   25 \n\n\nFigure 2-2: SPI Target Timing \n\n\nSPIx_MISO\n\n\nSPIx_MOSI\n\n\nSPIx_CSx_N\n\n\n0\n1\nn\nSPIx_SCK\n\n\ntCS\n\n\ntCSH\n\n\ntDD\n\n\ntCH\ntCL\ntSCP\ntCSS\n\n\ntDSU\ntDH\n\n\n \n\n\n \n\n\nTable 2-16: SPI Target Timing Parameters \n\n\n**Symbol **\n**Parameter **\n**Min **\n**Max **\n**Unit **\n\n\nFsck  \nSCK Clock Frequency \n \n51 \nMHz \n\n\nFsck  \nSCK Clock Frequency (FSI SPI) \n \n26 \nMHz \n\n\ntSCP \nSCK Period \n20 \n \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCSS \nCSx_N setup time  \n1 * tSCP \n \nns \n\n\ntCSH \nCSx_N hold time \n1 * tSCP \n \nns \n\n\ntCS \nCSx_N high time \n1 * tSCP \n \nns \n\n\ntSU \nData setup time (MOSI) \n4 \n \nns \n\n\ntHD \nData hold time (MOSI) \n2 \n \nns \n\n\ntDD \nActive Clock edge to MISO data Output Valid \n2.5 \n17 \nns \n\n\ntHO \nMISO Output Hold Time \n2 \n \nns \n\n\n \n\n\n## 2.11.4\n##  \n## Universal Asynchronous Receiver/Transmitter \n## (UART)  \n\n\nThe UART controller provides serial data synchronization and data conversion (parallel-to-serial \nand serial-to-parallel) for both receiver and transmitter sections. Synchronization for serial data \nstream is accomplished by adding start and stop bits to the transmit data to form a data \ncharacter. Data integrity is accomplished by attaching a parity bit to the data character. The \nparity bit can be checked by the receiver for any transmission bit errors. \n\n\n \n\n\n \n\n\n \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   26 \n\n\n \n**Note:**\n The UART receiver input has low baud rate tolerance in 1-stop bit mode. External \ndevices must use two stop bits. In 1-stop bit mode, the UART receiver can lose sync between \nthe receiver and the external transmitter resulting in data errors/corruption. In 2-stop bit \nmode, the extra stop bit allows the UART receiver logic to align properly with the UART \ntransmitter. \n\n\n \n\n\nFeatures: \n\n\n>\n \n3x UART Interface \n\n\n>\n \nSynchronization for the serial data stream with start and stop bits to transmit data and form \na data character. \n\n\n>\n \nSupports both 16450- and 16550-compatible modes. Default mode is 16450. \n\n\n>\n \nDevice clock up to 68 MHz, baud rate of 4.25 Mbits/second. \n\n\n>\n \nSupport for word lengths from five to eight bits, an optional parity bit and one or two stop \nbits.", "mimetype": "text/plain", "start_char_idx": 71427, "end_char_idx": 74470, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "59aa2df0-7060-4ae9-b727-a580bbaae41e": {"__data__": {"id_": "59aa2df0-7060-4ae9-b727-a580bbaae41e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "cf383130-a721-4792-b5d2-49976a6da2da", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "525c75c64a201950ed88330d7c6fdc8c98778a2bca924028424549c73a58db56", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "05ce7c3a-d80f-4891-91db-8a44a1f69995", "node_type": "1", "metadata": {}, "hash": "df0cc1aae9aef0ef4c6ea3e047f79ad811dd9dd421f509e0ed569f98a3352834", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Features: \n\n\n>\n \n3x UART Interface \n\n\n>\n \nSynchronization for the serial data stream with start and stop bits to transmit data and form \na data character. \n\n\n>\n \nSupports both 16450- and 16550-compatible modes. Default mode is 16450. \n\n\n>\n \nDevice clock up to 68 MHz, baud rate of 4.25 Mbits/second. \n\n\n>\n \nSupport for word lengths from five to eight bits, an optional parity bit and one or two stop \nbits. \n\n\n>\n \nSupport for modem control inputs. \n\n\n>\n \nAuto sense baud detection. \n\n\n>\n \nTimeout interrupts to indicate if the incoming stream stopped. \n\n\n>\n \nPriority interrupts mechanism. \n\n\n>\n \nFlow control support on RTS and CTS. \n\n\n>\n \nSIR encoding/decoding (3/16 or 4/16 baud pulse widths to transmit bit zero). \n\n\nTable 2-17: UART Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n99 \nUART0_TXD \nUART #0 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n101 \nUART0_RXD \nUART #0 Receive \nInput \nCMOS \u2013 1.8V \n\n\n103 \nUART0_RTS* \nUART #0 Request to Send \nOutput \nCMOS \u2013 1.8V \n\n\n105 \nUART0_CTS* \nUART #0 Clear to Send \nInput \nCMOS \u2013 1.8V \n\n\n203 \nUART1_TXD \nUART #1 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n205 \nUART1_RXD \nUART #1 Receive \nInput \nCMOS \u2013 1.8V \n\n\n207 \nUART1_RTS* \nUART #1 Request to Send \nOutput \nCMOS \u2013 1.8V \n\n\n209 \nUART1_CTS* \nUART #1 Clear to Send \nInput \nCMOS \u2013 1.8V \n\n\n236 \nUART2_TXD \nUART #2 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n238 \nUART2_RXD \nUART #2 Receive \nInput \nCMOS \u2013 1.8V \n\n\n## 2.11.5\n##  \n## Controller Area Network (CAN) \n\n\n**Standard **\n**Notes **\n\n\nISO/DIS 16845-2 \nCAN conformance test \n\n\nISO 11898-1:2015 \nData link layer and physical signaling; CAN FD Frame formats \n\n\nISO 11898-4:2004 \nTime-triggered communication \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   27 \n\n\nThe Jetson Orin NX integrates the Bosch Time-Triggered Controller Area Network (M_TTCAN) \ncontroller version 3.2.0. Each independent CAN port/channel supports connectivity to one CAN \nnetwork. Each port instantiates the Bosch M_TTCAN module, a message RAM module, an APB \nslave interface module, interrupt aggregator, time-triggered control module, and a wake detect \nmodule. All M_TTCAN external modules have direct connections to M_TTCAN except for the wake \ndetect module.   \n\n\nFeatures:  \n\n\n>\n \nStandard frame and extended frame transmission/reception enable.  \n\n\n>\n \nTransfer rate: programmable bit rates up to 8 Mbps.  \n\n\n>\n \n0 \u2013 8-byte data length, with the ability to receive the first 8 bytes when data length coding is > \n8 Bytes.  \n\n\n>\n \n32 message buffers per channel.  \n\n\n>\n \nPrioritization of transmit buffers.  \n\n\n>\n \nReceive/transmit history list function.  \n\n\n>\n \nAutomatic block transmission function.  \n\n\n>\n \nMulti-buffer receives block function.  \n\n\n>\n \nFlexible maskable identifier filter support for two 32-bit, or four 16-bit, or eight 8-bit filters for \neach channel  \n\n\n>\n \nProgrammable data bit time, communication baud rate, and sample point.  \n\n\n\u2022\n \nAs an example, the following sample-point configurations can be configured: 66.7%, 70.0%, \n75.0%, 80.0%, 81.3%, 85.0%, and 87.5%  \n\n\n\u2022\n \nBaud rates in the range of 10 kbps up to 1000 kbps can be configured.  \n\n\n>\n \nEnhanced features:", "mimetype": "text/plain", "start_char_idx": 74064, "end_char_idx": 77254, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "05ce7c3a-d80f-4891-91db-8a44a1f69995": {"__data__": {"id_": "05ce7c3a-d80f-4891-91db-8a44a1f69995", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "59aa2df0-7060-4ae9-b727-a580bbaae41e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c0ad822367a927a7f3e8fd004ed9fff68e2bf3c65e5f74a055563fa341728345", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "44551892-14c9-473a-91e7-32c5b2f61bf9", "node_type": "1", "metadata": {}, "hash": "06d8a44322668da7decedf2c8fe34c40daea2b1349ec0f28b0ea62396450d165", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \n32 message buffers per channel.  \n\n\n>\n \nPrioritization of transmit buffers.  \n\n\n>\n \nReceive/transmit history list function.  \n\n\n>\n \nAutomatic block transmission function.  \n\n\n>\n \nMulti-buffer receives block function.  \n\n\n>\n \nFlexible maskable identifier filter support for two 32-bit, or four 16-bit, or eight 8-bit filters for \neach channel  \n\n\n>\n \nProgrammable data bit time, communication baud rate, and sample point.  \n\n\n\u2022\n \nAs an example, the following sample-point configurations can be configured: 66.7%, 70.0%, \n75.0%, 80.0%, 81.3%, 85.0%, and 87.5%  \n\n\n\u2022\n \nBaud rates in the range of 10 kbps up to 1000 kbps can be configured.  \n\n\n>\n \nEnhanced features:  \n\n\n\u2022\n \nEach message buffer can be configured to operate as a transmit or a receive message \nbuffer.  \n\n\n\u2022\n \nTransmission priority is controlled by the identifier or by mailbox number (selectable).  \n\n\n\u2022\n \nA transmission request can be aborted by clearing the dedicated Transmit-Request flag of \nthe concerned message buffer.  \n\n\n\u2022\n \nAutomatic block transmission (ABT) operation mode. \n\n\n\u2022\n \nTime stamp function for CAN channels 0 to n in collaboration with timers.  \n\n\n>\n \nRelease from bus-off state by software.  \n\n\n>\n \nWake-up with integrated low-pass filter (debounce) option to prevent short glitches on CAN \nbus, through CAN receive signal toggling from CAN transceiver.  \n\n\n\u2022\n \nFor normal operation (after wake) there is a digital filter in the CAN controller.  \n\n\n>\n \nListen-only mode to monitor CAN bus.  \n\n\n>\n \nWake-up signal to both internal and external (either interrupt signal or GPIO) to initiate power \nup if needed.  \n\n\n\u2022\n \nReady to receive the first CAN message within 10ms of wake event generated by the CAN \nmaster.  \n\n\n\u2022\n \nReady to transmit the first CAN message within 50ms of wake event generated by the \nCAN master.  \n\n\n>\n \nLoop back for self-test. \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   28 \n\n\nTable 2-18: CAN Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n145 \nCAN_TX \nCAN Transmit \nOutput \nCMOS \u2013 3.3V \n\n\n143 \nCAN_RX \nCAN Receive \nInput \nCMOS \u2013 3.3V \n\n\n## 2.11.6\n##  \n## Inter-Chip Communication (I2C)  \n\n\n \n\n\n**Standard **\n**Notes **\n\n\nNXP inter-IC-bus (I2C) specification \nhttps://i2c.info/i2c-bus-specification \n\n\n \n\n\nThis general purpose I2C controller allows system expansion for I2C-based devices as defined in \nthe NXP inter-IC-bus (I2C) specification. The I2C bus supports serial device communications to \nmultiple devices. (4x I2C) The I2C controller handles clock source negotiation, speed negotiation \nfor standard and fast devices, 7-bit slave address support according to the I2C protocol and \nsupports master and slave modes of operation. \n\n\nThe I2C controller supports the following operating modes:  \n\n\n>\n \nMaster \u2013 Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus \n(Fm+, up to 1 Mbit/s). \n\n\n>\n \nSlave \u2013 Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus (Fm+, \nup to 1 Mbit/s). \n\n\nTable 2-19: I2C Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n185 \nI2C0_SCL \nGeneral I2C 0 Clock. 1.5k\n\u2126\n pull-up to 3.3V on \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n187 \nI2C0_SDA \nGeneral I2C 0 Data. 1.5k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V", "mimetype": "text/plain", "start_char_idx": 76588, "end_char_idx": 79966, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "44551892-14c9-473a-91e7-32c5b2f61bf9": {"__data__": {"id_": "44551892-14c9-473a-91e7-32c5b2f61bf9", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "05ce7c3a-d80f-4891-91db-8a44a1f69995", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "995b4af78eeef6c628e9aafd56e29d318468c90b4a2a3bc6c4797052f721756a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4fa8fbed-bc52-461c-85c1-7f88814a4899", "node_type": "1", "metadata": {}, "hash": "16cf340686260384fbe9eef73ddcdf524918f66d10c575bddf89078fe7d471a9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \nSlave \u2013 Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus (Fm+, \nup to 1 Mbit/s). \n\n\nTable 2-19: I2C Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n185 \nI2C0_SCL \nGeneral I2C 0 Clock. 1.5k\n\u2126\n pull-up to 3.3V on \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n187 \nI2C0_SDA \nGeneral I2C 0 Data. 1.5k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n189 \nI2C1_SCL \nGeneral I2C 1 Clock. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n191 \nI2C1_SDA \nGeneral I2C 1 Data. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n232 \nI2C2_SCL \nGeneral I2C 2 Clock. 2.2k\n\u2126\n pull-up to 1.8V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 1.8V \n\n\n234 \nI2C2_SDA \nGeneral I2C 2 Data. 2.2k\n\u2126\n pull-up to 1.8V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 1.8V \n\n\n213 \nCAM_I2C_SCL \nCamera I2C Clock. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n215 \nCAM_I2C_SDA \nCamera I2C Data. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   29 \n\n\n## 2.11.7\n##  \n## Inter-IC Sound (I2S) \n\n\n \n\n\n**Standard **\n\n\nInter-IC Sound (I2S) specification \n\n\n \n\n\nThe I2S controller transports streaming audio data between system memory and an audio codec. \nThe I2S controller supports I2S format, left-justified mode format, right-justified mode format, \nand DSP mode format, as defined in the Philips inter-IC-sound (I2S) bus specification. \n\n\nThe I2S and PCM (master and slave modes) interfaces support clock rates up to 24.5760 MHz. \n\n\nThe I2S controller supports point-to-point serial interfaces for the I2S digital audio streams. I2S-\ncompatible products, such as compact disc players, digital audio tape devices, digital sound \nprocessors, and those with digital TV sound may be directly connected to the I2S controller.  \n\n\nThe controller also supports the PCM and telephony mode of data-transfer. Pulse-Code-\nModulation (PCM) is a standard method used to digitize audio (particularly voice) patterns for \ntransmission over digital communication channels. The Telephony mode is used to transmit and \nreceive data to and from an external mono CODEC in a slot-based scheme of time-division \nmultiplexing (TDM). The I2S controller supports Bidirectional audio streams and can operate in \nhalf-duplex or full-duplex mode. \n\n\nFeatures: \n\n\n>\n \nBasic I2S modes to be supported (I2S, RJM, LJM, and DSP) in both master and slave modes. \n\n\n>\n \nPCM mode with short (one bit-clock wide) and long-fsync (two bit-clock wide) in both master \nand slave modes. \n\n\n>\n \nNW-mode with independent slot-selection for both transmit and receive. \n\n\n>\n \nTDM mode with flexibility in number of slots and slot(s) selection. \n\n\n>\n \nCapability to drive-out a high-z outside the prescribed slot for transmission. \n\n\n>\n \nFlow control for the external input/output stream.", "mimetype": "text/plain", "start_char_idx": 79531, "end_char_idx": 82502, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "4fa8fbed-bc52-461c-85c1-7f88814a4899": {"__data__": {"id_": "4fa8fbed-bc52-461c-85c1-7f88814a4899", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "44551892-14c9-473a-91e7-32c5b2f61bf9", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "cec04afa383b55365e069a978686e58687f87cc322e56226574835c3de4ec08b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "43bf9383-454f-48be-8303-c7de599a2c85", "node_type": "1", "metadata": {}, "hash": "184ec642dfa1d90e2155b7200952348449c79ab79b6039135bce56362af2270c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Features: \n\n\n>\n \nBasic I2S modes to be supported (I2S, RJM, LJM, and DSP) in both master and slave modes. \n\n\n>\n \nPCM mode with short (one bit-clock wide) and long-fsync (two bit-clock wide) in both master \nand slave modes. \n\n\n>\n \nNW-mode with independent slot-selection for both transmit and receive. \n\n\n>\n \nTDM mode with flexibility in number of slots and slot(s) selection. \n\n\n>\n \nCapability to drive-out a high-z outside the prescribed slot for transmission. \n\n\n>\n \nFlow control for the external input/output stream. \n\n\nTable 2-20: I2S Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n199 \nI2S0_SCLK \nI2S Audio Port 0 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n197 \nI2S0_FS \nI2S Audio Port 0 Left/Right Clock \nBidir \nCMOS \u2013 1.8V \n\n\n193 \nI2S0_DOUT \nI2S Audio Port 0 Data Out \nOutput \nCMOS \u2013 1.8V \n\n\n195 \nI2S0_DIN \nI2S Audio Port 0 Data In \nInput \nCMOS \u2013 1.8V \n\n\n226 \nI2S1_SCLK \nI2S Audio Port 1 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n224 \nI2S1_FS \nI2S Audio Port 1 Left/Right Clock \nBidir \nCMOS \u2013 1.8V \n\n\n220 \nI2S1_DOUT \nI2S Audio Port 1 Data Out \nOutput \nCMOS \u2013 1.8V \n\n\n222 \nI2S1_DIN \nI2S Audio Port 1 Data In \nInput \nCMOS \u2013 1.8V \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   30 \n\n\n## 2.11.8\n##  \n## Gigabit Ethernet \n\n\n \n\n\n**Standard **\n**Notes **\n\n\nGigabit Ethernet (GbE) \n IEEE 802.3ab \n\n\n \n\n\nThe on-module Ethernet controller supports: \n\n\n>\n \n10/100/1000 Gigabit Ethernet  \n\n\n>\n \nIEEE 802.3u Media Access Controller (MAC) \n\n\nTable 2-21: Gigabit Ethernet Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n184 \nGBE_MDI0_N \nGbE Transformer Data 0\u2013 \nBidir \nMDI \n\n\n186 \nGBE_MDI0_P \nGbE Transformer Data 0+ \nBidir \nMDI \n\n\n190 \nGBE_MDI1_N \nGbE Transformer Data 1\u2013 \nBidir \nMDI \n\n\n192 \nGBE_MDI1_P \nGbE Transformer Data 1+ \nBidir \nMDI \n\n\n196 \nGBE_MDI2_N \nGbE Transformer Data 2\u2013 \nBidir \nMDI \n\n\n198 \nGBE_MDI2_P \nGbE Transformer Data 2+ \nBidir \nMDI \n\n\n202 \nGBE_MDI3_N \nGbE Transformer Data 3\u2013 \nBidir \nMDI \n\n\n204 \nGBE_MDI3_P \nGbE Transformer Data 3+ \nBidir \nMDI \n\n\n188 \nGBE_LED_LINK \nEthernet Link LED (Green) \nOutput \n - \n\n\n194 \nGBE_LED_ACT \nEthernet Activity LED (Yellow) \nOutput \n - \n\n\n## 2.11.9\n##  \n## Fan \n\n\nThe Jetson Orin NX includes a Pulse Width Modulator (PWM) and Tachometer functionality to \nenable fan control as part of a thermal solution. The PWM controller is a frequency divider with a \nvarying pulse width. The PWM runs off a device clock programmed in the Clock and Reset \ncontroller and can be any frequency up to the device clock maximum speed of 48 MHz. The PWM \ngets divided by 256 before being subdivided based on a programmable value. \n\n\n## 2.11.10\n##  \n## Pulse Width Modulator (PWM)", "mimetype": "text/plain", "start_char_idx": 81983, "end_char_idx": 84712, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "43bf9383-454f-48be-8303-c7de599a2c85": {"__data__": {"id_": "43bf9383-454f-48be-8303-c7de599a2c85", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4fa8fbed-bc52-461c-85c1-7f88814a4899", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "1972ae8f6eb7986b931c8704065d2779acf6e4d228885c20338b92335d87fd0f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1ab1c961-d591-48e2-8856-cd02a762a664", "node_type": "1", "metadata": {}, "hash": "41a86ea96a2a2c81009db90dbf7b3ab099afedb97befcb48a3636678579190a5", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "204 \nGBE_MDI3_P \nGbE Transformer Data 3+ \nBidir \nMDI \n\n\n188 \nGBE_LED_LINK \nEthernet Link LED (Green) \nOutput \n - \n\n\n194 \nGBE_LED_ACT \nEthernet Activity LED (Yellow) \nOutput \n - \n\n\n## 2.11.9\n##  \n## Fan \n\n\nThe Jetson Orin NX includes a Pulse Width Modulator (PWM) and Tachometer functionality to \nenable fan control as part of a thermal solution. The PWM controller is a frequency divider with a \nvarying pulse width. The PWM runs off a device clock programmed in the Clock and Reset \ncontroller and can be any frequency up to the device clock maximum speed of 48 MHz. The PWM \ngets divided by 256 before being subdivided based on a programmable value. \n\n\n## 2.11.10\n##  \n## Pulse Width Modulator (PWM) \n\n\nThe Jetson Orin NX has four PWM outputs. Each PWM output is based on a frequency divider \nwhose pulse width varies. Each has a programmable frequency divider and a programmable pulse \nwidth generator. The PWM controller supports one PWM output for each of its four instances. \nEach instance is allocated a 64 KB independent address space. \n\n\nFrequency division is a 13-bit programmable value, and pulse division is an 8-bit value. The PWM \ncan run at a maximum frequency of up to 408 MHz. The PWM controller can source its clock from \neither CLK_M or PLLP. CLK_M (19.2 MHz) is derived from the OSC clock (38.4 MHz). PLLP \noperates at 408 MHz. \n\n\nThe PWM clock frequency is divided by 256 before subdividing it based on the programmable \nfrequency division value to generate the required frequency for the PWM output. The maximum \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   31 \n\n\noutput frequency that can be achieved from this configuration is 408 MHz/256 = 1.6 MHz. This \n1.6 MHz frequency can be further divided using the frequency divisor in PWM. \n\n\nThe OSC clock is the primary/default source for the PWM IP clock. For higher PWM output \nfrequency requirements, PLLP is the clock source (up to 408 MHz). \n\n\nTable 2-22: PWM Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n206 \nGPIO07 \nPulse Width Modulator or GPIO #7  \nBidir  \nCMOS \u2013 1.8V \n\n\n218 \nGPIO12 \nPulse Width Modulator or GPIO #12  \nBidir  \nCMOS \u2013 1.8V \n\n\n228 \nGPIO13 \nPulse Width Modulator or GPIO #13  \nBidir \nCMOS \u2013 1.8V \n\n\n230 \nGPIO14 \nPulse Width Modulator or GPIO #14  \nBidir \nCMOS \u2013 1.8V \n\n\n# 2.12\n#  \n# Deep Learning Accelerator (DLA) \n\n\nThe DLA is a fixed function engine used to accelerate inference operations on convolutional      \nneural networks (CNNs). Jetson Orin NX implements the second generation of NVIDIA\u2019s DLA \narchitecture. The DLA supports accelerating CNN layers such as convolution, deconvolution, \nactivation, pooling, local response normalization, and fully connected layers. \n\n\nSpecific optimizations include: \n\n\n>\n \nStructured Sparsity. \n\n\n>\n \nDepth-wise Convolution capability. \n\n\n>\n \nA dedicated Hardware Scheduler to maximize efficiency. \n\n\nDLA hardware is comprised of the following components: \n\n\n1.\n \nConvolution Core \u2013 optimized high-performance convolution engine. \nConvolution operations work on two sets of data: one set of offline-trained \u201cweights\u201d (which \nremain constant between each run of inference), and one set of input \u201cfeature\u201d data (which \nvaries with the network\u2019s input). The convolutional engine exposes parameters to map many \nvaried sizes of convolutions onto the hardware with high efficiency.", "mimetype": "text/plain", "start_char_idx": 84011, "end_char_idx": 87433, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "1ab1c961-d591-48e2-8856-cd02a762a664": {"__data__": {"id_": "1ab1c961-d591-48e2-8856-cd02a762a664", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "43bf9383-454f-48be-8303-c7de599a2c85", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "e84b7bf06fe567bb9f3683403c1525701e1c409e058590c53180ac02950cb42f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "caa1a340-2f4c-4d9a-a5d8-07abd7fdefdd", "node_type": "1", "metadata": {}, "hash": "e9ba9305c5fed412b6d2e350efa80b5874003d3a328232211d69159e03aa7240", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Specific optimizations include: \n\n\n>\n \nStructured Sparsity. \n\n\n>\n \nDepth-wise Convolution capability. \n\n\n>\n \nA dedicated Hardware Scheduler to maximize efficiency. \n\n\nDLA hardware is comprised of the following components: \n\n\n1.\n \nConvolution Core \u2013 optimized high-performance convolution engine. \nConvolution operations work on two sets of data: one set of offline-trained \u201cweights\u201d (which \nremain constant between each run of inference), and one set of input \u201cfeature\u201d data (which \nvaries with the network\u2019s input). The convolutional engine exposes parameters to map many \nvaried sizes of convolutions onto the hardware with high efficiency. \n\n\n2.\n \nSingle Data Point Processor \u2013 single-point lookup engine for activation functions. \nThe Single Data Point Processor (SDP) allows for the application of both linear and non-linear \nfunctions onto individual data points. This is commonly used immediately after convolution in \nCNN systems. The SDP has a lookup table to implement non-linear functions, or for linear \nfunctions it supports simple bias and scaling. This combination can support most common \nactivation functions, as well as other element-wise operations, including ReLU, PReLU, \nprecision scaling, batch normalization, bias addition, or other complex non-linear functions, \nsuch as a sigmoid or a hyperbolic tangent. \n\n\n3.\n \nPlanar Data Processor \u2013 planar averaging engine for pooling. \nThe Planar Data Processor (PDP) supports specific spatial operations that are common in CNN \napplications. It is configurable at runtime to support different pool group sizes, and supports \nthree pooling functions: maximum-pooling, minimum-pooling, and average-pooling. \n\n\n4.\n \nCross-Channel Data Processor \u2013 multi-channel averaging engine for advanced normalization \nfunctions. \nThe Cross-channel Data Processor (CDP) is a specialized unit built to apply the local response \n\n\nFunctional Description \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   32 \n\n\nnormalization (LRN) function \u2013 a special normalization function that operates on channel \ndimensions, as opposed to the spatial dimensions. \n\n\n5.\n \nData Reshape Engines \u2013 memory-to-memory transformation acceleration for tensor reshape \nand copy operations. The data reshape engine performs data format transformations (e.g., \nsplitting or slicing, merging, contraction, reshape-transpose). Data in memory often needs to \nbe reconfigured or reshaped in the process of performing inferencing on a convolutional \nnetwork. For example, slice operations may be used to separate out distinctive features or \nspatial regions of an image, while reshape-transpose operations (common in deconvolutional \nnetworks) create output data with larger dimensions than the input dataset. \n\n\n6.\n \nBridge DMA \u2013 accelerated path to move data between two non-connected memory systems. \nThe bridge DMA (BDMA) module provides a data copy engine to move data between the \nsystem DRAM and the dedicated memory interface. \n\n\n# 2.13\n#  \n# Programmable Vision Accelerator (PVA) \n\n\nThe Programmable Vision Accelerator (PVA) V.2 is an application-specific instruction vector \nprocessor that implements some of the common filter loops and other common computer vision \nalgorithms such as Harris corners, stereo disparity, and more. Each PVA cluster consists of a \nCortex-R5 core along with two dedicated vector processing units, each with its own memory and \nDMA. The PVA can be programmed to perform several pre-defined functions using the NVIDIA \nVision Programming Interface (VPI) software library. \n\n\n \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   33 \n\n\n# Chapter 3.\n#  \n# Power and System Management \n\n\nSee the \n*Jetson Orin NX Series Product Design Guide*\n for details on connecting to each of the \ninterfaces. \n\n\nTable 3-1: Power and System Control Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n251 \n\n\n252 \n\n\n253 \n\n\n254 \n\n\n255 \n\n\n256 \n\n\n257 \n\n\n258 \n\n\n259 \n\n\n260 \n\n\nVDD_IN \nMain power \u2013 Supplies PMIC and other registers. \n\n\n \n\n\nMAXN_SUPER at 40W for Jetson Orin NX requires \nminimum 8.0V to the VDD_IN. \n\n\nInput \n5V to 20V", "mimetype": "text/plain", "start_char_idx": 86791, "end_char_idx": 90956, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "caa1a340-2f4c-4d9a-a5d8-07abd7fdefdd": {"__data__": {"id_": "caa1a340-2f4c-4d9a-a5d8-07abd7fdefdd", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1ab1c961-d591-48e2-8856-cd02a762a664", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "fadf49efe5a82469babfef07179e7d38269539fb2c8a7a396ad111ad6cf833a6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "76cf2a5a-7a9c-4461-8ea5-cf2f9b132fcd", "node_type": "1", "metadata": {}, "hash": "59e14fc12a89ef5fa3f31771f2f5b370c6cfe6d985f8f5361b1e9c43d420dc41", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "NVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   33 \n\n\n# Chapter 3.\n#  \n# Power and System Management \n\n\nSee the \n*Jetson Orin NX Series Product Design Guide*\n for details on connecting to each of the \ninterfaces. \n\n\nTable 3-1: Power and System Control Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n251 \n\n\n252 \n\n\n253 \n\n\n254 \n\n\n255 \n\n\n256 \n\n\n257 \n\n\n258 \n\n\n259 \n\n\n260 \n\n\nVDD_IN \nMain power \u2013 Supplies PMIC and other registers. \n\n\n \n\n\nMAXN_SUPER at 40W for Jetson Orin NX requires \nminimum 8.0V to the VDD_IN. \n\n\nInput \n5V to 20V \n\n\n235 \nPMIC_BBAT \nReal Time Clock. Optionally used to provide back-up \npower for the RTC in the Power Sequencer. Connects \nto a Lithium Cell or similar power source. The cell \nsources power for the RTC when system is \ndisconnected from power. \n\n\nInput \n1.85V to \n5.5V \n\n\n214 \nFORCE_RECOVERY* \nForce Recovery strap pin. Held low when SYS_RESET* \ngoes high (i.e., during power-on) places system in USB \nrecovery mode. 10k\n\u2126\n pull-up to 1.8V on the module. \n\n\nInput \nCMOS \u2013 \n1.8V \n\n\n240 \nSLEEP/WAKE* \nConfigured as GPIO for optional use to indicate the \nsystem should enter or exit sleep mode. \n\n\nInput \nCMOS \u2013 \n5.0V \n\n\n233 \nSHUTDOWN_REQ* \nWhen driven/pulled low by the module, requests the \ncarrier board to shut down. ~5k\n\u2126\n pull-up to VDD_IN on \nthe module. \n\n\nOutput \nOpen Drain, \nVDD_IN \n\n\n237 \nPOWER_EN \nSignal for module on/off: high level on, low level off. \nConnects to module Power Sequencer/PMIC EN0 \nthrough converter logic. POWER_EN is routed to a \nSchmitt trigger buffer on the module. A 100k\n\u2126\n \npulldown is also on the module. \n\n\nInput \nAnalog 5.0V \n\n\n239 \nSYS_RESET* \nModule Reset. Reset to the module when driven low by \nthe carrier board. Used as carrier board supply enable \nwhen driven high by the module when module power \nsequence is complete. Used to ensure proper power \n\n\nBidir \nOpen Drain, \n1.8V \n\n\nPower and System Management \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   34 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\non/off sequencing between module and carrier board \nsupplies. 10k\n\u2126\n pull-up to VDD_1V8 on the module. \n\n\n178 \nMOD_SLEEP* \nModule Sleep. When active (low), indicates module has \ngone to Sleep (SC7) mode. \n\n\nOutput \nCMOS \u2013 \n1.8V \n\n\n210 \nCLK_32K_OUT \nSleep/Suspend clock. 2.2k\n\u2126\n pull-up to VDD_1V8 on the \nmodule. If used on the carrier board, a buffer should be \nimplemented close to the module pin. If not used, leave \nNC. \n\n\nOutput \nCMOS \u2013 \n1.8V \n\n\n217 \nMODULE_ID \nWhen tied to GND, the module is a legacy type \nsupporting only 5V on VDD_IN. \nWhen floating, the module is an advanced type \nsupporting 5V to 20V on VDD_IN. \n\n\n- \nStrap \n\n\n# 3.1\n#  \n# Power Rails  \n\n\nVDD_IN must be supplied by the carrier board that the Jetson Orin NX is designed to connect to. \nAll Jetson Orin NX interfaces are referenced to on-module voltage rails and no I/O voltage is \nrequired to be supplied to the module. See the \n*Jetson Orin NX Series Product Design Guide*\n for \ndetails of connecting to each of the interfaces. \n\n\n# 3.2\n#  \n# Power Domains/Islands", "mimetype": "text/plain", "start_char_idx": 90356, "end_char_idx": 93510, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "76cf2a5a-7a9c-4461-8ea5-cf2f9b132fcd": {"__data__": {"id_": "76cf2a5a-7a9c-4461-8ea5-cf2f9b132fcd", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "caa1a340-2f4c-4d9a-a5d8-07abd7fdefdd", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "49c5810ed2918269448b9c258e15140b8bc526ceeb48b0616c33d337947493ff", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "7360c2ce-d733-4bf9-b9c3-c23167216568", "node_type": "1", "metadata": {}, "hash": "0f1fae4d6454690bf70a79c45862c2b0878988cdc9e74e94304e7b71406a23bb", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Output \nCMOS \u2013 \n1.8V \n\n\n217 \nMODULE_ID \nWhen tied to GND, the module is a legacy type \nsupporting only 5V on VDD_IN. \nWhen floating, the module is an advanced type \nsupporting 5V to 20V on VDD_IN. \n\n\n- \nStrap \n\n\n# 3.1\n#  \n# Power Rails  \n\n\nVDD_IN must be supplied by the carrier board that the Jetson Orin NX is designed to connect to. \nAll Jetson Orin NX interfaces are referenced to on-module voltage rails and no I/O voltage is \nrequired to be supplied to the module. See the \n*Jetson Orin NX Series Product Design Guide*\n for \ndetails of connecting to each of the interfaces. \n\n\n# 3.2\n#  \n# Power Domains/Islands  \n\n\nJetson Orin NX has a single three-channel INA that can measure power of CPU_GPU_CV \ncombined rail, Core, and module input power. \n\n\n# 3.3\n#  \n# Power Management Controller (PMC) \n\n\nThe PMC power management features enable both high speed operation and very low-power \nstandby states. The PMC primarily controls voltage transitions for the SoC as it transitions \nto/from different low power modes; it also acts as a target receiving dedicated power/clock \nrequest signals as well as wake events from various sources (e.g., SPI, I2C, RTC, USB) which can \nwake the system from deep sleep state. The PMC enables aggressive power-gating capabilities on \nidle modules and integrates specific logic to maintain defined states and control power domains \nduring sleep and deep sleep modes.  \n\n\n# 3.4\n#  \n# Resets \n\n\nIf reset is asserted, the Jetson Orin NX SoC and onboard storage will be reset. This signal is also \nused for baseboard power sequencing. \n\n\nPower and System Management \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   35 \n\n\n# 3.5\n#  \n# PMIC_BBAT  \n\n\nAn optional back up battery can be attached to the PMIC_BBAT module input to maintain the \nmodule real-time clock (RTC) when VIN is not present. Batteries can be used to power the pin, but \ncharging is not supported. This pin is connected directly to the onboard PMIC. RTC accuracy is -\n11 ~ +20 seconds/day. \n\n\nTable 3-2: PMIC_BBAT Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n235 \nPMIC_BBAT \nReal Time Clock. Optionally used to provide back-up power \nfor the RTC in the Power Sequencer. Connects to a Lithium \nCell or similar power source. The cell sources power for the \nRTC when system is disconnected from power. Power \nconsumption on battery backup operation is 12 to 50\n\u03bc\nA. \n\n\nInput \n1.85V to \n5.5V \n\n\n# 3.6\n#  \n# Power Sequencing \n\n\nThe Jetson Orin NX is required to be powered on and off in a known sequence. Sequencing is \ndetermined through a set of control signals; the SYS_RESET* signal (when deasserted) is used to \nindicate when the carrier board can power on. The following sections provide an overview of the \npower sequencing steps between the carrier board and Jetson Orin NX. Refer to the \n*Jetson Orin *\n*NX Series Product Design Guide*\n for system level details on the application of power, power \nsequencing, and monitoring. The Jetson Orin NX and the product carrier board must be power \nsequenced properly to avoid potential damage to components on either the module or the carrier \nboard system. \n\n\n## 3.6.1\n##  \n## Power Up  \n\n\nDuring power up, the carrier board must wait until the signal SYS_RESET* is deasserted from the \nJetson module before enabling its power; the Jetson module deasserts the SYS_RESET* signal to \nenable the complete system to boot. \n\n\n \n\n\n \n**Note:**\n I/O pins cannot be high (>0.5V) before SYS_RESET* goes high. When SYS_RESET* is \nlow, the maximum voltage applied to any I/O pin is 0.5V. \n\n\n## 3.6.2\n##  \n## Power Down", "mimetype": "text/plain", "start_char_idx": 92894, "end_char_idx": 96522, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "7360c2ce-d733-4bf9-b9c3-c23167216568": {"__data__": {"id_": "7360c2ce-d733-4bf9-b9c3-c23167216568", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "76cf2a5a-7a9c-4461-8ea5-cf2f9b132fcd", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5d9ea2a562a58e64caa1d40c921b8fde6217dc200c4e484f476bf52f380e5863", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a324e9de-b739-4e52-b3d4-714eae9c5a92", "node_type": "1", "metadata": {}, "hash": "5dcf5f89402b3e46d31673fc7038f27c3fa2786badc065a9a69de87ee0aec377", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## 3.6.1\n##  \n## Power Up  \n\n\nDuring power up, the carrier board must wait until the signal SYS_RESET* is deasserted from the \nJetson module before enabling its power; the Jetson module deasserts the SYS_RESET* signal to \nenable the complete system to boot. \n\n\n \n\n\n \n**Note:**\n I/O pins cannot be high (>0.5V) before SYS_RESET* goes high. When SYS_RESET* is \nlow, the maximum voltage applied to any I/O pin is 0.5V. \n\n\n## 3.6.2\n##  \n## Power Down  \n\n\nShutdown events can be triggered by either the module or the baseboard, but the shutdown \nevent will always be serviced by the baseboard. To do so, the baseboard deasserts POWER_EN, \nwhich begins the shutdown power sequence on the module. If the module needs to request a \nshutdown event in the case of thermal, software, or under-voltage events, it will assert \nSHUTDOWN_REQ*. When the baseboard sees low SHUTDOWN_REQ*, it should deassert \nPOWER_EN as soon as possible. \n\n\nPower and System Management \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   36 \n\n\nOnce POWER_EN is deasserted, the module asserts SYS_RESET*, and the baseboard may shut \ndown. SoC 3.3V I/O must reach 0.5V or lower at most 1.5ms after SYS_RESET* is asserted. SoC \n1.8V I/O must reach 0.5V or lower at most 4ms after SYS_RESET* is asserted. \n\n\n# 3.7\n#  \n# Power States  \n\n\nThe Jetson Orin NX operates in three main power modes: OFF, ON, and SLEEP. The module \ntransitions between these states are based on various events from hardware or software. The \nfigure below shows the transitions between these three states. \n\n\nFigure 3-1:  Power State Transition Diagram \n\n\n**OFF**\n**ON**\n**SLEEP**\n\n\n**ON**\n\n\n**EVENT**\n\n\n**OFF**\n\n\n**EVENT**\n\n\n**WAKE**\n\n\n**EVENT**\n\n\n**SLEEP**\n\n\n**EVENT**\n\n\n \n\n\n \n\n\n## 3.7.1\n##  \n## ON State \n\n\nThe ON power state is entered from either OFF or SLEEP states. In this state, the Jetson Orin NX \nmodule is fully functional and operates normally. An ON event must occur for a transition \nbetween OFF and ON states. The only ON EVENT currently used is a low to high transition on the \nPOWER_EN pin. This must occur with VDD_IN connected to a power rail and POWER_EN is \nasserted (at a logic1). The POWER_EN control is the carrier board indication to the Jetson module \nthat the VDD_IN power is good. The carrier board should assert this high only when VDD_IN has \nreached its required voltage level and is stable. This prevents the Jetson Orin NX Module from \npowering up until the VDD_IN power is stable. \n\n\n## 3.7.2\n##  \n## OFF State \n\n\nThe OFF state is the default state when the system is not powered. It can only be entered from \nthe ON state, through an OFF event. OFF events are listed in the table below. \n\n\nTable 3-3: OFF State Events \n\n\n**Event **\n**Details **\n**Preconditions **\n\n\nHW Shutdown \nSet POWER_EN pin to zero for at least 10 \n\u00b5\ns, the internal \nPMIC starts the shutdown sequence. \n\n\nIn ON State  \n\n\nSW Shutdown \nSoftware initiated shutdown  \nON state, software \noperational \n\n\nPower and System Management \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   37 \n\n\n**Event **\n**Details **\n**Preconditions **\n\n\nThermal Shutdown \nIf the internal temperature of the Jetson Orin NX module \nreaches an unsafe temperature, the hardware is designed to \ninitiate a shutdown. \n\n\nAny power state \n\n\n \n\n\n \n**Note:**\n HW shutdown, SW shutdown, and Thermal shutdown all assert SHUTDOWN_REQ* \nlow. System on Module does not initiate power supply shutdown sequence until POWER_EN \nis deasserted. \n\n\n## 3.7.3\n##  \n## SLEEP State", "mimetype": "text/plain", "start_char_idx": 96076, "end_char_idx": 99602, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a324e9de-b739-4e52-b3d4-714eae9c5a92": {"__data__": {"id_": "a324e9de-b739-4e52-b3d4-714eae9c5a92", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "7360c2ce-d733-4bf9-b9c3-c23167216568", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "3acb2e8af6f85c70a644895e7b23c2496d975e49ec6ca2a18bae9274466ea12b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c3eea456-3132-49a0-af3e-fa4500ae2a0b", "node_type": "1", "metadata": {}, "hash": "b5d0b1ac4e49cd45e21eebcff95c238b3abac65e0e1762315b990eca961226e6", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "In ON State  \n\n\nSW Shutdown \nSoftware initiated shutdown  \nON state, software \noperational \n\n\nPower and System Management \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   37 \n\n\n**Event **\n**Details **\n**Preconditions **\n\n\nThermal Shutdown \nIf the internal temperature of the Jetson Orin NX module \nreaches an unsafe temperature, the hardware is designed to \ninitiate a shutdown. \n\n\nAny power state \n\n\n \n\n\n \n**Note:**\n HW shutdown, SW shutdown, and Thermal shutdown all assert SHUTDOWN_REQ* \nlow. System on Module does not initiate power supply shutdown sequence until POWER_EN \nis deasserted. \n\n\n## 3.7.3\n##  \n## SLEEP State \n\n\nThe SLEEP state can only be entered from the ON state. This state allows the module to quickly \nresume to an operational state without performing a full boot sequence. The SLEEP state also \nincludes a low power mode SC7 (deep sleep) where the module operates only with enough \ncircuitry powered to allow the device to resume and re-enter the ON state. During this state the \noutput signals from the module are maintained at their logic level prior to entering the state (i.e., \nthey do not change to a 0V level). To exit the SLEEP state a WAKE event must occur; WAKE \nevents can occur from within the module or from external devices through various pins on the \nmodule connector. \n\n\nTable 3-4: SLEEP and WAKE Events \n\n\n**Event **\n**Details **\n\n\nThermal Condition \nIf the module internal temperature exceeds programmed hot and cold limits the system \nis forced to wake up, so it can report and take appropriate action (shut down for \nexample). \n\n\nUSB VBUS detection \nIf VBUS is applied to the system (USB cable attached) then the device can be configured \nto Wake and enumerate. \n\n\nModule connector \nInterface WAKE signals \n\n\nProgrammable signals on the module connector. \n\n\n# 3.8\n#  \n# Thermal and Power Monitoring \n\n\nThe Jetson Orin NX is designed to operate under various workloads and environmental conditions. \nIt has been designed so that an active or passive heat sink solution can be attached. The module \ncontains various methods through hardware and software to limit the internal temperature to \nwithin operating limits. See the Jetson Orin NX Series Thermal Design Guide for more details. \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   38 \n\n\n# Chapter 4.\n#  \n# Pin Definitions \n\n\nThe function(s) for each pin on the module is fixed to a single Special-Function I/O (SFIO) or \nsoftware-controlled General Purpose I/O (GPIO). The Jetson Orin NX has multiple dedicated \nGPIOs, and each GPIO is individually configurable as Output/Input/Interrupt sources with \nlevel/edge controls. SFIO and GPIO functionality is configured using Multi-Purpose I/O (MPIO) \npads with each MPIO pad consisting of: \n\n\n>\n \nAn output driver with tristate capability, drive strength controls and push-pull mode, open-\ndrain mode, or both. \n\n\n>\n \nAn input receiver with either Schmitt mode, CMOS mode, or both. \n\n\n>\n \nA weak pull-up and a weak pull-down. \n\n\nMPIO pads are partitioned into multiple pad control groups with controls being configured for the \ngroup. During normal operation, these per-pad controls are driven by the pinmux controller \nregisters. During deep sleep, the PMC bypasses and then resets the pinmux controller registers. \nSoftware reprograms these registers as necessary after returning from deep sleep. \n\n\nRefer to the \n*Jetson Orin NX Series Product Design Guide *\nand the\n* Pinmux Spreadsheet*\n for more \ninformation. \n\n\n# 4.1\n#  \n# Power-on Reset Behavior  \n\n\nEach MPIO pad has a deterministic power-on reset (PoR) state. The reset state for each pad is \nchosen to minimize the need of additional on-board components; for example, on-chip weak pull-\nups are enabled during PoR for pads which are usually used to drive active-low chip selects \neliminating the need for additional pull-up resistors. \n\n\nThe following list is a simplified description of the Jetson Orin NX boot process focusing on those \naspects which relate to the MPIO pins: \n\n\n>\n \nSystem-level hardware executes the power-up sequence. This sequence ends when system-\nlevel hardware releases SYS_RESET_N.", "mimetype": "text/plain", "start_char_idx": 98951, "end_char_idx": 103120, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c3eea456-3132-49a0-af3e-fa4500ae2a0b": {"__data__": {"id_": "c3eea456-3132-49a0-af3e-fa4500ae2a0b", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a324e9de-b739-4e52-b3d4-714eae9c5a92", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "0d4ef823ae66ce9cd37ceffc0d5e8f58182d86daad14890c85a246991e750d7a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c42e13ec-a3d2-4e87-a28e-1279333c93a6", "node_type": "1", "metadata": {}, "hash": "79c77b5d1f03f57ac46cbd83d995deb5046d5cdaeeab9576694831129f6b4ff5", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Refer to the \n*Jetson Orin NX Series Product Design Guide *\nand the\n* Pinmux Spreadsheet*\n for more \ninformation. \n\n\n# 4.1\n#  \n# Power-on Reset Behavior  \n\n\nEach MPIO pad has a deterministic power-on reset (PoR) state. The reset state for each pad is \nchosen to minimize the need of additional on-board components; for example, on-chip weak pull-\nups are enabled during PoR for pads which are usually used to drive active-low chip selects \neliminating the need for additional pull-up resistors. \n\n\nThe following list is a simplified description of the Jetson Orin NX boot process focusing on those \naspects which relate to the MPIO pins: \n\n\n>\n \nSystem-level hardware executes the power-up sequence. This sequence ends when system-\nlevel hardware releases SYS_RESET_N. \n\n\n>\n \nThe Boot ROM begins executing and programs the on-chip I/O controllers to access the \nsecondary boot device (QSPI). \n\n\n>\n \nThe Boot ROM fetches the Boot Configuration Table (BCT) and boot loader from the \nsecondary boot device. \n\n\n>\n \nIf the BCT and boot loader are fetched successfully, the Boot ROM transfers control to the \nboot loader. \n\n\n>\n \nOtherwise, the Boot ROM enters USB recovery mode. \n\n\nPin Definitions \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   39 \n\n\n# 4.2\n#  \n# Sleep Behavior  \n\n\nSleep is an ultra-low-power standby state in which the module maintains much of its I/O state \nwhile most of the chip is powered off. During deep sleep most of the pads are put in a state called \nDeep Power Down (DPD). The sequence for entering DPD is same across pads. \n\n\nMPIO pads can vary during deep sleep. They differ regarding: \n\n\n>\n \nInput buffer behavior during deep sleep \n\n\n\u2022\n \nForcibly disabled OR \n\n\n\u2022\n \nEnabled for use as a GPIO wake event, OR \n\n\n\u2022\n \nEnabled for some other purpose (e.g., a clock request pin) \n\n\n>\n \nOutput buffer behavior during deep sleep \n\n\n\u2022\n \nMaintain a static programmable (0, 1, or tristate) constant value OR \n\n\n\u2022\n \nCapable of changing state (i.e., dynamic while the chip is still in deep sleep) \n\n\n>\n \nWeak pull-up/pull-down behavior during deep sleep \n\n\n\u2022\n \nForcibly disabled OR \n\n\n\u2022\n \nCan be configured \n\n\n>\n \nPads that do not enter deep sleep \n\n\n\u2022\n \nSome of the pads whose outputs are dynamic during deep sleep are of special type and \nthey do not enter deep sleep. \n\n\n# 4.3\n#  \n# GPIO  \n\n\nThe Jetson Orin NX has multiple dedicated GPIOs. Each GPIO can be individually configurable as \nan Output, Input, or Interrupt source with level/edge controls. The pins listed in the following \ntable are dedicated GPIOs; some with alternate SFIO functionality. Many other pins not included \nin this list are capable of being configured as GPIOs instead of the SFIO functionality the pin \nname suggests (e.g., UART, SPI, I2S, etc.). All pins that can support GPIO functionality have this \nexposed in the Pinmux. \n\n\nTable 4-1: GPIO Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n87 \nGPIO00 \nGPIO #0 or USB 0 VBUS Enable #0 \nBidir \nCMOS \u2013 1.8V \n\n\n118 \nGPIO01 \nGPIO #1 or Generic Clock \nBidir \nCMOS \u2013 1.8V \n\n\n124 \nGPIO02 \nGPIO #2 \nBidir \nCMOS \u2013 1.8V \n\n\n126 \nGPIO03 \nGPIO #3 \nBidir \nCMOS \u2013 1.8V \n\n\n127 \nGPIO04 \nGPIO #4 \nBidir \nCMOS \u2013 1.8V \n\n\n128 \nGPIO05 \nGPIO #5 \nBidir \nCMOS \u2013 1.8V \n\n\n130 \nGPIO06 \nGPIO #6 \nBidir \nCMOS \u2013 1.8V \n\n\n206 \nGPIO07 \nGPIO #7 or Pulse Width Modulator \nBidir  \nCMOS \u2013 1.8V \n\n\n208 \nGPIO08 \nGPIO #8 or Fan Tachometer \nBidir \nCMOS \u2013 1.8V", "mimetype": "text/plain", "start_char_idx": 102353, "end_char_idx": 105791, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c42e13ec-a3d2-4e87-a28e-1279333c93a6": {"__data__": {"id_": "c42e13ec-a3d2-4e87-a28e-1279333c93a6", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c3eea456-3132-49a0-af3e-fa4500ae2a0b", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "68fbb878a92e910903c233e6e77e509ed9d4f20fc8d63690dfbe693f6744c14a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6a233deb-580e-4fc2-88ae-8134ad0a82dc", "node_type": "1", "metadata": {}, "hash": "b56138d4e947309cdaf525e5330c02081d6d8b7a6f0df41d64cecbe754d93afc", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "118 \nGPIO01 \nGPIO #1 or Generic Clock \nBidir \nCMOS \u2013 1.8V \n\n\n124 \nGPIO02 \nGPIO #2 \nBidir \nCMOS \u2013 1.8V \n\n\n126 \nGPIO03 \nGPIO #3 \nBidir \nCMOS \u2013 1.8V \n\n\n127 \nGPIO04 \nGPIO #4 \nBidir \nCMOS \u2013 1.8V \n\n\n128 \nGPIO05 \nGPIO #5 \nBidir \nCMOS \u2013 1.8V \n\n\n130 \nGPIO06 \nGPIO #6 \nBidir \nCMOS \u2013 1.8V \n\n\n206 \nGPIO07 \nGPIO #7 or Pulse Width Modulator \nBidir  \nCMOS \u2013 1.8V \n\n\n208 \nGPIO08 \nGPIO #8 or Fan Tachometer \nBidir \nCMOS \u2013 1.8V \n\n\n211 \nGPIO09 \nGPIO #9 or Audio Codec Master Clock \nBidir \nCMOS \u2013 1.8V \n\n\nPin Definitions \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   40 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n212 \nGPIO10 \nGPIO #10 \nBidir \nCMOS \u2013 1.8V \n\n\n216 \nGPIO11 \nGPIO #11 or Generic Clock \nBidir \nCMOS \u2013 1.8V \n\n\n218 \nGPIO12 \nGPIO #12 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n228 \nGPIO13 \nGPIO #13 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n230 \nGPIO14 \nGPIO #14 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n# 4.4\n#  \n# Pin List \n\n\n \n\n\n \n**Note:**\n For cell shading, light green indicates ground; light blue indicates Jetson Orin NX \nspecific functionality. \n\n\n \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\n**Pin # **\n**Top Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\nGND \nGND \n1 \n \n2 \nGND \nGND \n\n\nCSI1_D0_N \nCSI1_D0_N \n3 \n \n4 \nCSI0_D0_N \nCSI0_D0_N \n\n\nCSI1_D0_P \nCSI1_D0_P \n5 \n \n6 \nCSI0_D0_P \nCSI0_D0_P \n\n\nGND \nGND \n7 \n \n8 \nGND \nGND \n\n\nCSI1_CLK_N \nCSI1_CLK_N \n9 \n \n10 \nCSI0_CLK_N \nCSI0_CLK_N \n\n\nCSI1_CLK_P \nCSI1_CLK_P \n11 \n \n12 \nCSI0_CLK_P \nCSI0_CLK_P \n\n\nGND \nGND \n13 \n \n14 \nGND \nGND \n\n\nCSI1_D1_N \nCSI1_D1_N \n15 \n \n16 \nCSI0_D1_N \nCSI0_D1_N \n\n\nCSI1_D1_P \nCSI1_D1_P \n17 \n \n18 \nCSI0_D1_P \nCSI0_D1_P \n\n\nGND \nGND \n19 \n \n20 \nGND \nGND \n\n\nCSI3_D0_N \nCSI3_D0_N \n21 \n \n22 \nCSI2_D0_N \nCSI2_D0_N \n\n\nCSI3_D0_P \nCSI3_D0_P \n23 \n \n24 \nCSI2_D0_P \nCSI2_D0_P \n\n\nGND \nGND \n25 \n \n26 \nGND \nGND \n\n\nCSI3_CLK_N \nCSI3_CLK_N \n27 \n \n28 \nCSI2_CLK_N \nCSI2_CLK_N \n\n\nCSI3_CLK_P \nCSI3_CLK_P \n29 \n \n30 \nCSI2_CLK_P \nCSI2_CLK_P \n\n\nGND \nGND \n31 \n \n32 \nGND \nGND \n\n\nCSI3_D1_N \nCSI3_D1_N \n33 \n \n34 \nCSI2_D1_N \nCSI2_D1_N \n\n\nCSI3_D1_P \nCSI3_D1_P \n35 \n \n36 \nCSI2_D1_P \nCSI2_D1_P \n\n\nGND \nGND \n37 \n \n38 \nGND \nGND", "mimetype": "text/plain", "start_char_idx": 105382, "end_char_idx": 107629, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6a233deb-580e-4fc2-88ae-8134ad0a82dc": {"__data__": {"id_": "6a233deb-580e-4fc2-88ae-8134ad0a82dc", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c42e13ec-a3d2-4e87-a28e-1279333c93a6", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "65e695c92141badfd9a08b73396b18544efd971e9747141aa70cc1732131a0ee", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "29658502-4ca0-48f5-b142-e32ca29a659f", "node_type": "1", "metadata": {}, "hash": "a5166fab1df9b8fc12554b5fba9151badec1d7dacbe7828b5f9faac8f2180074", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "CSI3_D0_P \nCSI3_D0_P \n23 \n \n24 \nCSI2_D0_P \nCSI2_D0_P \n\n\nGND \nGND \n25 \n \n26 \nGND \nGND \n\n\nCSI3_CLK_N \nCSI3_CLK_N \n27 \n \n28 \nCSI2_CLK_N \nCSI2_CLK_N \n\n\nCSI3_CLK_P \nCSI3_CLK_P \n29 \n \n30 \nCSI2_CLK_P \nCSI2_CLK_P \n\n\nGND \nGND \n31 \n \n32 \nGND \nGND \n\n\nCSI3_D1_N \nCSI3_D1_N \n33 \n \n34 \nCSI2_D1_N \nCSI2_D1_N \n\n\nCSI3_D1_P \nCSI3_D1_P \n35 \n \n36 \nCSI2_D1_P \nCSI2_D1_P \n\n\nGND \nGND \n37 \n \n38 \nGND \nGND \n\n\nDP0_TXD0_N \nUSBSS1_RX_N \n39 \n \n40 \nCSI4_D2_N \nPCIE2_RX0_N \n\n\nDP0_TXD0_P \nUSBSS1_RX_P \n41 \n \n42 \nCSI4_D2_P \nPCIE2_RX0_P \n\n\nGND \nGND \n43 \n \n44 \nGND \nGND \n\n\nDP0_TXD1_N \nUSBSS1_TX_N \n45 \n \n46 \nCSI4_D0_N \nPCIE2_TX0_N \n\n\nDP0_TXD1_P \nUSBSS1_TX_P \n47 \n \n48 \nCSI4_D0_P \nPCIE2_TX0_P \n\n\nGND \nGND \n49 \n \n50 \nGND \nGND \n\n\nPin Definitions \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   41 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\n**Pin # **\n**Top Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\nDP0_TXD2_N \nUSBSS2_RX_N \n51 \n \n52 \nCSI4_CLK_N \nPCIE2_CLK_N  \n\n\nDP0_TXD2_P \nUSBSS2_RX_P \n53 \n \n54 \nCSI4_CLK_P \nPCIE2_CLK_P  \n\n\nGND \nGND \n55 \n \n56 \nGND \nGND \n\n\nDP0_TXD3_N \nUSBSS2_TX_N \n57 \n \n58 \nCSI4_D1_N \nPCIE2_RX1_N \n(PCIE3_RX0_N) \n\n\nDP0_TXD3_P \nUSBSS2_TX_P \n59 \n \n60 \nCSI4_D1_P \nPCIE2_RX1_P \n(PCIE3_RX0_P) \n\n\nGND \nGND \n61 \n \n62 \nGND \nGND \n\n\nDP1_TXD0_N \nDP1_TXD0_N \n63 \n \n64 \nCSI4_D3_N \nPCIE2_TX1_N \n(PCIE3_TX0_N) \n\n\nDP1_TXD0_P \nDP1_TXD0_P \n65 \n \n66 \nCSI4_D3_P \nPCIE2_TX1_P \n(PCIE3_TX0_P) \n\n\nGND \nGND \n67 \n \n68 \nGND \nGND \n\n\nDP1_TXD1_N \nDP1_TXD1_N \n69 \n \n70 \nDSI_D0_N \nRSVD \n\n\nDP1_TXD1_P \nDP1_TXD1_P \n71 \n \n72 \nDSI_D0_P \nRSVD \n\n\nGND \nGND \n73 \n \n74 \nGND \nGND \n\n\nDP1_TXD2_N \nDP1_TXD2_N \n75 \n \n76 \nDSI_CLK_N \nRSVD \n\n\nDP1_TXD2_P \nDP1_TXD2_P \n77 \n \n78 \nDSI_CLK_P \nRSVD \n\n\nGND \nGND \n79 \n \n80 \nGND \nGND \n\n\nDP1_TXD3_N \nDP1_TXD3_N \n81 \n \n82 \nDSI_D1_N \nRSVD \n\n\nDP1_TXD3_P \nDP1_TXD3_P \n83 \n \n84 \nDSI_D1_P \nRSVD \n\n\nGND \nGND \n85 \n \n86 \nGND \nGND \n\n\nGPIO00 \nGPIO00 \n87 \n \n88 \nDP0_HPD \nRSVD \n\n\nSPI0_MOSI \nSPI0_MOSI \n89 \n \n90 \nDP0_AUX_N \nRSVD", "mimetype": "text/plain", "start_char_idx": 107249, "end_char_idx": 109278, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "29658502-4ca0-48f5-b142-e32ca29a659f": {"__data__": {"id_": "29658502-4ca0-48f5-b142-e32ca29a659f", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6a233deb-580e-4fc2-88ae-8134ad0a82dc", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "9ea1614bdbdca6027faae60c0d0364421a0562cfd8bd7d72840cbdd29f0192bc", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "92356ed9-f18c-4196-8af8-13fc0a2b5092", "node_type": "1", "metadata": {}, "hash": "b523051333fd53bf32270730934f3cc842c83e4193fc36145f2b635b198df2f2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "DP1_TXD2_N \nDP1_TXD2_N \n75 \n \n76 \nDSI_CLK_N \nRSVD \n\n\nDP1_TXD2_P \nDP1_TXD2_P \n77 \n \n78 \nDSI_CLK_P \nRSVD \n\n\nGND \nGND \n79 \n \n80 \nGND \nGND \n\n\nDP1_TXD3_N \nDP1_TXD3_N \n81 \n \n82 \nDSI_D1_N \nRSVD \n\n\nDP1_TXD3_P \nDP1_TXD3_P \n83 \n \n84 \nDSI_D1_P \nRSVD \n\n\nGND \nGND \n85 \n \n86 \nGND \nGND \n\n\nGPIO00 \nGPIO00 \n87 \n \n88 \nDP0_HPD \nRSVD \n\n\nSPI0_MOSI \nSPI0_MOSI \n89 \n \n90 \nDP0_AUX_N \nRSVD \n\n\nSPI0_SCK \nSPI0_SCK \n91 \n \n92 \nDP0_AUX_P \nRSVD \n\n\nSPI0_MISO \nSPI0_MISO \n93 \n \n94 \nHDMI_CEC \nHDMI_CEC \n\n\nSPI0_CS0* \nSPI0_CS0* \n95 \n \n96 \nDP1_HPD \nDP1_HPD \n\n\nSPI0_CS1* \nSPI0_CS1* \n97 \n \n98 \nDP1_AUX_N \nDP1_AUX_N \n\n\nUART0_TXD \nUART0_TXD \n99 \n \n100 \nDP1_AUX_P \nDP1_AUX_P \n\n\nUART0_RXD \nUART0_RXD \n101 \n \n102 \nGND \nGND \n\n\nUART0_RTS* \nUART0_RTS* \n103 \n \n104 \nSPI1_MOSI \nSPI1_MOSI \n\n\nUART0_CTS* \nUART0_CTS* \n105 \n \n106 \nSPI1_SCK \nSPI1_SCK \n\n\nGND \nGND \n107 \n \n108 \nSPI1_MISO \nSPI1_MISO \n\n\nUSB0_D_N \nUSB0_D_N \n109 \n \n110 \nSPI1_CS0* \nSPI1_CS0* \n\n\nUSB0_D_P \nUSB0_D_P \n111 \n \n112 \nSPI1_CS1* \nSPI1_CS1* \n\n\nGND \nGND \n113 \n \n114 \nCAM0_PWDN \nCAM0_PWDN \n\n\nUSB1_D_N \nUSB1_D_N \n115 \n \n116 \nCAM0_MCLK \nCAM0_MCLK \n\n\nUSB1_D_P \nUSB1_D_P \n117 \n \n118 \nGPIO01 \nGPIO01 (CLK) \n\n\nGND \nGND \n119 \n \n120 \nCAM1_PWDN \nCAM1_PWDN \n\n\nPin Definitions \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   42 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\n**Pin # **\n**Top Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\nUSB2_D_N \nUSB2_D_N \n121 \n \n122 \nCAM1_MCLK \nCAM1_MCLK \n\n\nUSB2_D_P \nUSB2_D_P \n123 \n \n124 \nGPIO02 \nGPIO02 \n\n\nGND \nGND \n125 \n \n126 \nGPIO03 \nGPIO03 \n\n\nGPIO04 \nGPIO04 \n127 \n \n128 \nGPIO05 \nGPIO05 \n\n\nGND \nGND \n129 \n \n130 \nGPIO06 \nGPIO06 \n\n\nPCIE0_RX0_N \nPCIE0_RX0_N \n131 \n \n132 \nGND \nGND \n\n\nPCIE0_RX0_P \nPCIE0_RX0_P \n133 \n \n134 \nPCIE0_TX0_N \nPCIE0_TX0_N \n\n\nGND \nGND \n135 \n \n136 \nPCIE0_TX0_P \nPCIE0_TX0_P \n\n\nPCIE0_RX1_N \nPCIE0_RX1_N \n137 \n \n138 \nGND \nGND \n\n\nPCIE0_RX1_P \nPCIE0_RX1_P \n139 \n \n140 \nPCIE0_TX1_N \nPCIE0_TX1_N \n\n\nGND \nGND \n141 \n \n142 \nPCIE0_TX1_P \nPCIE0_TX1_P \n\n\nCAN_RX \nCAN_RX \n143 \n \n144 \nGND \nGND \n\n\nCAN_TX \nCAN_TX \n145 \n \n146 \nGND \nGND", "mimetype": "text/plain", "start_char_idx": 108914, "end_char_idx": 111029, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "92356ed9-f18c-4196-8af8-13fc0a2b5092": {"__data__": {"id_": "92356ed9-f18c-4196-8af8-13fc0a2b5092", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "29658502-4ca0-48f5-b142-e32ca29a659f", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f8d7a38c16e34b03950a68d47107758bbe83464be5d2a47328865e30ffd9ba2b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "82fcaa61-0b88-46a5-8188-bfcaae0c83e1", "node_type": "1", "metadata": {}, "hash": "817b8cb91db4ec0583d82cb2ed6170cebae083b86c62d599dd605fe3fc10a0f8", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "PCIE0_RX0_N \nPCIE0_RX0_N \n131 \n \n132 \nGND \nGND \n\n\nPCIE0_RX0_P \nPCIE0_RX0_P \n133 \n \n134 \nPCIE0_TX0_N \nPCIE0_TX0_N \n\n\nGND \nGND \n135 \n \n136 \nPCIE0_TX0_P \nPCIE0_TX0_P \n\n\nPCIE0_RX1_N \nPCIE0_RX1_N \n137 \n \n138 \nGND \nGND \n\n\nPCIE0_RX1_P \nPCIE0_RX1_P \n139 \n \n140 \nPCIE0_TX1_N \nPCIE0_TX1_N \n\n\nGND \nGND \n141 \n \n142 \nPCIE0_TX1_P \nPCIE0_TX1_P \n\n\nCAN_RX \nCAN_RX \n143 \n \n144 \nGND \nGND \n\n\nCAN_TX \nCAN_TX \n145 \n \n146 \nGND \nGND \n\n\nGND \nGND \n147 \n \n148 \nPCIE0_TX2_N \nPCIE0_TX2_N \n\n\nPCIE0_RX2_N \nPCIE0_RX2_N \n149 \n \n150 \nPCIE0_TX2_P \nPCIE0_TX2_P \n\n\nPCIE0_RX2_P \nPCIE0_RX2_P \n151 \n \n152 \nGND \nGND \n\n\nGND \nGND \n153 \n \n154 \nPCIE0_TX3_N \nPCIE0_TX3_N \n\n\nPCIE0_RX3_N \nPCIE0_RX3_N \n155 \n \n156 \nPCIE0_TX3_P \nPCIE0_TX3_P \n\n\nPCIE0_RX3_P \nPCIE0_RX3_P \n157 \n \n158 \nGND \nGND \n\n\nGND \nGND \n159 \n \n160 \nPCIE0_CLK_N \nPCIE0_CLK_N \n\n\nUSBSS_RX_N \nUSBSS0_RX_N \n161 \n \n162 \nPCIE0_CLK_P \nPCIE0_CLK_P \n\n\nUSBSS_RX_P \nUSBSS0_RX_P \n163 \n \n164 \nGND \nGND \n\n\nGND \nGND \n165 \n \n166 \nUSBSS_TX_N \nUSBSS0_TX_N \n\n\nPCIE1_RX0_N \nPCIE1_RX0_N \n167 \n \n168 \nUSBSS_TX_P \nUSBSS0_TX_P \n\n\nPCIE1_RX0_P \nPCIE1_RX0_P \n169 \n \n170 \nGND \nGND \n\n\nGND \nGND \n171 \n \n172 \nPCIE1_TX0_N \nPCIE1_TX0_N \n\n\nPCIE1_CLK_N \nPCIE1_CLK_N \n173 \n \n174 \nPCIE1_TX0_P \nPCIE1_TX0_P \n\n\nPCIE1_CLK_P \nPCIE1_CLK_P \n175 \n \n176 \nGND \nGND \n\n\nGND \nGND \n177 \n \n178 \nMOD_SLEEP* \nMOD_SLEEP* \n\n\nPCIE_WAKE* \nPCIE_WAKE* \n179 \n \n180 \nPCIE0_CLKREQ* \nPCIE0_CLKREQ* \n\n\nPCIE0_RST* \nPCIE0_RST* \n181 \n \n182 \nPCIE1_CLKREQ* \nPCIE1_CLKREQ* \n\n\nPCIE1_RST* \nPCIE1_RST* \n183 \n \n184 \nGBE_MDI0_N \nGBE_MDI0_N \n\n\nI2C0_SCL \nI2C0_SCL \n185 \n \n186 \nGBE_MDI0_P \nGBE_MDI0_P \n\n\nI2C0_SDA \nI2C0_SDA \n187 \n \n188 \nGBE_LED_LINK \nGBE_LED_LINK \n\n\nI2C1_SCL \nI2C1_SCL \n189 \n \n190 \nGBE_MDI1_N \nGBE_MDI1_N \n\n\nI2C1_SDA \nI2C1_SDA \n191 \n \n192 \nGBE_MDI1_P \nGBE_MDI1_P \n\n\nI2S0_DOUT \nI2S0_DOUT \n193 \n \n194 \nGBE_LED_ACT \nGBE_LED_ACT \n\n\nI2S0_DIN \nI2S0_DIN \n195 \n \n196 \nGBE_MDI2_N \nGBE_MDI2_N \n\n\nPin Definitions \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   43 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\n**Pin # **\n**Top Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **", "mimetype": "text/plain", "start_char_idx": 110621, "end_char_idx": 112697, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "82fcaa61-0b88-46a5-8188-bfcaae0c83e1": {"__data__": {"id_": "82fcaa61-0b88-46a5-8188-bfcaae0c83e1", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "92356ed9-f18c-4196-8af8-13fc0a2b5092", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "9bf244810174cc100fd520e74c713b2130e07a2f36c18ad8603bbdd2df4036fd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d9a2a6e8-d7de-40a3-b520-ab08f3d3f011", "node_type": "1", "metadata": {}, "hash": "d7cc6c2efe551ddddf0d64416e36bf88c8ee159485458c53f49a86aa7e136880", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "I2C1_SDA \nI2C1_SDA \n191 \n \n192 \nGBE_MDI1_P \nGBE_MDI1_P \n\n\nI2S0_DOUT \nI2S0_DOUT \n193 \n \n194 \nGBE_LED_ACT \nGBE_LED_ACT \n\n\nI2S0_DIN \nI2S0_DIN \n195 \n \n196 \nGBE_MDI2_N \nGBE_MDI2_N \n\n\nPin Definitions \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   43 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\n**Pin # **\n**Top Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin NX **\n**Function **\n\n\nI2S0_FS \nI2S0_FS \n197 \n \n198 \nGBE_MDI2_P \nGBE_MDI2_P \n\n\nI2S0_SCLK \nI2S0_SCLK \n199 \n \n200 \nGND \nGND \n\n\nGND \nGND \n201 \n \n202 \nGBE_MDI3_N \nGBE_MDI3_N \n\n\nUART1_TXD \nUART1_TXD \n203 \n \n204 \nGBE_MDI3_P \nGBE_MDI3_P \n\n\nUART1_RXD \nUART1_RXD \n205 \n \n206 \nGPIO07 \nGPIO07 \n\n\nUART1_RTS* \nUART1_RTS* \n207 \n \n208 \nGPIO08 \nGPIO08 \n\n\nUART1_CTS* \nUART1_CTS* \n209 \n \n210 \nCLK_32K_OUT \nCLK_32K_OUT \n\n\nGPIO09 \nGPIO09 \n211 \n \n212 \nGPIO10 \nGPIO10 \n\n\nCAM_I2C_SCL \nCAM_I2C_SCL \n213 \n \n214 \nFORCE_RECOVERY* \nFORCE_RECOVERY* \n\n\nCAM_I2C_SDA \nCAM_I2C_SDA \n215 \n \n216 \nGPIO11 \nGPIO11 \n\n\nGND \nMODULE_ID \n217 \n \n218 \nGPIO12 \nGPIO12 \n\n\nSDMMC_DAT0 \nPCIE2_RST* \n219 \n \n220 \nI2S1_DOUT \nI2S1_DOUT \n\n\nSDMMC_DAT1 \nPCIE2_CLKREQ* \n221 \n \n222 \nI2S1_DIN \nI2S1_DIN \n\n\nSDMMC_DAT2 \nPCIE3_RST* \n223 \n \n224 \nI2S1_FS \nI2S1_FS \n\n\nSDMMC_DAT3 \nPCIE3_CLKREQ* \n225 \n \n226 \nI2S1_SCLK \nI2S1_SCLK \n\n\nSDMMC_CMD \nPCIE3_CLK_N \n227 \n \n228 \nGPIO13 \nGPIO13 \n\n\nSDMMC_CLK \nPCIE3_CLK_P \n229 \n \n230 \nGPIO14 \nGPIO14 \n\n\nGND \nGND \n231 \n \n232 \nI2C2_SCL \nI2C2_SCL \n\n\nSHUTDOWN_REQ* \nSHUTDOWN_REQ* \n233 \n \n234 \nI2C2_SDA \nI2C2_SDA \n\n\nPMIC_BBAT \nPMIC_BBAT \n235 \n \n236 \nUART2_TXD \nUART2_TXD \n\n\nPOWER_EN \nPOWER_EN \n237 \n \n238 \nUART2_RXD \nUART2_RXD \n\n\nSYS_RESET* \nSYS_RESET* \n239 \n \n240 \nSLEEP/WAKE* \nSLEEP/WAKE* \n\n\nGND \nGND \n241 \n \n242 \nGND \nGND \n\n\nGND \nGND \n243 \n \n244 \nGND \nGND \n\n\nGND \nGND \n245 \n \n246 \nGND \nGND \n\n\nGND \nGND \n247 \n \n248 \nGND \nGND \n\n\nGND \nGND \n249 \n \n250 \nGND \nGND \n\n\nVDD_IN \nVDD_IN \n251 \n \n252 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n253 \n \n254 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n255 \n \n256 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n257 \n \n258 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n259 \n \n260 \nVDD_IN \nVDD_IN \n\n\n \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   44", "mimetype": "text/plain", "start_char_idx": 112283, "end_char_idx": 114493, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d9a2a6e8-d7de-40a3-b520-ab08f3d3f011": {"__data__": {"id_": "d9a2a6e8-d7de-40a3-b520-ab08f3d3f011", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "82fcaa61-0b88-46a5-8188-bfcaae0c83e1", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "d3da450d268ff532d946e61061ebb55ab7e86ebc20209801f7c4bb8dedd2c519", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "017bda28-8a54-42aa-9380-9330f7cd7514", "node_type": "1", "metadata": {}, "hash": "51ec3d9c15ed33405f96920ee340ea97ba25fd4de8405e5950a2a1a9bd6024b6", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "GND \nGND \n245 \n \n246 \nGND \nGND \n\n\nGND \nGND \n247 \n \n248 \nGND \nGND \n\n\nGND \nGND \n249 \n \n250 \nGND \nGND \n\n\nVDD_IN \nVDD_IN \n251 \n \n252 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n253 \n \n254 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n255 \n \n256 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n257 \n \n258 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n259 \n \n260 \nVDD_IN \nVDD_IN \n\n\n \n\n\n \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   44 \n\n\n# Chapter 5.\n#  \n# Electrical, Mechanical, and \n\n\n# Thermal Characteristics\n##  \n\n\n# 5.1\n#  \n# Operating and Absolute Maximum Ratings \n\n\nThe parameters listed in the following table are specific to a temperature range and operating \nvoltage. Operating the Jetson Orin NX beyond these parameters is not recommended. \n\n\n \n\n\n \n**Warning:**\n \nExceeding the listed conditions may damage and/or affect long-term reliability of \nthe part. The Jetson Orin NX module should never be subjected to conditions extending \nbeyond the ratings listed below \n\n\nTable 5-1: Recommended Operating Conditions  \n\n\n**Symbol **\n**Parameter **\n**Minimum **\n**Typical **\n**Maximum **\n**Unit **\n\n\nVDDDC \nVDD_IN (MODULE_ID low) \n4.75 \n5 \n5.25 \nV \n\n\nVDD_IN (MODULE_ID high) \n4.75 \n- \n20 \nV \n\n\nPMIC_BBAT \n1.85 \n- \n5.5 \nV \n\n\nNote: MAXN_SUPER at 40W for Jetson Orin NX requires minimum 8.0V to the VDD_IN. \n\n\n \n\n\n**Module ID strap:**\n Indicates whether the module is a legacy type supporting only 5V on VDD_IN \n(tied to GND on the module) or an advanced type supporting from 5V to 20V on VDD_IN (floating \non the module - pulled high on the carrier board). \n\n\nAbsolute maximum ratings describe stress conditions. These parameters do not set minimum and \nmaximum operating conditions that will be tolerated over extended periods of time. If the device \nis exposed to these parameters for extended periods of time, performance is not guaranteed, and \ndevice reliability may be affected. It is not recommended to operate the Jetson Orin NX module \nunder these conditions. \n\n\nTable 5-2: Absolute Maximum Ratings \n\n\n**Symbol **\n**Parameter **\n**Minimum **\n**Maximum **\n**Unit **\n**Notes **\n\n\nVDDMAX \nVDD_IN (MODULE_ID \nlow) \n\n\n-0.5 \n5.5 \nV \n \n\n\nVDD_IN (MODULE_ID \nhigh) \n\n\n-0.5 \n20.5 \nV \n \n\n\nElectrical, Mechanical, and Thermal Characteristics \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   45 \n\n\n**Symbol **\n**Parameter **\n**Minimum **\n**Maximum **\n**Unit **\n**Notes **\n\n\nPMIC_BBAT \n-0.3 \n6.0 \nV \n \n\n\nIDDMAX \nVDD_IN Imax \n- \n5 \nA \n \n\n\nVM_PIN \nVoltage applied to any \npowered I/O pin \n\n\n-0.5 \nVDD + 0.5 \nV \nVDD + 0.5V when SYS_RESET* is high \nand associated I/O rail powered. I/O pins \ncannot be high (>0.5V) before \nSYS_RESET* goes high. When \nSYS_RESET* is low, the maximum voltage \napplied to any I/O pin is 0.5V \n\n\nDD pins configured as \nopen drain \n\n\n-0.5 \n3.63 \nV \nThe pin\u2019s output-driver must be set to \nopen-drain mode. \n\n\nTOP \nOperating Temperature \n-25 \nSee Notes \n\u00b0C \nSee the \n*Jetson Orin NX Series Thermal *\n*Design Guide*\n for details. \n\n\nTSTG \nStorage Temperature \n(ambient) \n\n\n-40 \n80 \n\u00b0C", "mimetype": "text/plain", "start_char_idx": 114078, "end_char_idx": 117093, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "017bda28-8a54-42aa-9380-9330f7cd7514": {"__data__": {"id_": "017bda28-8a54-42aa-9380-9330f7cd7514", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d9a2a6e8-d7de-40a3-b520-ab08f3d3f011", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "39c5760256d4db637d06fa71e735d0c1d179df610fb2539aae12639217116559", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "0d7ef6cf-4a69-44d8-b6c8-b857b2381592", "node_type": "1", "metadata": {}, "hash": "15348fd1ac56749dd5894d78406853b0ec8cdac488819282a3399972630d6db1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "VM_PIN \nVoltage applied to any \npowered I/O pin \n\n\n-0.5 \nVDD + 0.5 \nV \nVDD + 0.5V when SYS_RESET* is high \nand associated I/O rail powered. I/O pins \ncannot be high (>0.5V) before \nSYS_RESET* goes high. When \nSYS_RESET* is low, the maximum voltage \napplied to any I/O pin is 0.5V \n\n\nDD pins configured as \nopen drain \n\n\n-0.5 \n3.63 \nV \nThe pin\u2019s output-driver must be set to \nopen-drain mode. \n\n\nTOP \nOperating Temperature \n-25 \nSee Notes \n\u00b0C \nSee the \n*Jetson Orin NX Series Thermal *\n*Design Guide*\n for details. \n\n\nTSTG \nStorage Temperature \n(ambient) \n\n\n-40 \n80 \n\u00b0C \n \n\n\nMMAX \nMounting Force \n- \n8.2 \nkgf1 \nMaximum force applied to PCB. See the \n*Jetson Orin NX Series Thermal Design *\n*Guide*\n for additional details on mounting \na thermal solution. \n\n\nNote: kgf stands for kilogram-force.\n \n\n\n# 5.2\n#  \n# Digital Logic  \n\n\nVoltages less than the minimum stated value can be interpreted as an undefined state or logic \nlevel low which may result in unreliable operation. Voltages exceeding the maximum value can \ndamage and/or adversely affect device reliability. \n\n\nTable 5-3: CMOS Pin Type DC Characteristics \n\n\n**Symbol **\n**Description **\n**Minimum **\n**Maximum **\n**Units **\n\n\nVIL \nInput Low Voltage \n-0.5 \n0.25 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.75 x VDD \n0.5 + VDD \nV \n\n\nVOL \nOutput Low Voltage (IOL = 1mA) \n- \n0.15 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.85 x VDD \n- \nV \n\n\nTable 5-4: Open Drain Pin Type DC Characteristics \n\n\n**Symbol **\n**Description **\n**Minimum **\n**Maximum **\n**Units **\n\n\nVIL \nInput Low Voltage \n-0.5 \n0.2 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.8 x VDD \n3.63 \nV \n\n\nVOL \nOutput Low Voltage (IOL = 1mA) \n- \n0.15 x VDD \nV \n\n\nI2C [1,0] Output Low Voltage (IOL = 2mA) (see note) \n- \n0.3 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.7 x VDD \n- \nV \n\n\n \n\n\nElectrical, Mechanical, and Thermal Characteristics \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   46 \n\n\n \n**Note:**\n I2C[1,0]_[SCL, SDA] pins pull-up to 3.3V through on module 2.2k\n\u2126\n resistor. \nI2C2_[SCL, SDA] pins pull-up to 1.8V through on module 2.2k\n\u2126\n resistor. \n\n\n# 5.3\n#  \n# Environmental and Mechanical Screening \n\n\nTable 5-5: Environmental Testing \n\n\n**Test **\n**Conditions **\n**Reference Standard **\n**Results **\n\n\nTemperature Humidity \nBiased \n\n\n85\u00b0C / 85% RH, 168 hours, Power ON \nJESD22-A101 \nPASS \n\n\nTemperature Cycling \n-40\u00b0C to 105\u00b0C, 375 cycles, non-operational \nJESD22-A104, IPC9701 \nPASS \n\n\nTemp/Humidity Cycle \n25\u00b0C to 65\u00b0C, 93% RH, six cycles \nNV Standard \nPASS \n\n\nMechanical Shock \u2013 \n140G Non-Op \n\n\n140G, 2 msec, half sine, one shock/orientation, \nsix orientations total, non-operational \n\n\nJESD22-B110 \nPASS \n\n\nMechanical Shock \u2013 \n50G Op \n\n\n50G, 6 msec, half sine, three \nshocks/orientation,  \n\n\nsix orientations total, operational \n\n\nIEC 600068 2-27 \nPASS \n\n\nConnector Insertion \nCycling \n\n\nInsert/Withdraw SD card and connector, 30 \ncycles", "mimetype": "text/plain", "start_char_idx": 116525, "end_char_idx": 119427, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0d7ef6cf-4a69-44d8-b6c8-b857b2381592": {"__data__": {"id_": "0d7ef6cf-4a69-44d8-b6c8-b857b2381592", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "017bda28-8a54-42aa-9380-9330f7cd7514", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f99b78bded09f1ecff7e2e4c526f7958dd85fe809090d14a352477ca3b569d55", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "650f3c50-e3f8-4a71-919a-0011d6ea9915", "node_type": "1", "metadata": {}, "hash": "79498f246960520c154dcf2b72d76f9d9b61fdf68b81cd268bb8d8ebd169c66f", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Temperature Cycling \n-40\u00b0C to 105\u00b0C, 375 cycles, non-operational \nJESD22-A104, IPC9701 \nPASS \n\n\nTemp/Humidity Cycle \n25\u00b0C to 65\u00b0C, 93% RH, six cycles \nNV Standard \nPASS \n\n\nMechanical Shock \u2013 \n140G Non-Op \n\n\n140G, 2 msec, half sine, one shock/orientation, \nsix orientations total, non-operational \n\n\nJESD22-B110 \nPASS \n\n\nMechanical Shock \u2013 \n50G Op \n\n\n50G, 6 msec, half sine, three \nshocks/orientation,  \n\n\nsix orientations total, operational \n\n\nIEC 600068 2-27 \nPASS \n\n\nConnector Insertion \nCycling \n\n\nInsert/Withdraw SD card and connector, 30 \ncycles \n\n\nEIA-364 \nPASS \n\n\nRandom Vibration \u2013 2G \nNon-Op \n\n\n5-500 Hz, 2 Grms, 1 hour/axis, three axes total, \nnon-operational \n\n\nIEC60068-2-64 \nPASS \n\n\nRandom Vibration \u2013 1G \nOp \n\n\n10-500 Hz, 1 Grms, 30 min/axis, three axes \ntotal, operational \n\n\nIEC60068-2-64 \nPASS \n\n\nHard Boot  \nPower ON/OFF, ON for 150 sec, OFF for 30 sec \n\n\n2000 cycles at 25\u00b0C \n\n\n1000 cycles at -5\u00b0C \n\n\n1000 cycles at 45\u00b0C \n\n\nNV Standard \nPASS \n\n\nOperational Low Temp \n-5\u00b0C, 24 hours, operational \nNV Standard \nPASS \n\n\nOperational High Temp  \n45\u00b0C, 90%RH, 336 hours, operational \nNV Standard \nPASS \n\n\nMTBF / Failure Rate \nControlled Environment (GB), T = 35\u00b0C or 50\u00b0C, \nCL = 90% \n\n\nTelcordia (TelC4) SR-\n332, ISSUE4 Parts \nCount (Method 1) \n\n\nSee notes \nbelow \n\n\nMTBF / Failure Rate \nUncontrolled Environment (GF) \n\n\nT = 35\u00b0C or 50\u00b0C, CL = 90% \n\n\nTelcordia (TelC4) SR-\n332, ISSUE4 Parts \nCount (Method 1) \n\n\nSee notes \nbelow \n\n\n \n\n\n \n\n\nElectrical, Mechanical, and Thermal Characteristics \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   47 \n\n\n \n**Notes:**\n MTBF numbers below are based on Telcordia (TelC4) SR-332, ISSUE4, Calculation \nMethodology:  \nParts Count (Method 1), UCL = 90%, Quality level: II \n\n\n>\n \nOrin NX 16GB: GB at 35\u00b0C: 2,853,473 hours / GB at 50\u00b0C: 1,697,831 hours / GF at 35\u00b0C: 2,250,215 \n\n\nhours / GF at 50\u00b0C: 1,225,718 hours \n\n\n>\n \nOrin NX 8GB:  GB at 35\u00b0C: 3,470,756 hours / GB at 50\u00b0C: 1,794,536 hours / GF at 35\u00b0C: 2,526,862 \n\n\nhours / GF at 50\u00b0C: 1,241,015 hours \n\n\n# 5.4\n#  \n# Storage and Handling \n\n\nTable 5-6: Typical Handling and Storage Environment \n\n\n**Parameter **\n**Description **\n\n\nStorage temperature (ambient)1 \n18\u00b0C to 30\u00b0C \n\n\nStorage humidity \n30% to 70% RH \n\n\nStorage life2 \n5 years from NVIDIA shipment date to customers \n\n\n \n\n\n \n**Note:**\n Transportation is a limited range of time that is covered by AEC grade 3 specs (-40\u00b0C \nto 85\u00b0C). Longer term storage at hubs, distribution points, and warehousing where climate \ncontrols are in place should follow conditions mentioned above. \n\n\nDuration based on product being packed and stored in a controlled environment without \npower on.\n \n\n\n \n\n\n \n#  \n\n\nElectrical, Mechanical, and Thermal Characteristics \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   48 \n\n\n# 5.5\n#  \n# Module Drawing and Dimensions \n\n\n** **\n\n\n**Module Size:**\n 69.6 mm x 45 mm", "mimetype": "text/plain", "start_char_idx": 118877, "end_char_idx": 121780, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "650f3c50-e3f8-4a71-919a-0011d6ea9915": {"__data__": {"id_": "650f3c50-e3f8-4a71-919a-0011d6ea9915", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "0d7ef6cf-4a69-44d8-b6c8-b857b2381592", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a8900fad96d99a7c917248d64c1ad4c71a3aca5643a1b6fa038d791f0802729a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b10a1a88-d9ef-4d83-8cae-6938e34d5ea5", "node_type": "1", "metadata": {}, "hash": "6d19c4365ee65a362eb910ec5f8491b684ec3dc9050ed1ed45fc90d65b5a52dd", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Storage temperature (ambient)1 \n18\u00b0C to 30\u00b0C \n\n\nStorage humidity \n30% to 70% RH \n\n\nStorage life2 \n5 years from NVIDIA shipment date to customers \n\n\n \n\n\n \n**Note:**\n Transportation is a limited range of time that is covered by AEC grade 3 specs (-40\u00b0C \nto 85\u00b0C). Longer term storage at hubs, distribution points, and warehousing where climate \ncontrols are in place should follow conditions mentioned above. \n\n\nDuration based on product being packed and stored in a controlled environment without \npower on.\n \n\n\n \n\n\n \n#  \n\n\nElectrical, Mechanical, and Thermal Characteristics \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   48 \n\n\n# 5.5\n#  \n# Module Drawing and Dimensions \n\n\n** **\n\n\n**Module Size:**\n 69.6 mm x 45 mm \n\n\n**Module Weight:**\n 0.028kg \n\n\n \n\n\n \n**Note**\n: \n\n\n**>**\n** **\nAll dimensions are in millimeters unless otherwise specified. \n\n\n**>**\n** **\nTolerances are:  .X \u00b1 0.25, XX \u00b1 is 0.1, Angle \u00b1 is 1. \n\n\nFigure 5-1: Top View \n\n\n \n\n\n \n\n\n \n\n\nElectrical, Mechanical, and Thermal Characteristics \n\n\nNVIDIA Jetson Orin NX Series Modules Data Sheet \nDS-10712-001_v1.5   |   49 \n\n\nFigure 5-2: Bottom View \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \nNVIDIA Corporation | 2788 San Tomas Expressway, Santa Clara, CA 95051  \n**http://www.nvidia.com**\n  \n\n\nNotice \n\n\nThis document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a \nproduct. NVIDIA Corporation (\u201cNVIDIA\u201d) makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the \ninformation contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the \nconsequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document \nis not a commitment to develop, release, or deliver any Material (defined below), code, or functionality. \n\n\nNVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time \nwithout notice. \n\n\nCustomer should obtain the latest relevant information before placing orders and should verify that such information is current and complete. \n\n\nNVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise \nagreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer (\u201cTerms of Sale\u201d). NVIDIA hereby expressly objects \nto applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual \nobligations are formed either directly or indirectly by this document. \n\n\nNVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in \napplications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or \nenvironmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such \ninclusion and/or use is at customer\u2019s own risk. \n\n\nNVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of \neach product is not necessarily performed by NVIDIA. It is customer\u2019s sole responsibility to evaluate and determine the applicability of any information \ncontained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the \napplication in order to avoid a default of the application or the product. Weaknesses in customer\u2019s product designs may affect the quality and reliability \nof the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA \naccepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any \nmanner that is contrary to this document or (ii) customer product designs.", "mimetype": "text/plain", "start_char_idx": 121037, "end_char_idx": 125334, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b10a1a88-d9ef-4d83-8cae-6938e34d5ea5": {"__data__": {"id_": "b10a1a88-d9ef-4d83-8cae-6938e34d5ea5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b2bd6990-cdce-478c-80ee-97f913e2c033", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5fac80eb3d42f4e2f5b78e03846b89f226c566aa0bf4f97aa036af8c20e3406d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "650f3c50-e3f8-4a71-919a-0011d6ea9915", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ce3830662f30142297a54628ef992e10b5c21a0eb1e5ca170e5bbdc4f9309499", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of \neach product is not necessarily performed by NVIDIA. It is customer\u2019s sole responsibility to evaluate and determine the applicability of any information \ncontained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the \napplication in order to avoid a default of the application or the product. Weaknesses in customer\u2019s product designs may affect the quality and reliability \nof the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA \naccepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any \nmanner that is contrary to this document or (ii) customer product designs. \n\n\nNo license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this \ndocument. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products \nor services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual \nproperty rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. \n\n\nReproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full \ncompliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices. \n\n\nTHIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS \n(TOGETHER AND SEPARATELY, \u201cMATERIALS\u201d) ARE BEING PROVIDED \u201cAS IS.\u201d NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR \nOTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, \nAND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, \nINCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND \nREGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY \nOF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA\u2019s aggregate and cumulative liability \ntowards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.  \n\n\nTrademarks \n\n\nNVIDIA, the NVIDIA logo, are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and \nproduct names may be trademarks of the respective companies with which they are associated. \n\n\nVESA DisplayPort \n\n\nDisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables \nare trademarks owned by the Video Electronics Standards Association in the United States and other countries. \n\n\nHDMI \n\n\nHDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC. \n\n\nArm \n\n\nArm, AMBA, and ARM Powered are registered trademarks of Arm Limited. Cortex, MPCore, and Mali are trademarks of Arm Limited. All other brands or \nproduct names are the property of their respective holders. \n\u02ba\nArm\n\u02ba\n is used to represent ARM Holdings plc; its operating company Arm Limited; and the \nregional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany \nGmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS, and Arm Sweden AB. \n\n\nOpenCL \n\n\nOpenCL is a trademark of Apple Inc. used under license to the Khronos Group Inc. \n\n\nCopyright  \n\n\n\u00a9 2021\u20132024 NVIDIA Corporation. All rights reserved.", "mimetype": "text/plain", "start_char_idx": 124350, "end_char_idx": 128612, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "f1205bd6-ea9d-4827-ac4e-7979af5baea7": {"__data__": {"id_": "f1205bd6-ea9d-4827-ac4e-7979af5baea7", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4d2201ad-d085-4f03-9f86-7d0691a72174", "node_type": "1", "metadata": {}, "hash": "5257ebea6b5593b234ef04132721ebd60dbff87672b4f97970185fa3d25d2be3", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "DS-11105-001_v1.5  |  December 2024 \n \n\n\n# NVIDIA Jetson Orin Nano Series Modules \n\n\n## Ampere GPU + Arm Cortex-A78AE CPU + LPDDR5 \n\n\n## Data Sheet \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n \n\n\n \n \n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  ii \n\n\n## Document History \n\n\nDS-11105-001_v1.5 \n\n\nVersion \nDate \nDescription of Change \n\n\nv0.1 \nSeptember 20, 2022 \nInitial preliminary release. \n\n\nv1.0 \nFebruary 22, 2023 \nUpdated: \n\n\n\u2022\n \nMinimum power ratings for Operating Requirements. \n\n\n\u2022\n \nUSB 3.2 Operation text for clarification. \n\n\n\u2022\n \nPin description for SYS_RESET* to 10k\n\u2126\n pull-up to VDD_1V8 on \nthe module. \n\n\n\u2022\n \nPin description for CLK_32K_OUT to 2.2k\n\u2126\n pull-up to VDD_1V8 on \nthe module. \n\n\n\u2022\n \nPMIC_BBAT Pin Description table for clarity. \n\n\nAdded: \n\n\n\u2022\n \nAbsolute Maximum Ratings table. \n\n\n\u2022\n \nStorage and Handling table. \n\n\n\u2022\n \nEnvironmental Testing table. \n\n\nv1.1 \nApril 26, 2023 \nAdded: \n\n\n\u2022\n \nNote for internal USB 3.2 hub. \n\n\n\u2022\n \nPackage drawing information. \n\n\nv1.2 \nDecember 8, 2023 \nUpdated: \n\n\n\u2022\n \nUART block frequency from 200MHz to 68MHz and baud rate from \n12.5Mbps to 4.25Mbps. \n\n\n\u2022\n \nCUDA 10.2 to CUDA 11.4+ \n\n\n\u2022\n \nRTC accuracy under PMIC_BBAT. \n\n\n\u2022\n \nOpen Drain Pin Type DC Characteristics table \n\n\n\u2022\n \nGEN3 to GEN4 \n\n\n\u2022\n \nPin direction in Camera Pin Descriptions table \n\n\nAdded: \n\n\n\u2022\n \nOperating Lifetime (24x7): 5 years \n\n\n\u2022\n \nNotes below Supported Video Decode Streams table \n\n\nRemoved features not supported: \n\n\n\u2022\n \nDMIC references \n\n\n\u2022\n \nDSPK references \n\n\n\u2022\n \nColor Decompression references \n\n\nv1.3 \nAugust 14, 2024 \nOperating Requirements: expanded temperature range (T\nJ\n) from -25\u00b0C \u2013 \n90\u00b0C to -25\u00b0C \u2013 105\u00b0C \n\n\nv1.4 \nNovember 15, 2024 \nAdded: \n\n\n\u2022\n \nSPI timing diagrams and parameter tables \n\n\nModified: \n\n\n\u2022\n \nPin #217 (MODULE_ID) description. \n\n\nv1.5 \nDecember 20, 2024 \nAdded: \n\n\n\u2022\n \nExtended support to include MAXN_SUPER operation \n\n\n\u2022\n \nCUDA Core Performance \n\n\n \n\n\n \n \n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  iii \n\n\n## Table of Contents \n\n\nChapter 1.\n \nOverview ................................................................................................................................... 1\n \n\n\nChapter 2.\n \nFunctional Description ....................................................................................................... 4\n \n\n\n2.1\n \nAmpere GPU................................................................................................................................... 4\n \n\n\n2.1.1\n \nCompute Features .............................................................................................................. 5\n \n\n\n2.1.2\n \nGraphic Features.................................................................................................................. 6\n \n\n\n2.2\n \nCortex CPU Complex .................................................................................................................. 6\n \n\n\n2.3\n \nMemory Subsystem .................................................................................................................... 7\n \n\n\n2.4\n \nMemory ............................................................................................................................................ 8\n \n\n\n2.5\n \nVideo Input Interfaces ............................................................................................................... 9\n \n\n\n2.5.1\n \nMIPI Camera Serial Interface (CSI) ............................................................................... 9\n \n\n\n2.5.2\n \nVideo Input (VI) ................................................................................................................... 11\n \n\n\n2.5.3\n \nImage Signal Processor (ISP) ........................................................................................ 11\n \n\n\n2.6\n \nSensor Processing Engine ..................................................................................................... 12\n \n\n\n2.7\n \nSecurity Subsystem ................................................................................................................. 12\n \n\n\n2.7.1\n \nPlatform Security Controller ......................................................................................... 12\n \n\n\n2.7.2\n \nSecurity Engine ................................................................................................................... 13\n \n\n\n2.8\n \nDisplay Controller ..................................................................................................................... 13", "mimetype": "text/plain", "start_char_idx": 0, "end_char_idx": 4532, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "4d2201ad-d085-4f03-9f86-7d0691a72174": {"__data__": {"id_": "4d2201ad-d085-4f03-9f86-7d0691a72174", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "f1205bd6-ea9d-4827-ac4e-7979af5baea7", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a4a32fc17b60a989142c23e9cb6ba6bd351e84f018035693d16daff520464543", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "656294f9-c001-4464-a0bd-51b64b9289cb", "node_type": "1", "metadata": {}, "hash": "5206f0c9923a0ecfb3892ebb9962147779044ed057667a542a8637039190c849", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "2.3\n \nMemory Subsystem .................................................................................................................... 7\n \n\n\n2.4\n \nMemory ............................................................................................................................................ 8\n \n\n\n2.5\n \nVideo Input Interfaces ............................................................................................................... 9\n \n\n\n2.5.1\n \nMIPI Camera Serial Interface (CSI) ............................................................................... 9\n \n\n\n2.5.2\n \nVideo Input (VI) ................................................................................................................... 11\n \n\n\n2.5.3\n \nImage Signal Processor (ISP) ........................................................................................ 11\n \n\n\n2.6\n \nSensor Processing Engine ..................................................................................................... 12\n \n\n\n2.7\n \nSecurity Subsystem ................................................................................................................. 12\n \n\n\n2.7.1\n \nPlatform Security Controller ......................................................................................... 12\n \n\n\n2.7.2\n \nSecurity Engine ................................................................................................................... 13\n \n\n\n2.8\n \nDisplay Controller ..................................................................................................................... 13\n \n\n\n2.9\n \nHigh-Definition Audio-Video Subsystem ......................................................................... 15\n \n\n\n2.9.1\n \nMulti-Standard Video Decoder ..................................................................................... 15\n \n\n\n2.9.2\n \nVideo Image Compositor (VIC) ...................................................................................... 16\n \n\n\n2.9.3\n \nAudio Processing Engine (APE) .................................................................................... 16\n \n\n\n2.9.4\n \nHigh-Definition Audio (HDA) ......................................................................................... 17\n \n\n\n2.10\n \nInterface Descriptions ............................................................................................................ 18\n \n\n\n2.10.1\n \nUniversal Serial Bus (USB) .............................................................................................. 18\n \n\n\n2.10.1.1\n \nUSB 2.0 Operation .................................................................................................... 18\n \n\n\n2.10.1.2\n \nUSB 3.2 Operation .................................................................................................... 19\n \n\n\n2.10.2\n \nPCI Express (PCIe) ............................................................................................................. 19\n \n\n\n2.10.3\n \nSerial Peripheral Interface (SPI) ................................................................................... 21\n \n\n\n2.10.4\n \nUniversal Asynchronous Receiver/Transmitter (UART) ...................................... 25\n \n\n\n2.10.5\n \nController Area Network (CAN) .................................................................................... 26\n \n\n\n2.10.6\n \nInter-Chip Communication (I2C) .................................................................................. 27\n \n\n\n2.10.7\n \nInter-IC Sound (I2S) ........................................................................................................... 29\n \n\n\n2.10.8\n \nGigabit Ethernet ................................................................................................................. 30\n \n\n\n2.10.9\n \nFan ........................................................................................................................................... 30\n \n\n\n2.10.10\n \nPulse Width Modulator (PWM) ..................................................................................... 30\n \n\n\nChapter 3.\n \nPower and System Management ................................................................................ 32\n \n\n\n3.1\n \nPower Rails .................................................................................................................................. 33\n \n\n\n3.2\n \nPower Domains/Islands .......................................................................................................... 33\n \n\n\n3.3\n \nPower Management Controller (PMC) ............................................................................. 33\n \n\n\n \n \n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  iv \n\n\n3.4\n \nResets ............................................................................................................................................ 34\n \n\n\n3.5\n \nPMIC_BBAT ................................................................................................................................. 34\n \n\n\n3.6\n \nPower Sequencing .................................................................................................................... 34\n \n\n\n3.6.1\n \nPower Up ............................................................................................................................... 34\n \n\n\n3.6.2\n \nPower Down ......................................................................................................................... 35\n \n\n\n3.7\n \nPower States .............................................................................................................................. 35\n \n\n\n3.7.1\n \nON State ................................................................................................................................ 35\n \n\n\n3.7.2\n \nOFF State .............................................................................................................................. 36\n \n\n\n3.7.3\n \nSLEEP State ......................................................................................................................... 36\n \n\n\n3.8\n \nThermal and Power Monitoring ........................................................................................... 37\n \n\n\nChapter 4.\n \nPin Definitions..................................................................................................................... 38\n \n\n\n4.1\n \nPower-on Reset Behavior ...................................................................................................... 38\n \n\n\n4.2\n \nSleep Behavior............................................................................................................................ 39\n \n\n\n4.3\n \nGPIO ............................................................................................................................................... 39\n \n\n\n4.4\n \nPin List........................................................................................................................................... 40\n \n\n\nChapter 5.\n \nElectrical, Mechanical, and Thermal Characteristics ........................................... 44\n \n\n\n5.1\n \nOperating and Absolute Maximum Ratings ................................................................... 44\n \n\n\n5.2\n \nDigital Logic ................................................................................................................................ 45\n \n\n\n5.3\n \nEnvironmental and Mechanical Screening ...................................................................... 46\n \n\n\n5.4\n \nStorage and Handling ............................................................................................................. 47", "mimetype": "text/plain", "start_char_idx": 2957, "end_char_idx": 10544, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "656294f9-c001-4464-a0bd-51b64b9289cb": {"__data__": {"id_": "656294f9-c001-4464-a0bd-51b64b9289cb", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4d2201ad-d085-4f03-9f86-7d0691a72174", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "5f6519cba6bbaea55a0aeaa4ef9ee4019eed6c2c171ab99c29d460607b074531", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "182bacf8-f4f5-48f8-8313-36fd22ff0201", "node_type": "1", "metadata": {}, "hash": "5d3caa1332de51d1a5cf60147c342a48320813414cd1f342a92726537840c41c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "3.7.3\n \nSLEEP State ......................................................................................................................... 36\n \n\n\n3.8\n \nThermal and Power Monitoring ........................................................................................... 37\n \n\n\nChapter 4.\n \nPin Definitions..................................................................................................................... 38\n \n\n\n4.1\n \nPower-on Reset Behavior ...................................................................................................... 38\n \n\n\n4.2\n \nSleep Behavior............................................................................................................................ 39\n \n\n\n4.3\n \nGPIO ............................................................................................................................................... 39\n \n\n\n4.4\n \nPin List........................................................................................................................................... 40\n \n\n\nChapter 5.\n \nElectrical, Mechanical, and Thermal Characteristics ........................................... 44\n \n\n\n5.1\n \nOperating and Absolute Maximum Ratings ................................................................... 44\n \n\n\n5.2\n \nDigital Logic ................................................................................................................................ 45\n \n\n\n5.3\n \nEnvironmental and Mechanical Screening ...................................................................... 46\n \n\n\n5.4\n \nStorage and Handling ............................................................................................................. 47\n \n\n\n5.5\n \nDrawing and Dimensions ....................................................................................................... 48\n \n\n\n \n \n \n\n\n \n \n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  v \n\n\n \n \n\n\n## List of Figures \n\n\nFigure 2-1: SPI Initiator Timing .............................................................................................................. 23\n \nFigure 2-2: SPI Target Timing ................................................................................................................. 24\n \nFigure 3-1:  Power State Transition Diagram ................................................................................... 35\n \nFigure 5-1: Top View ................................................................................................................................... 48\n \nFigure 5-2: Bottom View ........................................................................................................................... 49\n \n\n\n \n## List of Tables \n\n\nTable 2-1: GPU Operation............................................................................................................................ 5\n \nTable 2-2: CPU Operation ............................................................................................................................ 7\n \nTable 2-3: CSI Pin Descriptions .............................................................................................................. 10\n \nTable 2-4: Camera Pin Descriptions ..................................................................................................... 11\n \nTable 2-5: Supported Video Decode Streams .................................................................................. 15\n \nTable 2-6: USB 2.0 Pin Descriptions..................................................................................................... 18\n \nTable 2-7: USB 3.2 Pin Descriptions..................................................................................................... 19\n \nTable 2-8: PCIe Pin Descriptions ........................................................................................................... 20\n \nTable 2-9: SPI Mode Descriptions ......................................................................................................... 22\n \nTable 2-10: SPI Pin Descriptions ........................................................................................................... 22\n \nTable 2-11: SPI Initiator Timing Parameters .................................................................................... 24\n \nTable 2-12: SPI Target Timing Parameters ....................................................................................... 24\n \nTable 2-13: UART Pin Descriptions ....................................................................................................... 26\n \nTable 2-14: CAN Pin Descriptions ......................................................................................................... 27\n \nTable 2-15: I2C Pin Descriptions ........................................................................................................... 28\n \nTable 2-16: I2S Pin Descriptions ........................................................................................................... 29\n \nTable 2-17: Gigabit Ethernet Pin Descriptions ................................................................................ 30\n \nTable 2-18: PWM Pin Descriptions ....................................................................................................... 31\n \nTable 3-1: Power and System Control Pin Descriptions .............................................................. 32\n \nTable 3-2: PMIC_BBAT Pin Descriptions ............................................................................................ 34\n \nTable 3-3: OFF State Events ................................................................................................................... 36\n \nTable 3-4: SLEEP and WAKE Events .................................................................................................... 36\n \nTable 4-1: GPIO Pin Descriptions .......................................................................................................... 39\n \nTable 5-1: Recommended Operating Conditions ............................................................................ 44\n \nTable 5-2: Absolute Maximum Ratings ............................................................................................... 45\n \nTable 5-3: CMOS Pin Type DC Characteristics ................................................................................ 45\n \nTable 5-4: Open Drain Pin Type DC Characteristics ...................................................................... 46\n \nTable 5-5: Environmental Testing ......................................................................................................... 46\n \nTable 5-6: Typical Handling and Storage Environment ................................................................ 47\n \n\n\n \n\n\n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \nDS-11105-001_v1.5  |  1 \n\n\n# Chapter 1.\n#  \n# Overview \n\n\n**Module **\n**Description **\n\n\nJetson Orin Nano 8GB \nAmpere GPU + Arm Cortex-A78AE CPU + 8GB LPDDR5 \n\n\nJetson Orin Nano 4GB \nAmpere GPU + Arm Cortex-A78AE CPU + 4GB LPDDR5", "mimetype": "text/plain", "start_char_idx": 8839, "end_char_idx": 15925, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "182bacf8-f4f5-48f8-8313-36fd22ff0201": {"__data__": {"id_": "182bacf8-f4f5-48f8-8313-36fd22ff0201", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "656294f9-c001-4464-a0bd-51b64b9289cb", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "2d732e6d85a5f9601b2c5041bb94b9c78a4b503791c1f36b3be48d9fdcfe531d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3795078f-398a-4bba-97db-45901eb819c5", "node_type": "1", "metadata": {}, "hash": "74ddb75b61a96ef76b2b28645dc9f44e364b4b0e6201fb8971de90bb01a4cec5", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "NVIDIA Jetson Orin Nano Series Modules Data Sheet \nDS-11105-001_v1.5  |  1 \n\n\n# Chapter 1.\n#  \n# Overview \n\n\n**Module **\n**Description **\n\n\nJetson Orin Nano 8GB \nAmpere GPU + Arm Cortex-A78AE CPU + 8GB LPDDR5 \n\n\nJetson Orin Nano 4GB \nAmpere GPU + Arm Cortex-A78AE CPU + 4GB LPDDR5 \n\n\n\u2022\n \nNote: References to Jetson Orin Nano can be read as Jetson Orin Nano 8GB and Jetson Orin Nano 4GB except \nwhere explicitly noted. \n\n\n \n\n\n**Description **\n**Operation/Performance **\n\n\nAI Performance \n\n\nJetson Orin Nano 8GB \n\n\nNumber of Operations (up to) \n\n\nSparse \n\u2022\n \n40 INT8 TOPs \n\n\n\u2022\n \n67 INT8 TOPs (MAXN_SUPER) \n\n\nDense \n\u2022\n \n20 INT8 TOPs \n\n\n\u2022\n \n33 INT8 TOPs (MAXN_SUPER) \n\n\nJetson Orin Nano 4GB \n\n\nNumber of Operations (up to) \n\n\nSparse \n\u2022\n \n20 INT8 TOPs \n\n\n\u2022\n \n34 INT8 TOPs (MAXN_SUPER) \n\n\nDense \n\u2022\n \n10 INT8 TOPs \n\n\n\u2022\n \n17 INT8 TOPs (MAXN_SUPER) \n\n\nAmpere GPU \n\n\nEnd-to-end lossless compression | Tile Caching | OpenGL\u00ae 4.6+ | OpenGL ES 3.2 | Vulkan\u2122 1.2\n\u25ca\n | CUDA 11.4\n+\n \n\n\nOperating Frequency (up to): \n\u2022\n \n625 MHz \n\n\n\u2022\n \n1020 MHz (MAXN_Super) \n\n\nJetson Orin Nano 8GB \n\n\nCUDA Core Performance: Number of Operations (up to) \n\n\n1024 NVIDIA\u00ae CUDA\u00ae cores | 32 Tensor cores \n\n\n\u2022\n \n1.28 FP32 TFLOPs | 2.56 FP16 TFLOPs \n\n\n\u2022\n \n2.08 FP32 TFLOPs | 4.16 FP16 TFLOPs (MAXN_SUPER) \n\n\nJetson Orin Nano 4GB \n\n\nCUDA Core Performance: Number of Operations (up to) \n\n\n512 NVIDIA\u00ae CUDA\u00ae cores | 16 Tensor cores  \n\n\n\u2022\n \n0.64 FP32 TFLOPs | 1.28 FP16 TFLOPs \n\n\n\u2022\n \n1.04 FP32 TFLOPs | 2.08 FP16 TFLOPs (MAXN_SUPER) \n\n\n \n \n \nOverview \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  2 \n\n\n**Description **\n**Operation/Performance **\n\n\nCPU Cluster \n\n\nSix-core Arm\u00ae Cortex\u00ae A78AE (64-bit) heterogeneous multi-processing (HMP) CPU architecture | 2x Clusters:  \n\n\n\u2022\n \n1x 4-core cluster with 128 KB L1 + 256 KB L2 cache per core; 2 MB L3 cluster-level cache) \n\n\n\u2022\n \n1x 2- core cluster with 128 KB L1 + 256 KB L2 cache per core, 2 MB L3 cluster-level cache) \n\n\n\u2022\n \nSystem Cache: 4 MB (shared across all clusters) \n\n\n\u2022\n \nSpec_Int rate : 106 | 118 (MAXN_SUPER) \n\n\nOperating Frequency per Core (up to): \n\u2022\n \n1.5 GHz \n\n\n\u2022\n \n1.7 GHz (MAXN_SUPER) \n\n\nMemory Subsystem \n\n\nMaximum Capacity: 8 GiB | 64-bit or 128-bit wide data bus | 128-bit AES Encryption | System MMU | TrustZone (TZ) \nSecure and OS-protection regions \n\n\nMaximum Operating Frequency (up to) \n2133 MHz | 3199 MHz (MAXN_SUPER) \n\n\nJetson Orin Nano 8GB \n\n\nPeak Memory Bandwidth: \n\n\n128-bit LPDDR5 DRAM  \n\n\n68 GB/s | 102 GB/s (MAXN_SUPER) \n\n\nJetson Orin Nano 4GB \n\n\nPeak Memory Bandwidth: \n\n\n64-bit LPDDR5 DRAM  \n\n\n34 GB/s | 51 GB/s (MAXN_SUPER) \n\n\nHD Video \n\n\n**Decode  **", "mimetype": "text/plain", "start_char_idx": 15645, "end_char_idx": 18271, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "3795078f-398a-4bba-97db-45901eb819c5": {"__data__": {"id_": "3795078f-398a-4bba-97db-45901eb819c5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "182bacf8-f4f5-48f8-8313-36fd22ff0201", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "07c9c5a710091a00b76ad10cf3df6d83aec0c9b25a92b2422c8fe1ba91746f7d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "181486ac-1a64-4f46-9650-fac62a370eec", "node_type": "1", "metadata": {}, "hash": "86ee8a7ddc92cf89c160e00c55d4c9b3e00b8b2bbe2e115139b372926073a56b", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Operating Frequency per Core (up to): \n\u2022\n \n1.5 GHz \n\n\n\u2022\n \n1.7 GHz (MAXN_SUPER) \n\n\nMemory Subsystem \n\n\nMaximum Capacity: 8 GiB | 64-bit or 128-bit wide data bus | 128-bit AES Encryption | System MMU | TrustZone (TZ) \nSecure and OS-protection regions \n\n\nMaximum Operating Frequency (up to) \n2133 MHz | 3199 MHz (MAXN_SUPER) \n\n\nJetson Orin Nano 8GB \n\n\nPeak Memory Bandwidth: \n\n\n128-bit LPDDR5 DRAM  \n\n\n68 GB/s | 102 GB/s (MAXN_SUPER) \n\n\nJetson Orin Nano 4GB \n\n\nPeak Memory Bandwidth: \n\n\n64-bit LPDDR5 DRAM  \n\n\n34 GB/s | 51 GB/s (MAXN_SUPER) \n\n\nHD Video \n\n\n**Decode  **\n\n\nSupported Standards: H.265 (HEVC), H.264, VP9, AV1 (see Multi-Standard Video Decoder section for detailed \ndescription) \n\n\n**Encode  **\n1080p30 Supported via CPU Cores with Software\n \n\n\nDisplay Controller Subsystem \n\n\nSingle display controller with support for eDP/DP/HDMI | 1x4K30 DP 1.2 (+MST for 2x 1080p60), HDMI 1.4, eDP 1.4 \n(see the Display section for more details on additional compatibility to DP 1.4a and HDMI 2.1) \n\n\nMaximum Resolution eDP/DP/HDMI (up to) \n3840x2160 at 30 Hz \n\n\nPCLK (up to) \n388 MHz \n\n\nAlways On Sensor Processor Engine \n\n\nThe Always On (AO) Sensor Processor Engine (SPE) is a Cortex-R5 subsystem with integrated instruction cache (I-\ncache), data cache (D-cache) and a tightly coupled memory (TCM) interface \n\n\nAudio Subsystem \n\n\nDedicated programmable audio processor | Arm Cortex A9 with NEON | PDM in/out | Industry-standard High-\nDefinition Audio (HDA) controller provides a multi-channel audio path to the HDMI\u00ae interface \n\n\nNetworking \n\n\n10/100/1000 Gigabit Ethernet | Media Access Controller (MAC) \n\n\nImaging \n\n\nEight lanes MIPI CSI-2 | D-PHY 2.1 (20 Gbps) \n\n\n \n \n \nOverview \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  3 \n\n\n**Description **\n**Operation/Performance **\n\n\nSecurity \n\n\nDedicated Platform Security Controller (PSC) for critical security use-cases, including secure boot and key \nmanagement. Two dedicated NIST-compliant Security Engines (SE) for hashing, symmetric/public key cryptographic \nalgorithms, key derivation, and random number generation. \n\n\n\u2022\n \nTrustZone technology support for DRAM and peripherals \n\n\n\u2022\n \nSide channel countermeasures (AES/RSA/ECC) \n\n\n\u2022\n \nHardware acceleration for various cryptographic operations and hardware assisted Key protection \n\n\n\u2022\n \nHardware random number generator \n\n\n\u2022\n \nProvides countermeasures against physical attacks (e.g., clock, voltage and temperature monitors) \n\n\nStorage \n\n\nSupports External Storage  \n\n\n>\n \nNVMe through PCIe \n\n\n\u2022\n \nPCIE0, x4 (Orin UPHY0 Lanes [7:4]), Ctrl #4  \n\n\n\u2022\n \nPCIE2, x2 (Orin UPHY2 Lanes [1:0]), Ctrl #7  \n\n\n\u2022\n \nPCIE2, x1 (Orin UPHY2 Lane [0]), Ctrl #7  \n\n\n\u2022\n \nPCIE3, x1 (Orin UPHY2 Lane [1]), Ctrl #9  \n\n\n>\n \nSSD through USB 3.2:  \n\n\n\u2022\n \nUSB 3.2 Port 0, 1, or 2 \n\n\nPeripheral Interfaces \n\n\n**USB:**\n xHCI host controller with integrated PHY (up to) 3x USB 3.2, 3x USB 2.0 \n\n\n**PCIe:**\n Up to GEN4 | 3 x1 (or 1 x2 + 1 x1) + 1 x4 | x1 and x2 (supports Root Port only), x4 (supports Root Port or \nEndpoint modes)", "mimetype": "text/plain", "start_char_idx": 17706, "end_char_idx": 20745, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "181486ac-1a64-4f46-9650-fac62a370eec": {"__data__": {"id_": "181486ac-1a64-4f46-9650-fac62a370eec", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3795078f-398a-4bba-97db-45901eb819c5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "69e2ba1030e2d26db271856ebad26a1292ad2c1bde70e214b692b43e7b7d9d92", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3917ce85-d157-4d85-8ff1-3b0cc46b0865", "node_type": "1", "metadata": {}, "hash": "824dbaeb11d048a07dfaa28714f44a7936c03babece578c2bd74e995b1b780ca", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\u2022\n \nPCIE2, x1 (Orin UPHY2 Lane [0]), Ctrl #7  \n\n\n\u2022\n \nPCIE3, x1 (Orin UPHY2 Lane [1]), Ctrl #9  \n\n\n>\n \nSSD through USB 3.2:  \n\n\n\u2022\n \nUSB 3.2 Port 0, 1, or 2 \n\n\nPeripheral Interfaces \n\n\n**USB:**\n xHCI host controller with integrated PHY (up to) 3x USB 3.2, 3x USB 2.0 \n\n\n**PCIe:**\n Up to GEN4 | 3 x1 (or 1 x2 + 1 x1) + 1 x4 | x1 and x2 (supports Root Port only), x4 (supports Root Port or \nEndpoint modes) \n\n\n**Audio: **\n2x I2S/2x Audio Hub (AHUB) | Supports I2S, RJM, LJM, PCM, TDM (multi-slot mode)\n** **\n\n\n**UART: **\n3 x UART \n\n\n**CAN: **\nSingle independent CAN port/channel supports connectivity to one CAN network\n** **\n\n\n**SPI: **\n2 x SPI\n** **\n\n\n**I2C: **\n4 x I2C \n\n\n**PWM:**\n 4 x PWM outputs \n\n\n**GPIO:**\n 15 x GPIOs\n** **\n\n\nMechanical \n\n\nModule Size: 69.6 mm x 45 mm | 260 pin SO-DIMM Connector \n\n\nOperating Requirements \n\n\nTemp. Range (T\nJ\n)*: -25\u00b0C \u2013 105F\u00b0C | Supported Power Input: 5V | Operating Lifetime (24x7): 5 years \nJetson Orin Nano 8GB Modes: 7W | 15W | 25W (MAXN_SUPER) \nJetson Orin Nano 4GB Modes: 7W | 10W | 25W (MAXN_SUPER)\n \n\n\nNotes: \n\n\n\u2022\n \nRefer to the Software Features section of the latest L4T Development Guide for a list of supported features; all \nfeatures may not be available. \n\n\n\u2022\n \n\u25ca\n  Product is based on a published Khronos Specification and is expected to pass the Khronos Conformance \nProcess. Current conformance status can be found at \nwww.khronos.org/conformance\n. \n\n\n\u2022\n \n*  See the \n*Jetson Orin Nano Series Thermal Design Guide *\nfor details \n\n\n \n\n\n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \nDS-11105-001_v1.5  |  4 \n\n\n# Chapter 2.\n#  \n# Functional Description \n\n\nThe NVIDIA\u00ae Jetson Orin\u2122 Nano brings AI supercomputer performance to the edge in a compact \nsystem-on-module (SOM) which is smaller than a credit card. Jetson Orin Nano is built around a \nlow-power version of the NVIDIA Orin SoC, combining the NVIDIA Ampere\u2122 GPU architecture with \n64-bit operating capability, integrated advanced multi-function video and image processing, and \nNVIDIA Deep Learning Accelerators. \n\n\nCompute performance up to 40 (Sparse) INT8 TOPs and 20 (Dense) INT8 TOPs on the Jetson Orin \nNano 8GB and up to 20 (S) INT8 TOPs and 10 (D) INT8 TOPs on the Jetson Orin Nano 4GB enables \nthese modules to run multiple neural networks in parallel and process data from multiple high-\nresolution sensors simultaneously. It also offers a unique combination of performance and power \nadvantages with a rich set of I/Os, from high-speed CSI and PCIe to low-speed I2Cs and GPIOs, \nallowing embedded and edge computing devices that demand increased performance but are \nconstrained by size, weight, and power budgets. \n\n\n \n\n\n \n**Note:**\n If MAXN_SUPER is enabled, the compute performance increases up to 67 (Sparse) \nINT8 TOPs and 33 (Dense) INT8 TOPs on Jetson Orin Nano 8GB, and up to 34 (S) and 17 (D) \non Jetson Orin Nano 4GB \n\n\n# 2.1\n#  \n# Ampere GPU", "mimetype": "text/plain", "start_char_idx": 20343, "end_char_idx": 23231, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "3917ce85-d157-4d85-8ff1-3b0cc46b0865": {"__data__": {"id_": "3917ce85-d157-4d85-8ff1-3b0cc46b0865", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "181486ac-1a64-4f46-9650-fac62a370eec", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "0035ce82ecbdd9202384000b5aa244fb0ed8e36663fa827996f9888e4879c9cb", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "9abab5fe-e31c-43f5-8a31-9f2d6ed0b512", "node_type": "1", "metadata": {}, "hash": "2652116cc2e2c77ced9eafe4be7d055b276eff5955c56c47f0873847d1d93a73", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Note:**\n If MAXN_SUPER is enabled, the compute performance increases up to 67 (Sparse) \nINT8 TOPs and 33 (Dense) INT8 TOPs on Jetson Orin Nano 8GB, and up to 34 (S) and 17 (D) \non Jetson Orin Nano 4GB \n\n\n# 2.1\n#  \n# Ampere GPU \n\n\nThe NVIDIA Ampere GPU introduces a new design for the Streaming Multiprocessor (SM) that \ndramatically improves performance per watt and performance per area, along with supporting \nTensor Cores and TensorRT cores. Ampere GPUs improve on the previous NVIDIA Turing\u2122 \ngeneration; and are software compatible so that the same APIs are used.  \n\n\nThe NVIDIA Ampere Architecture GPU has several enhancements for compute and graphics \ncapability that include:  \n\n\n>\n \nSparsity: fine grained structured sparsity doubles throughput and reduces memory usage.  \n\n\n>\n \n2x CUDA floating-point performance: higher compute math speed.  \n\n\n>\n \nSM architecture improves bandwidth to the L1 cache and shared memory and reduces L1 \nmiss latency.  \n\n\n>\n \nImproved async compute, and post-L2 cache compression compared to NVIDIA Turing.  \n\n\nThe GPC is a dedicated hardware block for rasterization, shading, texturing, and compute. The \nGPU\u2019s core graphics functions are performed inside the GPC. Inside the GPC, the SM CUDA cores \nperform pixel/vertex/geometry shading and physics/compute calculations. Texture units perform \ntexture filtering and load/store units fetch and save data to memory. Special Function Units \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  5 \n\n\n(SFUs) handle transcendental and graphics interpolation instructions. Tensor cores perform \nmatrix multiplies to greatly accelerate DL inferencing. The RTcore unit assists Ray Tracing by \naccelerating Bounding Volume Hierarchy (BVH) traversal and intersection of scene geometry \nduring Ray Tracing. \n\n\nThere are multiple texture processing clusters (TPC) units within a graphics processing cluster \n(GPC), each TPC includes two SMs, a Polymorph Engine, two Texture Units, and a Ray Tracing core \n(RTcore). Each GPC includes a Raster Engine (ROP), which can access all of memory. Each SM is \npartitioned into four separate processing blocks, each with its own instruction buffer, scheduler \nand 128 CUDA cores. \n\n\nFinally, the PolyMorph engine handles vertex fetch, tessellation, viewport transform, attribute    \nsetup, and stream output. The SM geometry and pixel processing performance make it highly \nsuitable for rendering advanced user interfaces and complex gaming applications. The power \nefficiency of the Ampere GPU enables this performance on devices with power-limited \nenvironments. \n\n\n## 2.1.1\n##  \n## Compute Features  \n\n\nAmpere introduces third-generation NVIDIA Tensor Cores which offer a wider range of precisions \nincluding TensorFloat-32 (TF32), bfloat16, FP16, and INT8 all of which provide unmatched \nversatility and performance.  \n\n\nTensorFloat-32 (TF32) is a new format that uses the same 10-bit Mantissa as half-precision \n(FP16) math and is shown to have more than sufficient margin for the precision requirements of \nAI workloads. In addition, since the TF32 adopts the same 8-bit exponent as FP32 it can support \nthe same numeric range.  \n\n\nAmpere adds support for structured sparsity. Not all the parameters of modern AI networks are \nneeded for accurate predictions and inference, and some can be converted to zeros to make the \nmodels \u201csparse\u201d without compromising accuracy. The Tensor Cores in Ampere can provide up to \n2x higher performance for inference of sparse models.  \n\n\nAmpere supports Compute Data Compression which can accelerate unstructured sparsity and \nother compressible data patterns. Compression in L2 provides up to a 4x improvement in DRAM \nread/write bandwidth, up to 4x improvement in L2 read bandwidth, and up to a 2x improvement in \nL2 capacity.  \n\n\nAmpere also supports many other enhancements for higher compute throughput. \n\n\nTable 2-1: GPU Operation  \n\n\n**Module **\n**CUDA Cores **\n**Tensor Cores **\n**Operating Frequency per Core **\n**(up to) **\n\n\nJetson Orin Nano 8GB  \n1024 \n32 \n625 MHz | 1020 MHz (MAXN_SUPER)", "mimetype": "text/plain", "start_char_idx": 23003, "end_char_idx": 27124, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9abab5fe-e31c-43f5-8a31-9f2d6ed0b512": {"__data__": {"id_": "9abab5fe-e31c-43f5-8a31-9f2d6ed0b512", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3917ce85-d157-4d85-8ff1-3b0cc46b0865", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "ba71d8b9d61bcd179ee96484fc7fef4d7f537c1d0c541be49e7b37a050765de4", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "cb240fbf-4421-4d7c-a4f0-2275c6ae9636", "node_type": "1", "metadata": {}, "hash": "57afec1cc88531501f3e052584f0abe336f188ab1fec0ea80267a6aa62af9eae", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Ampere supports Compute Data Compression which can accelerate unstructured sparsity and \nother compressible data patterns. Compression in L2 provides up to a 4x improvement in DRAM \nread/write bandwidth, up to 4x improvement in L2 read bandwidth, and up to a 2x improvement in \nL2 capacity.  \n\n\nAmpere also supports many other enhancements for higher compute throughput. \n\n\nTable 2-1: GPU Operation  \n\n\n**Module **\n**CUDA Cores **\n**Tensor Cores **\n**Operating Frequency per Core **\n**(up to) **\n\n\nJetson Orin Nano 8GB  \n1024 \n32 \n625 MHz | 1020 MHz (MAXN_SUPER) \n\n\nJetson Orin Nano 4GB  \n512 \n16 \n625 MHz | 1020 MHz (MAXN_SUPER) \n\n\n \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  6 \n\n\n## 2.1.2\n##  \n## Graphic Features \n\n\nAmpere graphics capabilities include: \n\n\n>\n \nEnd-to-end lossless compression, including Post-L2 compression, enabling compression of M \nstores. \n\n\n>\n \nTiled Caching \n\n\n>\n \nOpenGL 4.6+, Vulkan 1.2+, CUDA 11.4+ \n\n\n>\n \nAdaptive Scalable Texture Compression (ASTC) LDR profile supported. \n\n\n>\n \nModern Graphics features: \n\n\n\u2022\n \nRay Tracing \n\n\n\u2022\n \nDL Inferencing \n\n\n\u2022\n \nMesh Shaders \n\n\n\u2022\n \nSampler Feedback \n\n\n\u2022\n \nVariable Rate Shading \n\n\n\u2022\n \nTexture LOD in compute programs \n\n\n>\n \nIterated blend, ROP OpenGL-ES blend modes. \n\n\n>\n \n2D BLIT from 3D class avoids channel switch. \n\n\n>\n \n2D color compression. \n\n\n>\n \nConstant color render SM bypass. \n\n\n>\n \n2x, 4x, 8x MSAA with color and Z compression. \n\n\n>\n \nNon-power-of-2 and 3D textures, FP16 texture filtering. \n\n\n>\n \nFP16 shader support. \n\n\n>\n \nGeometry and Vertex attribute Instancing. \n\n\n>\n \nParallel pixel processing. \n\n\n>\n \nEarly-z reject: Fast rejection of occluded pixels acts as multiplier on pixel shader and texture \nperformance while saving power and bandwidth. \n\n\n>\n \nVideo protection region. \n\n\n# 2.2\n#  \n# Cortex CPU Complex  \n\n\nThe CPU cluster is comprised of six cores of Arm Cortex-A78AE Core processors organized as one \nquad-core clusters, and one dual-core cluster. Clusters contain private L1 and L2 caches per core, \na Snoop Control Unit (SCU), and a cluster-level L3 cache (shared by the four cores), an \ninterconnect fabric and debug support modules (CoreSight).  \n\n\nFeatures:  \n\n\n>\n \nSuperscalar, variable-length, out-of-order pipeline.  \n\n\n>\n \nDynamic branch prediction with Branch Target Buffer (BTB) and a branch direction predictor \nusing previous branch history, a return stack, a static predictor, and an indirect predictor.  \n\n\n>\n \nA 1.5K entry, 4-way skewed associative L0 Macro-OP (MOP) cache.  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  7 \n\n\n>\n \n32-entry fully-associative L1 instruction TLB with native support for 4KB, 16KB, 64KB, and \n2MB page sizes.  \n\n\n>\n \n32-entry fully-associative L1 data TLB with native support for 4KB, 16KB, 64KB, 2MB, and \n512MB page sizes.  \n\n\n>\n \n4-way set-associative unified 1024-entry Level 2 (L2) TLB in each processor.  \n\n\n>\n \nL1 caches \u2013 separate 64 KB I-cache and 64 KB D-cache for each core.  \n\n\n>\n \nL2 cache \u2013 a unified, 8-way set associative, 256 KB L2 cache per core.  \n\n\n>\n \n40-bit Physical Address (PA).  \n\n\nCortex-A78AE CPU supports:  \n\n\n>\n \nFull implementation of Armv8.2-A architecture instruction set and select instructions from \nArmv8.3-A, Armv8.4-A, and Armv8.5-A extensions.", "mimetype": "text/plain", "start_char_idx": 26562, "end_char_idx": 29930, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "cb240fbf-4421-4d7c-a4f0-2275c6ae9636": {"__data__": {"id_": "cb240fbf-4421-4d7c-a4f0-2275c6ae9636", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "9abab5fe-e31c-43f5-8a31-9f2d6ed0b512", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "21b872cbd1bca978ac231eabf263addc77171d2e5e19680e6c90850bdcd5bfd5", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a4d06fd0-046d-4ef5-a8c8-30546f10c470", "node_type": "1", "metadata": {}, "hash": "12f2084a462299638acb800dd04dbfe734a904cbc76bdd4a7bac146d724b2afd", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \n32-entry fully-associative L1 data TLB with native support for 4KB, 16KB, 64KB, 2MB, and \n512MB page sizes.  \n\n\n>\n \n4-way set-associative unified 1024-entry Level 2 (L2) TLB in each processor.  \n\n\n>\n \nL1 caches \u2013 separate 64 KB I-cache and 64 KB D-cache for each core.  \n\n\n>\n \nL2 cache \u2013 a unified, 8-way set associative, 256 KB L2 cache per core.  \n\n\n>\n \n40-bit Physical Address (PA).  \n\n\nCortex-A78AE CPU supports:  \n\n\n>\n \nFull implementation of Armv8.2-A architecture instruction set and select instructions from \nArmv8.3-A, Armv8.4-A, and Armv8.5-A extensions.  \n\n\n>\n \nEmbedded Trace Microcell (ETM) based on the ETMv4.2 architecture.  \n\n\n>\n \nPerformance Monitor Unit (PMU) based on the PMUv3 architecture.  \n\n\n>\n \nCoreSight for debugging based on CoreSightv3 architecture.  \n\n\n>\n \nCross Trigger Interface (CTI) for multiprocessor debugging.  \n\n\n>\n \nGeneric Timer Interface based on Armv8-A architecture and 64-bit count input from external \nsystem counter.  \n\n\n>\n \nCryptographic Engine for crypto function support.  \n\n\n>\n \nInterface to an external Generic Interrupt Controller based on GICv3 architecture.  \n\n\n>\n \nPower management with multiple power domains.  \n\n\nTable 2-2: CPU Operation  \n\n\n**Module **\n**CPU Cores **\n**CPU Maximum Frequency **\n\n\nOrin Nano 8GB \n6 \n1.5 GHz | 1.7 GHz (MAXN_SUPER) \n\n\nOrin Nano 4GB \n6 \n1.5 GHz | 1.7 GHz (MAXN_SUPER) \n\n\n# 2.3\n#  \n# Memory Subsystem  \n\n\n8GB 128-bit LPDDR5 DRAM is used on the Jetson Orin Nano 8GB, and 4GB 64-bit LPDDR5 DRAM \nis used in the Jetson Orin Nano 4GB. It supports the following:  \n\n\n>\n \nSecure external memory access using TrustZone technology.  \n\n\n>\n \nSystem MMU  \n\n\n>\n \nMaximum operating frequency: 2133 MHz or 3199 MHz (MAXN_SUPER) \n\n\nThe Memory Subsystem (MSS) provides access to local DRAM, SysRAM, and provides a SyncPoint \nInterface for inter-processor signaling. The MSS supports full-speed I/O coherence by routing \nrequests through a scalable coherence fabric. It also supports a comprehensive set of safety and \nsecurity mechanisms. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  8 \n\n\nStructurally, the MSS consists of: \n\n\n>\n \nMSS Data Backbone - routes requests from clients to the MSS Hub and responses from MSS \nHub to the clients. \n\n\n>\n \nMSS Hub - receives and arbitrates among client requests, performs SMMU translation, and \nsends requests to MCF. \n\n\n>\n \nMemory Controller Fabric (MCF) - performs security checks, feeds I/O coherent requests to \nthe Scalable Coherence Fabric (SCF), and directs requests to the multiple memory channels. \n\n\n>\n \nMemory Controller (MC) Channels - row sorter/arbiter and DRAM controllers. \n\n\n>\n \nDRAM I/O - channel-to-pad fabric, DRAM I/O pads, and PLLs. \n\n\nJetson Orin Nano provides three independent column address bits to each sub-partition, allowing \nit access different 32-byte sectors of a Group of Bytes (GOB) between the sub-partitions. It \nprovides connections between a wide variety of clients, supporting their bandwidth, latency, \nquality-of-service needs, and any special ordering requirements that are needed. The MSS \nsupports a variety of security and safety features and address translation for clients that use \nvirtual addresses. \n\n\nFeatures: \n\n\n>\n \nLPDDR5 \n\n\n>\n \n64-bit or 128-bit wide data bus. \n\n\n>\n \nLow latency path and fast read/response path support for the CPU complex cluster. \n\n\n>\n \nSupport for low-power modes: \n\n\n\u2022\n \nSoftware controllable entry/exit from self-refresh, power down, and deep power down \n\n\n\u2022\n \nHardware dynamic entry/exit from power down, self-refresh \n\n\n\u2022\n \nPads use DPD mode during idle periods.", "mimetype": "text/plain", "start_char_idx": 29362, "end_char_idx": 32987, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a4d06fd0-046d-4ef5-a8c8-30546f10c470": {"__data__": {"id_": "a4d06fd0-046d-4ef5-a8c8-30546f10c470", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "cb240fbf-4421-4d7c-a4f0-2275c6ae9636", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "dcd7c297bcabc666863c0f226f42ffbdfe20ecae68573eb4aa9c411523ee25f2", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c2c6e5cc-fe0b-483e-a80e-f14a2834fc97", "node_type": "1", "metadata": {}, "hash": "5b3b5bf95d9e7aab7a20d92e5faca03d2cd0a6ac33783824d05fd9dcc3497daf", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Features: \n\n\n>\n \nLPDDR5 \n\n\n>\n \n64-bit or 128-bit wide data bus. \n\n\n>\n \nLow latency path and fast read/response path support for the CPU complex cluster. \n\n\n>\n \nSupport for low-power modes: \n\n\n\u2022\n \nSoftware controllable entry/exit from self-refresh, power down, and deep power down \n\n\n\u2022\n \nHardware dynamic entry/exit from power down, self-refresh \n\n\n\u2022\n \nPads use DPD mode during idle periods. \n\n\n>\n \nHigh-bandwidth interface to the integrated Ampere GPU. \n\n\n>\n \nFull-speed I/O coherence with bypass for Isochronous (ISO) traffic. \n\n\n>\n \nSystem Memory-Management Unit (SMMU) for address translation based on the Arm SMMU-\n500. \n\n\n>\n \nHigh-bandwidth PCIe ordered writes. \n\n\n>\n \nAES-XTS encryption with 128-bit key. \n\n\n# 2.4\n#  \n# Memory \n\n\nThe Jetson Orin Nano 8GB integrates 8GB 128-bit LPDDR5 DRAM, and Jetson Orin Nano 4GB \nintegrates 4GB 64-bit LPDDR5 DRAM. Maximum frequency of Jetson Orin Nano Memory is 2133 \nMHz or 3199MHz (MAXN_SUPER). The theoretical peak memory bandwidth on Orin Nano 8GB is \n68 GB/s or 102 GB/s (MAXN_SUPER), and on Orin Nano 4GB is 34 GB/s or 51 GB/s (MAXN_SUPER). \n\n\nThe Memory Controller (MC) maximizes memory utilization while providing minimum latency \naccess for critical CPU requests. An arbiter is used to prioritize requests, optimizing memory \naccess efficiency and utilization and minimizing system power consumption. The MC provides \naccess to main memory for all internal devices. It provides an abstract view of memory to its \nclients via standardized interfaces, allowing the clients to ignore details of the memory hierarchy. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  9 \n\n\nIt optimizes access to shared memory resources, balancing latency and efficiency to provide best \nsystem performance, based on programmable parameters. \n\n\nFeatures: \n\n\n>\n \nTrustZone (TZ) Secure and OS-protection regions. \n\n\n>\n \nSystem Memory Management Unit. \n\n\n>\n \nDual CKE signals for dynamic power down per device. \n\n\n>\n \nDynamic Entry/Exit from Self-Refresh and Power Down states. \n\n\n# 2.5\n#  \n# Video Input Interfaces \n\n\n## 2.5.1\n##  \n## MIPI Camera Serial Interface (CSI)  \n\n\n \n\n\n**Standard **\n\n\nMIPI CSI 2.0 Receiver specification \n\n\nMIPI D-PHY\u00ae 2.1 Physical Layer specification \n\n\n \n\n\nThe NVIDIA Camera Serial Interface (NVCSI) works with the Video Input (VI) unit to capture an \nimage from a sensor, where NVCSI is a source of pixel data to VI. NVCSI works in streaming mode \nwhile VI captures the required frames using a single-shot mode of operation. All sync point \ngeneration for software is handled at VI; the delay between NVCSI and VI is negligible in software \nterms. NVCSI does not have a direct memory port, instead it sends the pixel data to memory \nthrough the VI.  \n\n\nFifth-generation NVIDIA camera solution (NVCSI 2.0, VI 5.0, and ISP 6.x) provides a combination \nhost that supports enhanced MIPI D-PHY (with lane deskew support) physical layer options in two \n4-lane or four 2-lane configurations; or combinations of these. Orin Nano can support up to 16 \nvirtual channels (VC) and supports data type interleaving.   \n\n\n>\n \nVirtual Channel Interleaving: VCs are defined in the CSI-2 specification and are useful when \nsupporting multiple camera sensors. With the VC capability, a one-pixel parser (PP) can de-\ninterleave up to 16 image streams.  \n\n\n>\n \nData Type Interleaving: In HDR line-by-line mode, the sensor can output long/short exposure \nlines using the same VC and a different programmable data type (DT).", "mimetype": "text/plain", "start_char_idx": 32597, "end_char_idx": 36121, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c2c6e5cc-fe0b-483e-a80e-f14a2834fc97": {"__data__": {"id_": "c2c6e5cc-fe0b-483e-a80e-f14a2834fc97", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a4d06fd0-046d-4ef5-a8c8-30546f10c470", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "f4e8fe625f51e810d8ae1fb94317225ebaed182541ca8cf8fc1d8ebb0b28d863", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d88cff41-906e-4d75-b870-58b2fddf7e31", "node_type": "1", "metadata": {}, "hash": "b31e6defa7d973f354e7215c5709267daa4a210be224bf732bc9d065718db64c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Fifth-generation NVIDIA camera solution (NVCSI 2.0, VI 5.0, and ISP 6.x) provides a combination \nhost that supports enhanced MIPI D-PHY (with lane deskew support) physical layer options in two \n4-lane or four 2-lane configurations; or combinations of these. Orin Nano can support up to 16 \nvirtual channels (VC) and supports data type interleaving.   \n\n\n>\n \nVirtual Channel Interleaving: VCs are defined in the CSI-2 specification and are useful when \nsupporting multiple camera sensors. With the VC capability, a one-pixel parser (PP) can de-\ninterleave up to 16 image streams.  \n\n\n>\n \nData Type Interleaving: In HDR line-by-line mode, the sensor can output long/short exposure \nlines using the same VC and a different programmable data type (DT). \n\n\n>\n \nFrequency Target: The parallel pixel processing rate, measured in pixels-per-clock (PPC), is \nincreased to allow higher throughput and lower clock speeds. To support higher bandwidth \nwithout increasing the operating frequency, the host processes multiple pixels in one clock. \nNVCSI is capable of processing four PPCs when bits-per-pixel (BPP) is greater than 16, and \neight PPC when BPP is less than or equal to 16. \n\n\n>\n \nWith the new streaming mode in NVCSI, one PP can handle all traffic (embedded data and \nimage data) from one camera device, including 16 VCs. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  10 \n\n\nFeatures: \n\n\n>\n \nSupports the MIPI D-PHY v2.1 physical layer option: \n\n\n\u2022\n \nMIPI D-PHY supports up to 2.5 Gbits/sec per pair, for an aggregate bandwidth of 20 Gbps \nfrom eight pairs. \n\n\n>\n \nBased on MIPI CSI-2 v3.0 protocol stack. \n\n\n>\n \nIncludes six-pixel parsers (PP). \n\n\n>\n \nSupports up to 16 virtual channels.  \n\n\n>\n \nSupported input data formats: \n\n\n\u2022\n \nRGB: RGB888, RGB666, RGB565, RGB555, RGB444 \n\n\n\u2022\n \nYUV: YUV420-8b (legacy), YUV420-8b  \n\n\n\u2022\n \nRAW: RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16,  \n\n\n>\n \nData Type Interleave support.  \n\n\nTable 2-3: CSI Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n10 \nCSI0_CLK_N \nCamera, CSI 0 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n12 \nCSI0_CLK_P \nCamera, CSI 0 Clock+ \nInput \nMIPI D-PHY \n\n\n4 \nCSI0_D0_N \nCamera, CSI 0 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n6 \nCSI0_D0_P \nCamera, CSI 0 Data 0+ \nInput \nMIPI D-PHY \n\n\n16 \nCSI0_D1_N \nCamera, CSI 0 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n18 \nCSI0_D1_P \nCamera, CSI 0 Data 1+ \nInput \nMIPI D-PHY \n\n\n9 \nRSVD (CSI1_CLK_N) \nCamera, CSI 1 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n11 \nRSVD (CSI1_CLK_P) \nCamera, CSI 1 Clock+ \nInput \nMIPI D-PHY \n\n\n3 \nCSI1_D0_N \nCamera, CSI 1 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n5 \nCSI1_D0_P \nCamera, CSI 1 Data 0+ \nInput \nMIPI D-PHY \n\n\n15 \nCSI1_D1_N \nCamera, CSI 1 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n17 \nCSI1_D1_P \nCamera, CSI 1 Data 1+ \nInput \nMIPI D-PHY \n\n\n28 \nCSI2_CLK_N \nCamera, CSI 2 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n30 \nCSI2_CLK_P \nCamera, CSI 2 Clock+ \nInput \nMIPI D-PHY \n\n\n22 \nCSI2_D0_N \nCamera, CSI 2 Data 0\u2013 \nInput \nMIPI D-PHY", "mimetype": "text/plain", "start_char_idx": 35373, "end_char_idx": 38363, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d88cff41-906e-4d75-b870-58b2fddf7e31": {"__data__": {"id_": "d88cff41-906e-4d75-b870-58b2fddf7e31", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c2c6e5cc-fe0b-483e-a80e-f14a2834fc97", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "aa829666a8f34963212b6ff009ae545e9fe6dacd46bb1af19665b5ff800e0f38", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "9e1db95b-2639-4418-9fdc-25260d1e2009", "node_type": "1", "metadata": {}, "hash": "91bdf5ac2df0e707d0bc9331f866b0bf61383d6142478a4508650e88ca87e7e1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "3 \nCSI1_D0_N \nCamera, CSI 1 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n5 \nCSI1_D0_P \nCamera, CSI 1 Data 0+ \nInput \nMIPI D-PHY \n\n\n15 \nCSI1_D1_N \nCamera, CSI 1 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n17 \nCSI1_D1_P \nCamera, CSI 1 Data 1+ \nInput \nMIPI D-PHY \n\n\n28 \nCSI2_CLK_N \nCamera, CSI 2 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n30 \nCSI2_CLK_P \nCamera, CSI 2 Clock+ \nInput \nMIPI D-PHY \n\n\n22 \nCSI2_D0_N \nCamera, CSI 2 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n24 \nCSI2_D0_P \nCamera, CSI 2 Data 0+ \nInput \nMIPI D-PHY \n\n\n34 \nCSI2_D1_N \nCamera, CSI 2 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n36 \nCSI2_D1_P \nCamera, CSI 2 Data 1+ \nInput \nMIPI D-PHY \n\n\n27 \nCSI3_CLK_N \nCamera, CSI 3 Clock\u2013 \nInput \nMIPI D-PHY \n\n\n29 \nCSI3_CLK_P \nCamera, CSI 3 Clock+ \nInput \nMIPI D-PHY \n\n\n21 \nCSI3_D0_N \nCamera, CSI 3 Data 0\u2013 \nInput \nMIPI D-PHY \n\n\n23 \nCSI3_D0_P \nCamera, CSI 3 Data 0+ \nInput \nMIPI D-PHY \n\n\n33 \nCSI3_D1_N \nCamera, CSI 3 Data 1\u2013 \nInput \nMIPI D-PHY \n\n\n35 \nCSI3_D1_P \nCamera, CSI 3 Data 1+ \nInput \nMIPI D-PHY \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  11 \n\n\nTable 2-4: Camera Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n116 \nCAM0_MCLK \nCamera 0 Reference Clock \nOutput \nCMOS \u2013 1.8V \n\n\n114 \nCAM0_PWDN \nCamera 0 Powerdown or GPIO \nOutput \nCMOS \u2013 1.8V \n\n\n122 \nCAM1_MCLK \nCamera 1 Reference Clock \nOutput \nCMOS \u2013 1.8V \n\n\n120 \nCAM1_PWDN \nCamera 1 Powerdown or GPIO \nOutput \nCMOS \u2013 1.8V \n\n\n## 2.5.2\n##  \n## Video Input (VI) \n\n\nThe VI block receives data from the CSI receiver and prepares it for presentation to system \nmemory or the dedicated image signal processor execution resources. The VI block provides \nformatting for RGB, YCbCr, and raw Bayer data in support of several camera user models. These \nmodels include single and multi-camera systems, which may have up to six active streams. The \ninput streams are obtained from MIPI compliant CMOS sensor camera modules. \n\n\n## 2.5.3\n##  \n## Image Signal Processor (ISP)  \n\n\nThe ISP module takes data from the VI/CSI module or memory in raw Bayer format and processes \nit to YUV output. The imaging subsystem supports raw (Bayer) image sensors up to 10 million \npixels. Advanced image processing is used to convert input to YUV data and remove artifacts \nintroduced by high-megapixel CMOS sensors and optics with up to 30-degree CRA. \n\n\nThe ISP in the Jetson Orin Nano supports a maximum frequency of 704 MHz, with two \npixels/clock is equivalent to approximately 1408 MPixels.  \n\n\nFeatures: \n\n\n>\n \nFlexible post-processing architecture for supporting custom computer vision and \ncomputational imaging operations. \n\n\n>\n \nHardware noise reduction \n\n\n>\n \nBlack-level compensation \n\n\n>\n \nLens-shading compensation \n\n\n>\n \nBad pixel correction \n\n\n>\n \nEdge enhancement \n\n\n>\n \nColor and gamma correction  \n\n\n>\n \nGlobal and local tone mapping \n\n\n>\n \nColor-space conversion (RGB to YUV) \n\n\n \n#  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  12", "mimetype": "text/plain", "start_char_idx": 37956, "end_char_idx": 40958, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9e1db95b-2639-4418-9fdc-25260d1e2009": {"__data__": {"id_": "9e1db95b-2639-4418-9fdc-25260d1e2009", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d88cff41-906e-4d75-b870-58b2fddf7e31", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "16ff8fc0841c743d418acf7c8d41dfa8dfe9bb4ebb7c89b3632951beff69a4f9", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "9938da23-4376-47f4-8c48-7b0ddf431d88", "node_type": "1", "metadata": {}, "hash": "d1ef9ebfc32d32f91cb9cc58c056013c0017c68923f76e48c6d6914c73dcaf59", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The ISP in the Jetson Orin Nano supports a maximum frequency of 704 MHz, with two \npixels/clock is equivalent to approximately 1408 MPixels.  \n\n\nFeatures: \n\n\n>\n \nFlexible post-processing architecture for supporting custom computer vision and \ncomputational imaging operations. \n\n\n>\n \nHardware noise reduction \n\n\n>\n \nBlack-level compensation \n\n\n>\n \nLens-shading compensation \n\n\n>\n \nBad pixel correction \n\n\n>\n \nEdge enhancement \n\n\n>\n \nColor and gamma correction  \n\n\n>\n \nGlobal and local tone mapping \n\n\n>\n \nColor-space conversion (RGB to YUV) \n\n\n \n#  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  12 \n\n\n# 2.6\n#  \n# Sensor Processing Engine  \n\n\nThe Cortex-R5 processor in the Always On (AON) block is also referred to as the Sensor \nProcessing Engine (SPE). The AON cluster provides all the necessary hardware features to \nsupport low power sensor management and wake use cases. The cluster consists of an Arm \nCortex-R5 processor core with a tightly coupled RAM, supporting peripherals (such as timers and \nan interrupt controller), various I/O controller peripherals, and routing logic.  \n\n\nAON Cortex-R5 implementation:  \n\n\n>\n \nArm v7-R ISA  \n\n\n>\n \nIntegrated instruction and data caches  \n\n\n>\n \nTightly coupled memory (TCM) interface for local SRAM  \n\n\n>\n \nVectored interrupt support  \n\n\n>\n \n64-bit AXI Initiator interface for DRAM requests  \n\n\n>\n \n32-bit AXI Initiator interface for MMIO requests  \n\n\n>\n \n32-bit AHB Initiator interface for Arm Vectored Interrupt Controller (AVIC) access  \n\n\n>\n \nAXI Target interface for DMA access to the local SRAM  \n\n\n# 2.7\n#  \n# Security Subsystem  \n\n\nThis subsystem is comprised of the following:  \n\n\n>\n \nPlatform Security Controller (PSC)  \n\n\n>\n \nSecurity Engine (SE)  \n\n\n## 2.7.1\n##  \n## Platform Security Controller \n\n\nThe Platform Security Controller (PSC) is a highly secure subsystem to protect and manage \nassets (keys, fuses, functions, and features) within the SoC, provide trusted services, increase \nresilience against attacks on the SoC, and provide a greater level of protection against software \nand hardware attacks on the subsystem itself.  \n\n\n**Key Management and Protection:**\n The PSC will be the only mechanism with access to the most \ncritical secrets in the chip. This subsystem represents the highest level of protection in Orin and \nthe subsystem itself is highly resilient to a wide range of software and hardware attacks.  \n\n\n**Trusted Services:**\n The primary PSC services include secure authentication (for example, during \nSoC secure boot), provisioning of additional keys, ID, data, key access and management, random \nnumber generation, and trusted time reporting.  \n\n\n**Security Monitor:**\n The PSC will be responsible for periodic security housekeeping tasks, including \ncontinually assessing the security status of the SoC, actively monitor known or potential attack \npatterns (for example, such as voltage glitching or thermal attacks), mitigate hardware attack \nrisks, and to take action in the case of a detected attack. The PSC will have the ability to accept \nupdates as workarounds to improve the robustness of the system in the field.  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  13 \n\n\n## 2.7.2\n##  \n## Security Engine  \n\n\nThe Security Engine (SE) provides hardware acceleration for cryptographic algorithms. There are \ntwo instances of SE available for software usage:  \n\n\n>\n \nTZ-SE: accessible only by TrustZone software.  \n\n\n>\n \nNS/TZ-SE: configurable to be accessible only by TrustZone software or TrustZone and non-\nsecure software.  \n\n\nThe SE provides hardware acceleration for various cryptographic operations and hardware \nassisted Key protection. The crypto operations that the SE provides can be used by software to \nbuild crypto protocols and security features. All of these crypto operations are based on Crypto \nalgorithms approved by the National Institute of Standards and Technology (NIST).  \n\n\nThe SE supports the following:  \n\n\n>\n \nNIST-compliant asymmetric, symmetric cryptography and hashing \n\n\n>\n \nSide channel countermeasures [AES/RSA/ECC]  \n\n\n>\n \nIndependent channels for parallelization", "mimetype": "text/plain", "start_char_idx": 40293, "end_char_idx": 44521, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9938da23-4376-47f4-8c48-7b0ddf431d88": {"__data__": {"id_": "9938da23-4376-47f4-8c48-7b0ddf431d88", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "9e1db95b-2639-4418-9fdc-25260d1e2009", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c44b19bb9bbb016adf059a2db2df67823ca6c98c72573c2e294e62f51603c508", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1ee59d9d-dea4-414f-812d-73b19d93289e", "node_type": "1", "metadata": {}, "hash": "dc0aa92b56b8ba37c83372977cc3a07ba692fb5f81f9780bf5d4d8a8e0c2ee47", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## 2.7.2\n##  \n## Security Engine  \n\n\nThe Security Engine (SE) provides hardware acceleration for cryptographic algorithms. There are \ntwo instances of SE available for software usage:  \n\n\n>\n \nTZ-SE: accessible only by TrustZone software.  \n\n\n>\n \nNS/TZ-SE: configurable to be accessible only by TrustZone software or TrustZone and non-\nsecure software.  \n\n\nThe SE provides hardware acceleration for various cryptographic operations and hardware \nassisted Key protection. The crypto operations that the SE provides can be used by software to \nbuild crypto protocols and security features. All of these crypto operations are based on Crypto \nalgorithms approved by the National Institute of Standards and Technology (NIST).  \n\n\nThe SE supports the following:  \n\n\n>\n \nNIST-compliant asymmetric, symmetric cryptography and hashing \n\n\n>\n \nSide channel countermeasures [AES/RSA/ECC]  \n\n\n>\n \nIndependent channels for parallelization  \n\n\n>\n \nHardware Key Access Controls (KAC): Rule-based, hardware-enforced access control for \nsymmetric keys \n\n\n>\n \n16\u00d7 AES, 4\u00d7 RSA/ECC key slots  \n\n\n>\n \nHardware key isolation (only AES keyslots)  \n\n\n>\n \nRead protection (only AES keyslots)  \n\n\n>\n \nHardware keyslot functions \n\n\n>\n \nKey wrap and unwrap functionality (AES -> AES keyslot)  \n\n\n>\n \nKey derivation into a keyslot (KDF -> AES keyslot)  \n\n\n>\n \nRandom key generation (RNG -> AES keyslot) \n\n\n# 2.8\n#  \n# Display Controller  \n\n\nThe NVIDIA Jetson Orin Nano provides 1x HDMI and DP port. The HDMI and DisplayPort (DP) \ninterfaces share the same set of interface pins. The Jetson Orin Nano maximum pixel clock is 388 \nMHz. Due to the above pixel clock, Jetson Orin Nano will not be able to get official DP/HDMI \ncertification for DP 1.4a and HDMI 2.1. However, software/hardware are still compatible with all \nother parts of the DP1.4a and HDMI2.1 specs listed below.  \n\n\n \n**Note**\n: 4K@30fps is an example of a resolution that can still be supported with a 388 MHz \npixel clock. However, resolutions which require a pixel clock higher than 388 MHz (e.g., \n4k@60) cannot be supported. The 388 MHz pixel clock enables compliance to DP 1.2, HDMI \n1.4, and eDP 1.4. \n\n\nHDMI provides a unified method of transferring both audio and video data. The HDMI block \nreceives video from either display controller and audio from a separate high-definition audio \n(HDA) controller; it combines and transmits them as appropriate. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  14 \n\n\nSupported HDMI features are: \n\n\n>\n \nCompliant to the HDMI 1.4 Specification \n\n\n>\n \nCompatible with HDMI 2.1 Specification \n\n\n>\n \nHDCP 2.2  \n\n\n>\n \nOn-chip HDCP key storage, no external SecureROM required. \n\n\n>\n \nMultichannel audio from HDA controller, up to eight channels 192 kHz 24-bit \n\n\n>\n \n24-bit RGB and 24-bit YUV444 (HDMI) pixel formats \n\n\nDisplayPort (DP) is a digital display interface often used to connect a video source to a display \ndevice over a cable, in consumer or commercial applications. For embedded use cases that require \nmultiple display support using MST, DP is intended to interface with SerDes devices that in turn \nsupports up to four displays. \n\n\nSupported DisplayPort features are: \n\n\n>\n \nCompliant to the DisplayPort 1.2 Specification \n\n\n>\n \nCompatible to the DisplayPort 1.44 Specification \n\n\n\u2022\n \nSupport 16 bpp YUV422 \n\n\n\u2022\n \nSupport 18 bpp RGB \n\n\n\u2022\n \nSupport 24 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 30 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 36 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport up to 388 MHz pixel clock. \n\n\n\u2022\n \nSupport for 1/2/4 lanes \n\n\n>\n \nSupport for following bit rates: \n\n\n\u2022\n \nRBR (Reduced Bit Rate, 1.62 Gbps) \n\n\n\u2022\n \nHBR (High Bit Rate, 2.7 Gbps)", "mimetype": "text/plain", "start_char_idx": 43597, "end_char_idx": 47279, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "1ee59d9d-dea4-414f-812d-73b19d93289e": {"__data__": {"id_": "1ee59d9d-dea4-414f-812d-73b19d93289e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "9938da23-4376-47f4-8c48-7b0ddf431d88", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "071fe35dbeaea7e9a48ce066fc3217fd4f87adf96dc08b5c718563349683fc07", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6f811da5-79d3-4da5-b985-19a3e7dae5c5", "node_type": "1", "metadata": {}, "hash": "92484bdc47541aaffe9ba1412634292d31235b1e2035590d00055367c206b968", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Supported DisplayPort features are: \n\n\n>\n \nCompliant to the DisplayPort 1.2 Specification \n\n\n>\n \nCompatible to the DisplayPort 1.44 Specification \n\n\n\u2022\n \nSupport 16 bpp YUV422 \n\n\n\u2022\n \nSupport 18 bpp RGB \n\n\n\u2022\n \nSupport 24 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 30 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport 36 bpp RGB/YUV444 \n\n\n\u2022\n \nSupport up to 388 MHz pixel clock. \n\n\n\u2022\n \nSupport for 1/2/4 lanes \n\n\n>\n \nSupport for following bit rates: \n\n\n\u2022\n \nRBR (Reduced Bit Rate, 1.62 Gbps) \n\n\n\u2022\n \nHBR (High Bit Rate, 2.7 Gbps) \n\n\n\u2022\n \nHBR2 (High Bit Rate 2, 5.4 Gbps) \n\n\n\u2022\n \nHBR3 (High Bit Rate 3, 8.1 Gbps) \n\n\n>\n \nMulti-Stream Transport (MST) \n\n\n>\n \nSupport for 2-8 channel audio streaming up to 96 kHz sample rate \n\n\n>\n \nSupport additional eDP 1.4 features: \n\n\n\u2022\n \nAdditional link rates (2.16, 2.43, 3.24, 4.32 Gbps) \n\n\n\u2022\n \nEnhanced framing \n\n\n\u2022\n \nPower sequencing \n\n\n\u2022\n \nReduced AUX timing \n\n\n\u2022\n \nReduced main voltage swing. \n\n\n\u2022\n \nAlternate Seed Scrambler Reset (ASSR) for internal eDP panels. \n\n\n \n\n\n \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  15 \n\n\n# 2.9\n#  \n# High-Definition Audio-Video Subsystem \n\n\n \n\n\n**Standard **\n\n\nHigh-Definition Audio Specification Version 1.0a \n\n\n \n\n\nThe HD Audio-Video Subsystem uses a collection of functional blocks to off-load audio and video \nprocessing activities from the CPU complex, resulting in fast, fully concurrent, and highly efficient \noperation. This subsystem is comprised of the following: \n\n\n>\n \nMulti-standard video decoder \n\n\n>\n \nVideo Image Compositor (VIC) \n\n\n>\n \nAudio Processing Engine (APE) \n\n\n>\n \nHigh-Definition Audio (HDA) \n\n\n## 2.9.1\n##  \n## Multi-Standard Video Decoder \n\n\nThe Jetson Orin Nano incorporates the NVIDIA Multi-Standard Video Decoder (NVDEC). This video \ndecoder accelerates video decode, supporting low resolution mobile content, Standard Definition \n(SD), High Definition (HD) and UltraHD (8K, 4K, etc.) video profiles. The video decoder is designed \nto be extremely power efficient without sacrificing performance. The video decoder \ncommunicates with the memory controller through the video DMA which supports a variety of \nmemory format output options. For low-power operations, the video decoder can operate at the \nlowest possible frequency while maintaining real-time decoding using dynamic frequency scaling \ntechniques.  \n\n\nVideo decode standards supported: H.265 (HEVC), H.264, VP9, VP8, AV1, MPEG-4, MPEG-2, and \nVC-1.  \n\n\nTable 2-5: Supported Video Decode Streams \n\n\n**Standard **\n**Profile(s) **\n**Resolution (Maximum Number of **\n**Streams) **\n\n\n**Throughput **\n**MPix/s (Up **\n**to) **\n\n\n**Maximum **\n**Cumulative **\n**Bitrate (Mbps) **\n\n\nH.264 \nBaseline, Main, High \n4K30 (1) | 1080p60 (3) | 1080p30 (7) \n450  \n115 \n\n\nHigh 444, High 444 \nPredictive, MVC (per view \nconsidering two views) \n(see note) \n\n\n1x1080p60 | 3x 1080p30 \n225 \n100 \n\n\nH.265 \n(HEVC) \n\n\nMain, Main10 \n4K60 (1) | 4K30 (2) | 1080p60 (5) | \n1080p30 (11) \n\n\n690 \n150 \n\n\nMain 444, Main 444 10, \nMV (per view) \n\n\n4K30 (1) | 1080p60 (2) | 1080p30 (5) \n340 \n100", "mimetype": "text/plain", "start_char_idx": 46789, "end_char_idx": 49839, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6f811da5-79d3-4da5-b985-19a3e7dae5c5": {"__data__": {"id_": "6f811da5-79d3-4da5-b985-19a3e7dae5c5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1ee59d9d-dea4-414f-812d-73b19d93289e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "da946da95fa663fa95a19cc5aa24158d92db75a2e15a8cad0d842f2dd48853e0", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "2ecf7e0b-3f60-4409-aa29-e4b64fd1cdc4", "node_type": "1", "metadata": {}, "hash": "9bc7c36bb59b5e7eb5c4d3655264c4a071fd32f6f98a9de31bb7a687001b3628", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "H.264 \nBaseline, Main, High \n4K30 (1) | 1080p60 (3) | 1080p30 (7) \n450  \n115 \n\n\nHigh 444, High 444 \nPredictive, MVC (per view \nconsidering two views) \n(see note) \n\n\n1x1080p60 | 3x 1080p30 \n225 \n100 \n\n\nH.265 \n(HEVC) \n\n\nMain, Main10 \n4K60 (1) | 4K30 (2) | 1080p60 (5) | \n1080p30 (11) \n\n\n690 \n150 \n\n\nMain 444, Main 444 10, \nMV (per view) \n\n\n4K30 (1) | 1080p60 (2) | 1080p30 (5) \n340 \n100 \n\n\nAV1 \nMain Profile \n4K60 (1) | 4K30 (2) | 1080p60 (5) | \n1080p30 (10) \n\n\n625 \n75 \n\n\nVP9 \nProfile 0, Profile 2 \n4K60 (1) | 4K30 (2) | 1080p60 (5) | \n1080p30 (10) \n\n\n625 \n100 \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  16 \n\n\n \n\n\n \n**Note:**\n 1. For 444-related profiles, perf numbers given are for YUV444 input; for other \nprofiles it is for YUV420 input. \n\n\n2. The perf data is indicative, based on varied content/bitrate evaluations, and should serve \nas general performance guidance. \n\n\n## 2.9.2\n##  \n## Video Image Compositor (VIC) \n\n\nVIC implements various 2D image and video operations in a power-efficient manner. It handles \nvarious system UI scaling, blending, rotation operations, video post-processing functions needed \nduring video playback, and advanced de-noising functions used for camera capture. \n\n\nFeatures:  \n\n\n>\n \nHigh-quality Deinterlacing \n\n\n>\n \nInverse Telecin\u00e9 \n\n\n>\n \nTemporal Noise Reduction \n\n\n\u2022\n \nNew Bilateral Filter as spatial filter \n\n\n\u2022\n \nImproved TNR3 algorithm \n\n\n>\n \nScaling \n\n\n>\n \nColor Conversion \n\n\n>\n \nMemory Format Conversion \n\n\n>\n \nBlend/Composite \n\n\n>\n \n2D Bit BLIT operation \n\n\n>\n \nRotation \n\n\n>\n \nGeometry Transform Processing \n\n\n\u2022\n \nProgrammable nine-points controlled warp patch for distortion correction \n\n\n\u2022\n \nReal-time on-the-fly position generation from sparse warp map surface \n\n\n\u2022\n \nPincushion/barrel/moustache distortion correction \n\n\n\u2022\n \nDistortion correction of 180- and 360-degree wide FOV lens \n\n\n\u2022\n \nScene perspective orientation adjustment with IPT \n\n\n\u2022\n \nFull warp map capability \n\n\n\u2022\n \nNon-fixed Patch size with 4x4 regions \n\n\n\u2022\n \nExternal Mask bit map surface \n\n\n## 2.9.3\n##  \n## Audio Processing Engine (APE)  \n\n\nThe Audio Processing Engine (APE) is a self-contained unit with dedicated audio clocking that \nenables Ultra Low Power (ULP) audio processing. Software based post processing effects enable \nthe ability to implement custom audio algorithms. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  17 \n\n\nFeatures: \n\n\n>\n \n96 KB Audio RAM \n\n\n>\n \nAudio Hub (AHUB) I/O Modules \n\n\n\u2022\n \n2x I2S Audio Hub (AHUB) Internal Modules \n\n\n>\n \nSample Rate converter \n\n\n>\n \nMixer \n\n\n>\n \nAudio Multiplexer \n\n\n>\n \nAudio De-multiplexer \n\n\n>\n \nMaster Volume Controller \n\n\n>\n \nMulti-Channel IN/OUT \n\n\n\u2022\n \nDigital Audio Mixer: 10-in/5-out \n\n\n-\n \nUp to eight channels per stream \n\n\n-\n \nSimultaneous Multi-streams \n\n\n-\n \nFlexible stream routing \n\n\n\u2022\n \nParametric equalizer: up to 12 bands \n\n\n\u2022\n \nLow latency sample rate conversion (SRC) and high-quality asynchronous sample rate \nconversion (ASRC). \n\n\n## 2.9.4\n##  \n## High-Definition Audio (HDA) \n\n\n \n\n\n**Standard **", "mimetype": "text/plain", "start_char_idx": 49455, "end_char_idx": 52583, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2ecf7e0b-3f60-4409-aa29-e4b64fd1cdc4": {"__data__": {"id_": "2ecf7e0b-3f60-4409-aa29-e4b64fd1cdc4", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6f811da5-79d3-4da5-b985-19a3e7dae5c5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "204f5156a8e9b82adfd90cf0466496c4c30958e012c82a31a57f9ec1ac946a1c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "f7d04eb8-86e0-4f3b-bf4b-6d41bacba06d", "node_type": "1", "metadata": {}, "hash": "3d09fc8a3c29293149b0eb44d8f2b94b6f2be9ad9d54168334a329ac5b2274ae", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Features: \n\n\n>\n \n96 KB Audio RAM \n\n\n>\n \nAudio Hub (AHUB) I/O Modules \n\n\n\u2022\n \n2x I2S Audio Hub (AHUB) Internal Modules \n\n\n>\n \nSample Rate converter \n\n\n>\n \nMixer \n\n\n>\n \nAudio Multiplexer \n\n\n>\n \nAudio De-multiplexer \n\n\n>\n \nMaster Volume Controller \n\n\n>\n \nMulti-Channel IN/OUT \n\n\n\u2022\n \nDigital Audio Mixer: 10-in/5-out \n\n\n-\n \nUp to eight channels per stream \n\n\n-\n \nSimultaneous Multi-streams \n\n\n-\n \nFlexible stream routing \n\n\n\u2022\n \nParametric equalizer: up to 12 bands \n\n\n\u2022\n \nLow latency sample rate conversion (SRC) and high-quality asynchronous sample rate \nconversion (ASRC). \n\n\n## 2.9.4\n##  \n## High-Definition Audio (HDA) \n\n\n \n\n\n**Standard **\n\n\nIntel High-Definition Audio Specification Revision 1.0a \n\n\n \n\n\nThe Jetson Orin Nano implements an industry-standard High-Definition Audio (HDA) controller. \nThis controller provides a multi-channel audio path to the HDMI interface. The HDA block also \nprovides an HDA-compliant serial interface to an audio codec. A maximum of four streams are \nsupported.  \n\n\nFeatures: \n\n\n>\n \nSupports HDMI 2.1 and DP1.4 \n\n\n>\n \nSupport up to two audio streams for use with HDMI/DP \n\n\n>\n \nSupports striping of audio out across 1,2,4[a] SDO lines \n\n\n>\n \nSupports DVFS with maximum latency up to 208 \n\u00b5\ns for eight channels \n\n\n>\n \nSupports Multi-Stream Transport (MST) \n\n\n>\n \nAudio Format Support \n\n\n\u2022\n \nUncompressed Audio (LPCM): 16/20/24 bits at 32/44.1/48/88.2/96/176.4/192[b] kHz \n\n\n\u2022\n \nCompressed Audio format: AC3, DTS5.1, MPEG1, MPEG2, MP3, DD+, MPEG2/4 AAC, \nTrueHD, DTS-HD \n\n\n-\n \n[a] Four SDO lines: cannot support one stream, 48 kHz, 16-bits, two channels; for this \ncase, use a one or two SDO line configuration. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  18 \n\n\n-\n \n[b] DP protocol sample frequency limitation: cannot support >96 kHz; that is, it does \nnot support 176.4 kHz and 196 kHz. \n\n\n# 2.10\n#  \n# Interface Descriptions \n\n\nThe following sections outline the interfaces available on the Jetson Orin Nano module and \ndetails the module pins used to interact with and control each interface. See the \n*Jetson Orin Nano *\n*Series Product Design Guide*\n for complete functional descriptions, programming guidelines, and \nregister listings for each of these blocks. \n\n\n## 2.10.1\n##  \n## Universal Serial Bus (USB)  \n\n\n \n\n\n**Standard **\n**Notes **\n\n\nUniversal Serial Bus Specification Revision 3.2 Gen1 and Gen2 \n- \n\n\nUniversal Serial Bus Specification Revision 2.0 \n\uf0d8\n \nModes: Host and Device (Only USB 2.0 port \nUSB0 supports RCM, Host, Device Mode. \nAll other ports are Host only) \n\n\n\uf0d8\n \nSpeeds: Low, Full, and High \n\n\n\uf0d8\n \nUSB Battery Charging 1.2 Specifications \n\n\nEnhanced Host Controller Interface Specification for Universal \nSerial Bus revision 1.0 \n\n\n- \n\n\n \n\n\nAn xHCI/Device controller (named XUSB) supports the xHCI programming model for scheduling \ntransactions and interface managements as a host that natively supports USB 3.2, USB 2.0, and \nUSB 1.1 transactions with its USB 3.2 and USB 2.0 interfaces. The XUSB controller supports USB \n2.0 L1 and L2 (suspend) link power management and USB 3.2 U1, U2, and U3 (suspend) link power \nmanagements. The XUSB controller supports remote wakeup, wake on connect, wake on \ndisconnect, and wake on overcurrent in all power states, including sleep mode. \n\n\n2.10.1.1\n \nUSB 2.0 Operation", "mimetype": "text/plain", "start_char_idx": 51945, "end_char_idx": 55288, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "f7d04eb8-86e0-4f3b-bf4b-6d41bacba06d": {"__data__": {"id_": "f7d04eb8-86e0-4f3b-bf4b-6d41bacba06d", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "2ecf7e0b-3f60-4409-aa29-e4b64fd1cdc4", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "c07ed7d6655ca0ad2ddf0441a80146a3f869a0692b3c8dfaa831aac5525adc14", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "379c17e4-c931-4fef-85a5-99d4779039b7", "node_type": "1", "metadata": {}, "hash": "77f787838a33a572de0764b2681b4d403899b1084aa2fbc8616f43142ab1084b", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\uf0d8\n \nUSB Battery Charging 1.2 Specifications \n\n\nEnhanced Host Controller Interface Specification for Universal \nSerial Bus revision 1.0 \n\n\n- \n\n\n \n\n\nAn xHCI/Device controller (named XUSB) supports the xHCI programming model for scheduling \ntransactions and interface managements as a host that natively supports USB 3.2, USB 2.0, and \nUSB 1.1 transactions with its USB 3.2 and USB 2.0 interfaces. The XUSB controller supports USB \n2.0 L1 and L2 (suspend) link power management and USB 3.2 U1, U2, and U3 (suspend) link power \nmanagements. The XUSB controller supports remote wakeup, wake on connect, wake on \ndisconnect, and wake on overcurrent in all power states, including sleep mode. \n\n\n2.10.1.1\n \nUSB 2.0 Operation \n\n\nEach USB 2.0 port (3x) operates in USB 2.0 high-speed mode when connecting directly to a USB \n2.0 peripheral and operates in USB 1.1 full- and low-speed modes when connecting directly to a \nUSB 1.1 peripheral. When operating in High-Speed mode, each USB 2.0 port is allocated with one \nHigh-Speed unit bandwidth. Approximately a 480 Mb/s bandwidth is allocated to each USB 2.0 \nport. All USB 2.0 ports operating in full- or low-speed modes share one full- and low-speed bus \ninstance, which means 12 Mb/s theoretical bandwidth is distributed across these ports. \n\n\nTable 2-6: USB 2.0 Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n109 \nUSB0_D_N \nUSB 2.0 Port 0 Data\u2013 \nBidir \nUSB PHY \n\n\n111 \nUSB0_D_P \nUSB 2.0 Port 0 Data+ \nBidir \nUSB PHY \n\n\n115 \nUSB1_D_N \nUSB 2.0 Port 1 Data\u2013 \nBidir \nUSB PHY \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  19 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n117 \nUSB1_D_P \nUSB 2.0 Port 1 Data+ \nBidir \nUSB PHY \n\n\n121 \nUSB2_D_N \nUSB 2.0 Port 2 Data\u2013 \nBidir \nUSB PHY \n\n\n123 \nUSB2_D_P \nUSB 2.0 Port 2 Data+ \nBidir \nUSB PHY \n\n\n2.10.1.2\n \nUSB 3.2 Operation \n\n\nIn host mode, the USB3.2 host controller supports Gen2 Super Speed+, 10 Gbps transfer rates. In \ndevice mode, the USB3.2 controller supports Gen1 Super Speed. \n\n\n \n\n\n \n**Note:**\n There is an internal USB 3.2 hub for ports 0 and 1. The hub supports 10Gbps \nbandwidth which would be shared between the two ports. \n\n\nTable 2-7: USB 3.2 Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n161 \nUSBSS0_RX_N \nUSB SS Receive\u2013 (USB 3.2 Ctrl #0) \nInput \nUSB SS PHY \n\n\n163 \nUSBSS0_RX_P \nUSB SS Receive+ (USB 3.2 Ctrl #0) \nInput \nUSB SS PHY \n\n\n166 \nUSBSS0_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Ctrl #0) \nOutput \nUSB SS PHY \n\n\n168 \nUSBSS0_TX_P \nUSB SS Transmit+ (USB 3.2 Ctrl #0) \nOutput \nUSB SS PHY \n\n\n39 \nUSBSS1_RX_N \nUSB SS Receive\u2013 (USB 3.2 Ctrl #1) \nInput \nUSB SS PHY \n\n\n41 \nUSBSS1_RX_P \nUSB SS Receive+ (USB 3.2 Ctrl #1) \nInput \nUSB SS PHY \n\n\n45 \nUSBSS1_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Ctrl #1) \nOutput \nUSB SS PHY \n\n\n47 \nUSBSS1_TX_P \nUSB SS Transmit+ (USB 3.2 Ctrl #1) \nOutput \nUSB SS PHY", "mimetype": "text/plain", "start_char_idx": 54571, "end_char_idx": 57549, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "379c17e4-c931-4fef-85a5-99d4779039b7": {"__data__": {"id_": "379c17e4-c931-4fef-85a5-99d4779039b7", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "f7d04eb8-86e0-4f3b-bf4b-6d41bacba06d", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a84316b8772507e0d6ced977cba8e32d331cb4fc91469400fc51cae4df5645d8", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "53a8c170-38f2-4d60-b543-c8ad8ccb0fe9", "node_type": "1", "metadata": {}, "hash": "641b03da0b2e489763c4b92c64bc211fd9669f63dad5c4923c211573392c8581", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "166 \nUSBSS0_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Ctrl #0) \nOutput \nUSB SS PHY \n\n\n168 \nUSBSS0_TX_P \nUSB SS Transmit+ (USB 3.2 Ctrl #0) \nOutput \nUSB SS PHY \n\n\n39 \nUSBSS1_RX_N \nUSB SS Receive\u2013 (USB 3.2 Ctrl #1) \nInput \nUSB SS PHY \n\n\n41 \nUSBSS1_RX_P \nUSB SS Receive+ (USB 3.2 Ctrl #1) \nInput \nUSB SS PHY \n\n\n45 \nUSBSS1_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Ctrl #1) \nOutput \nUSB SS PHY \n\n\n47 \nUSBSS1_TX_P \nUSB SS Transmit+ (USB 3.2 Ctrl #1) \nOutput \nUSB SS PHY \n\n\n51 \nUSBSS2_RX_N \nUSB SS Receive\u2013 (USB 3.2 Ctrl #2) \nInput \nUSB SS PHY \n\n\n53 \nUSBSS2_RX_P \nUSB SS Receive+ (USB 3.2 Ctrl #2) \nInput \nUSB SS PHY \n\n\n57 \nUSBSS2_TX_N \nUSB SS Transmit\u2013 (USB 3.2 Ctrl #2) \nOutput \nUSB SS PHY \n\n\n59 \nUSBSS2_TX_P \nUSB SS Transmit+ (USB 3.2 Ctrl #2) \nOutput \nUSB SS PHY \n\n\n## 2.10.2\n##  \n## PCI Express (PCIe)  \n\n\n \n\n\n**Standard **\n**Notes **\n\n\nPCI Express Base Specification Revision 4.0 \n \n\n\n \n\n\nThe Jetson Orin Nano module integrates four PCIe controllers supporting: \n\n\n>\n \nConnections to two interfaces, 3 x1 (or 1 x2 + 1 x1) + 1 x4 GEN4.  \n\n\n>\n \nx1 and x2 (supports Root Port only), x4 (supports Root Port or Endpoint modes) upstream and \ndownstream AXI interfaces that serve as the control path from the Jetson Orin Nano to the \nexternal PCIe device.  \n\n\n>\n \nGen4 (16 GT/s) supported on all controllers/lanes \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  20 \n\n\n>\n \nFour PCIe controllers, seven lanes for a total of 112GT/s.  \n\n\n>\n \nController #0 can operate in x1, x2, or x4 mode.   \n\n\n>\n \nController #1 operates in x1 mode only.  \n\n\n>\n \nController #2 can operate in x1, x2 mode.   \n\n\n>\n \nController #3 is available if Controller #2 is not used or only used in x1 mode. In these cases, \nController #3 can operate in x1 mode.  \n\n\nTable 2-8: PCIe Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n131 \nPCIE0_RX0_N \nPCIe 0 Receive 0\u2013 (PCIe Ctrl #4 Lane 0) \nInput \nPCIe PHY \n\n\n133 \nPCIE0_RX0_P \nPCIe 0 Receive 0+ (PCIe Ctrl #4 Lane 0) \nInput \nPCIe PHY \n\n\n137 \nPCIE0_RX1_N \nPCIe 0 Receive 1\u2013 (PCIe Ctrl #4 Lane 1) \nInput \nPCIe PHY \n\n\n139 \nPCIE0_RX1_P \nPCIe 0 Receive 1+ (PCIe Ctrl #4 Lane 1) \nInput \nPCIe PHY \n\n\n149 \nPCIE0_RX2_N \nPCIe 0 Receive 2\u2013 (PCIe Ctrl #4 Lane 2) \nInput \nPCIe PHY \n\n\n151 \nPCIE0_RX2_P \nPCIe 0 Receive 2+ (PCIe Ctrl #4 Lane 2) \nInput \nPCIe PHY \n\n\n155 \nPCIE0_RX3_N \nPCIe 0 Receive 3\u2013 (PCIe Ctrl #4 Lane 3) \nInput \nPCIe PHY \n\n\n157 \nPCIE0_RX3_P \nPCIe 0 Receive 3+ (PCIe Ctrl #4 Lane 3) \nInput \nPCIe PHY \n\n\n134 \nPCIE0_TX0_N \nPCIe 0 Transmit 0\u2013 (PCIe Ctrl #4 Lane 0) \nOutput \nPCIe PHY", "mimetype": "text/plain", "start_char_idx": 57105, "end_char_idx": 59693, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "53a8c170-38f2-4d60-b543-c8ad8ccb0fe9": {"__data__": {"id_": "53a8c170-38f2-4d60-b543-c8ad8ccb0fe9", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "379c17e4-c931-4fef-85a5-99d4779039b7", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "d26b2e04500085dc255d03b50ffcab9690d5b89556b3345678690b1e3c2c0cd8", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "9ef5a8bf-53ef-4c7a-afa2-a9a72604e75e", "node_type": "1", "metadata": {}, "hash": "b8d4045ac9449031fd8f5fee37239b4d61d74703b052f9be4bf3510fe082accc", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "149 \nPCIE0_RX2_N \nPCIe 0 Receive 2\u2013 (PCIe Ctrl #4 Lane 2) \nInput \nPCIe PHY \n\n\n151 \nPCIE0_RX2_P \nPCIe 0 Receive 2+ (PCIe Ctrl #4 Lane 2) \nInput \nPCIe PHY \n\n\n155 \nPCIE0_RX3_N \nPCIe 0 Receive 3\u2013 (PCIe Ctrl #4 Lane 3) \nInput \nPCIe PHY \n\n\n157 \nPCIE0_RX3_P \nPCIe 0 Receive 3+ (PCIe Ctrl #4 Lane 3) \nInput \nPCIe PHY \n\n\n134 \nPCIE0_TX0_N \nPCIe 0 Transmit 0\u2013 (PCIe Ctrl #4 Lane 0) \nOutput \nPCIe PHY \n\n\n136 \nPCIE0_TX0_P \nPCIe 0 Transmit 0+ (PCIe Ctrl #4 Lane 0) \nOutput \nPCIe PHY \n\n\n140 \nPCIE0_TX1_N \nPCIe 0 Transmit 1\u2013 PCIe Ctrl #4 Lane 1) \nOutput \nPCIe PHY \n\n\n142 \nPCIE0_TX1_P \nPCIe 0 Transmit 1+ (PCIe Ctrl #4 Lane 1) \nOutput \nPCIe PHY \n\n\n148 \nPCIE0_TX2_N \nPCIe 0 Transmit 2\u2013 (PCIe Ctrl #4 Lane 2) \nOutput \nPCIe PHY \n\n\n150 \nPCIE0_TX2_P \nPCIe 0 Transmit 2+ (PCIe Ctrl #4 Lane 2) \nOutput \nPCIe PHY \n\n\n154 \nPCIE0_TX3_N \nPCIe 0 Transmit 3\u2013 (PCIe Ctrl #4 Lane 3) \nOutput \nPCIe PHY \n\n\n156 \nPCIE0_TX3_P \nPCIe 0 Transmit 3+ (PCIe Ctrl #4 Lane 3) \nOutput \nPCIe PHY \n\n\n181 \nPCIE0_RST* \nPCIe 0 Reset (PCIe Ctrl #4). 4.7k\n\u2126\n pull-up to 3.3V on \nthe module. Output when Orin Nano is Root Port or \ninput when Orin Nano is Endpoint. \n\n\nBidir \nOpen Drain 3.3V \n\n\n180 \nPCIE0_CLKREQ* \nPCIE 0 Clock Request (PCIe Ctrl #4). 47k\n\u2126\n pull-up to \n3.3V on the module. Input when Orin Nano is Root \nPort or output when Orin Nano is Endpoint. \n\n\nBidir \nOpen Drain 3.3V \n\n\n160 \nPCIE0_CLK_N \nPCIe #0 Reference Clock- (reference clock input when \nOrin Nano is an Endpoint). \n\n\nBidir \nPCIe PHY \n\n\n162 \nPCIE0_CLK_P \nPCIe #0 Reference Clock+ (reference clock input \nwhen Orin Nano is an Endpoint). \n\n\nBidir \nPCIe PHY \n\n\n167 \nPCIE1_RX0_N \nPCIe 1 Receive 0\u2013 (PCIe Ctrl #1 Lane 0) \nInput \nPCIe PHY \n\n\n169 \nPCIE1_RX0_P \nPCIe 1 Receive 0+ (PCIe Ctrl #1 Lane 0) \nInput \nPCIe PHY \n\n\n172 \nPCIE1_TX0_N \nPCIe 1 Transmit 0\u2013 (PCIe Ctrl #1 Lane 0) \nOutput \nPCIe PHY \n\n\n174 \nPCIE1_TX0_P \nPCIe 1 Transmit 0+ (PCIe Ctrl #1 Lane 0) \nOutput \nPCIe PHY \n\n\n183 \nPCIE1_RST* \nPCIe 1 Reset (PCIe Ctrl #1). 4.7k\n\u2126\n pull-up to 3.3V on \nthe module. \n\n\nOutput \nOpen Drain 3.3V \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  21 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n182 \nPCIE1_CLKREQ* \nPCIe 1 Clock Request (PCIe Ctrl #1). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain 3.3V \n\n\n173 \nPCIE1_CLK_N \nPCIe 1 Reference Clock\u2013 (PCIe Ctrl #1) \nOutput \nPCIe PHY", "mimetype": "text/plain", "start_char_idx": 59305, "end_char_idx": 61708, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9ef5a8bf-53ef-4c7a-afa2-a9a72604e75e": {"__data__": {"id_": "9ef5a8bf-53ef-4c7a-afa2-a9a72604e75e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "53a8c170-38f2-4d60-b543-c8ad8ccb0fe9", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "9b4d4d691e9f6bfd17dfef01d6b6d70ea62e5942ef36c6d89d4da58dcea7ee00", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "826438e0-6672-4fd4-97dd-15ca2ade19d5", "node_type": "1", "metadata": {}, "hash": "8a20e23cabc85e7b8a7b1a6022580520ddf5e2af56d6a44673308a8b2caf5d76", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "183 \nPCIE1_RST* \nPCIe 1 Reset (PCIe Ctrl #1). 4.7k\n\u2126\n pull-up to 3.3V on \nthe module. \n\n\nOutput \nOpen Drain 3.3V \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  21 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n182 \nPCIE1_CLKREQ* \nPCIe 1 Clock Request (PCIe Ctrl #1). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain 3.3V \n\n\n173 \nPCIE1_CLK_N \nPCIe 1 Reference Clock\u2013 (PCIe Ctrl #1) \nOutput \nPCIe PHY \n\n\n175 \nPCIE1_CLK_P \nPCIe 1 Reference Clock+ (PCIe Ctrl #1) \nOutput \nPCIe PHY \n\n\n179 \nPCIE_WAKE* \nPCIe Wake. 47k\n\u2126\n pull-up to 3.3V on the module. \nBidir \nOpen Drain 3.3V \n\n\n40 \nPCIE2_RX0_N \nPCIe 2 Receive 0\u2013 (PCIe Ctrl #7 Lane 0) \nInput \nPCIe PHY \n\n\n42 \nPCIE2_RX0_P \nPCIe 2 Receive 0+ (PCIe Ctrl #7 Lane 0) \nInput \nPCIe PHY \n\n\n46 \nPCIE2_TX0_N \nPCIe 2 Transmit 0\u2013 (PCIe Ctrl #7 Lane 0) \nOutput \nPCIe PHY \n\n\n48 \nPCIE2_TX0_P \nPCIe 2 Transmit 0+ (PCIe Ctrl #7 Lane 0) \nOutput \nPCIe PHY \n\n\n58 \nPCIE2_RX1_N \n(PCIE3_RX0_N) \n\n\nPCIe 2 Receive 1\u2013 (PCIe Ctrl #7 Lane 1) or PCIe 3 \nReceive 0\u2013 (PCIe Ctrl #9 Lane 0) \n\n\nInput \nPCIe PHY \n\n\n60 \nPCIE2_RX1_P \n(PCIE3_RX0_P) \n\n\nPCIe 2 Receive 1+ (PCIe Ctrl #7 Lane 1) or PCIe 3 \nReceive 0+ (PCIe Ctrl #9 Lane 0) \n\n\nInput \nPCIe PHY \n\n\n64 \nPCIE2_TX1_N \n(PCIE3_TX0_N) \n\n\nPCIe 2 Transmit 1\u2013 (PCIe Ctrl #7 Lane 1) or PCIe 3 \nTransmit 0\u2013 (PCIe Ctrl #9 Lane 0) \n\n\nOutput \nPCIe PHY \n\n\n66 \nPCIE2_TX1_P \n(PCIE3_TX0_P) \n\n\nPCIe 2 Transmit 1+ (PCIe Ctrl #7 Lane 1) or PCIe 3 \nTransmit 0+ (PCIe Ctrl #9 Lane 0) \n\n\nOutput \nPCIe PHY \n\n\n52 \nPCIE2_CLK_N \nPCIe 2 Reference Clock\u2013 (PCIe Ctrl #7) \nOutput \nPCIe PHY \n\n\n54 \nPCIE2_CLK_P \nPCIe 2 Reference Clock+ (PCIe Ctrl #7) \nOutput \nPCIe PHY \n\n\n219 \nPCIE2_RST* \nPCIe 2 Reset (PCIe Ctrl #7). 4.7k\n\u2126\n pull-up to 3.3V on \nthe module. \n\n\nOutput \nOpen Drain 3.3V \n\n\n221 \nPCIE2_CLKREQ* \nPCIe 2 Clock Request (PCIe Ctrl #7). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain 3.3V \n\n\n229 \nPCIE3_CLK_P \nPCIe 3 Reference Clock\u2013 (PCIe Ctrl #9) \nOutput \nPCIe PHY \n\n\n227 \nPCIE3_CLK_N \nPCIe 3 Reference Clock+ (PCIe Ctrl #9) \nOutput \nPCIe PHY \n\n\n223 \nPCIE3_RST* \nPCIe 3 Reset (PCIe Ctrl #9). 4.7k\n\u2126\n pull-up to 3.3V on \nthe module. \n\n\nOutput \nOpen Drain 3.3V", "mimetype": "text/plain", "start_char_idx": 61200, "end_char_idx": 63424, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "826438e0-6672-4fd4-97dd-15ca2ade19d5": {"__data__": {"id_": "826438e0-6672-4fd4-97dd-15ca2ade19d5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "9ef5a8bf-53ef-4c7a-afa2-a9a72604e75e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "8d5f35581c599b4ff2b3fc5ee6d913b4f76e26905dc41d75f4b605a48355e59a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a59d216c-52fe-43c4-bad7-eeef1d446bd6", "node_type": "1", "metadata": {}, "hash": "aa6d65d8c315c355d0879d61a837c681f452a1a0cd56dba99c9ce270527330a9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Output \nOpen Drain 3.3V \n\n\n221 \nPCIE2_CLKREQ* \nPCIe 2 Clock Request (PCIe Ctrl #7). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain 3.3V \n\n\n229 \nPCIE3_CLK_P \nPCIe 3 Reference Clock\u2013 (PCIe Ctrl #9) \nOutput \nPCIe PHY \n\n\n227 \nPCIE3_CLK_N \nPCIe 3 Reference Clock+ (PCIe Ctrl #9) \nOutput \nPCIe PHY \n\n\n223 \nPCIE3_RST* \nPCIe 3 Reset (PCIe Ctrl #9). 4.7k\n\u2126\n pull-up to 3.3V on \nthe module. \n\n\nOutput \nOpen Drain 3.3V \n\n\n225 \nPCIE3_CLKREQ* \nPCIe 3 Clock Request (PCIe Ctrl #9). 47k\n\u2126\n pull-up to \n3.3V on the module. \n\n\nBidir \nOpen Drain 3.3V \n\n\n \n\n\nSee the \n*Jetson Orin Nano Product Design Guide*\n for supported USB 3.2/PCIe configuration and \nconnection examples. \n\n\n## 2.10.3\n##  \n## Serial Peripheral Interface (SPI)  \n\n\nThe Serial Peripheral Interface (SPI) controller allows a duplex, synchronous, serial communication \nbetween the controller and external peripheral devices; it supports both Master and Slave modes \nof operation on the SPI bus. See the \n*Jetson Orin Nano Product Design Guide*\n for more information. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  22 \n\n\nFeatures: \n\n\n>\n \n2x SPI Interface. \n\n\n>\n \nMaster mode operation. \n\n\n\u2022\n \nAll transfer modes (Mode 0, Mode 1, Mode 2, Mode 3) supported for both transmit and \nreceive transactions. \n\n\n>\n \nFIFO Size: 64 x 32 bits \n\n\n>\n \nProgrammable packet sizes of 4 to 32 bits. \n\n\n>\n \nProgrammable clock phase and polarity. \n\n\n>\n \nProgrammable delay between consecutive transfers. \n\n\n>\n \nChip select controllable by software or generated by hardware on packet boundaries. \n\n\nTable 2-9: SPI Mode Descriptions \n\n\n**SPI **\n**Mode **\n\n\n**Clock **\n**Polarity **\n\n\n**Clock **\n**Phase **\n\n\n**SCK **\n\n\n**Inactive State **\n\n\n**Data Latch In **\n**Data Latch Out **\n\n\n0 \n0 \n0 \nLow \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\n1 \n0 \n1 \nLow \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive \nedge of clock \n\n\n2 \n1 \n0 \nHigh \nLatched IN on the negative \nedge of clock \n\n\nLatched OUT on the positive \nedge of clock \n\n\n3 \n1 \n1 \nHigh \nLatched IN on the positive \nedge of clock \n\n\nLatched OUT on the negative \nedge of clock \n\n\nTable 2-10: SPI Pin Descriptions  \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n91 \nSPI0_SCK \nSPI 0 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n89 \nSPI0_MOSI \nSPI 0 Master Out / Slave In \nBidir \nCMOS \u2013 1.8V \n\n\n93 \nSPI0_MISO \nSPI 0 Master In / Slave Out \nBidir \nCMOS \u2013 1.8V \n\n\n95 \nSPI0_CS0* \nSPI 0 Chip Select 0 \nBidir \nCMOS \u2013 1.8V \n\n\n97 \nSPI0_CS1* \nSPI 0 Chip Select 1 \nBidir \nCMOS \u2013 1.8V \n\n\n106 \nSPI1_SCK \nSPI 1 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n104 \nSPI1_MOSI \nSPI 1 Master Out / Slave In \nBidir \nCMOS \u2013 1.8V \n\n\n108 \nSPI1_MISO \nSPI 1 Master In / Slave Out \nBidir \nCMOS \u2013 1.8V", "mimetype": "text/plain", "start_char_idx": 63004, "end_char_idx": 65803, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a59d216c-52fe-43c4-bad7-eeef1d446bd6": {"__data__": {"id_": "a59d216c-52fe-43c4-bad7-eeef1d446bd6", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "826438e0-6672-4fd4-97dd-15ca2ade19d5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "17fbcf665b5decbbc168568309e86adc0669153241b8d4a2b34dccfafef865a9", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "55d6cb7b-1438-4cfc-ba11-f2e6d949bb6c", "node_type": "1", "metadata": {}, "hash": "261dc6d5cf745ec52794f73dc7d0917e8be13bb7904fa02bc35d774c85c69d10", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "93 \nSPI0_MISO \nSPI 0 Master In / Slave Out \nBidir \nCMOS \u2013 1.8V \n\n\n95 \nSPI0_CS0* \nSPI 0 Chip Select 0 \nBidir \nCMOS \u2013 1.8V \n\n\n97 \nSPI0_CS1* \nSPI 0 Chip Select 1 \nBidir \nCMOS \u2013 1.8V \n\n\n106 \nSPI1_SCK \nSPI 1 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n104 \nSPI1_MOSI \nSPI 1 Master Out / Slave In \nBidir \nCMOS \u2013 1.8V \n\n\n108 \nSPI1_MISO \nSPI 1 Master In / Slave Out \nBidir \nCMOS \u2013 1.8V \n\n\n110 \nSPI1_CS0* \nSPI 1 Chip Select 0 \nBidir \nCMOS \u2013 1.8V \n\n\n112 \nSPI1_CS1* \nSPI 1 Chip Select 1 \nBidir \nCMOS \u2013 1.8V \n\n\n \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  23 \n\n\nFigure 2-1: SPI Initiator Timing \n\n\nSPIx_MOSI\n\n\nSPIx_MISO\n\n\nSPIx_CSx_N\n\n\ntCS\n\n\ntCSH\ntCSS\n\n\ntHD\ntSU\n\n\ntCSH\n\n\n0\nn\nSPIx_SCK\n\n\nMSB   IN\nLSB   IN\n\n\ntCSS\n\n\ntCH\ntCL\n\n\nMSB   OUT\nLSB   OUT\n\n\ntDD\n\n\n \n\n\n \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  24 \n\n\nTable 2-11: SPI Initiator Timing Parameters \n\n\n**Symbol **\n**Parameter **\n**Min **\n**Max **\n**Unit **\n\n\nFsck \nSCK Clock Frequency \n \n81.6 \nMHz \n\n\nFsck \nSCK Clock Frequency (FSI SPI) \n \n40 \nMHz \n\n\ntSCP \nSCK Period \n1000 * \n1/Fsck(max) \n\n\n1000 * \n1/Fsck(min) \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCRT \nSCK Rise time (slew rate) \n0.1 \n \nV/ns \n\n\ntCFT \nSCK Fall time (slew rate) \n0.1 \n \nV/ns \n\n\ntSU \nData setup time (MISO) \n2 \n \nns \n\n\ntHD \nData hold time (MISO) \n3 \n \nns \n\n\ntDD \nActive Clock edge to MOSI data Output Valid \n \n6 \nns \n\n\ntCSS \nCSx_N setup time \n2 \n \nns \n\n\ntCSH \nCSx_N hold time \n3 \n \nns \n\n\ntCS \nCSx_N high time \n10 \n \nns \n\n\n \n\n\nFigure 2-2: SPI Target Timing \n\n\nSPIx_MISO\n\n\nSPIx_MOSI\n\n\nSPIx_CSx_N\n\n\n0\n1\nn\nSPIx_SCK\n\n\ntCS\n\n\ntCSH\n\n\ntDD\n\n\ntCH\ntCL\ntSCP\ntCSS\n\n\ntDSU\ntDH\n\n\n \n\n\n \n\n\nTable 2-12: SPI Target Timing Parameters \n\n\n**Symbol Parameter **\n**Min **\n**Max **\n**Unit **\n\n\nFsck  \nSCK Clock Frequency \n \n51 \nMHz \n\n\nFsck  \nSCK Clock Frequency (FSI SPI) \n \n26 \nMHz \n\n\ntSCP \nSCK Period \n20 \n \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  25 \n\n\n**Symbol Parameter **\n**Min **\n**Max **\n**Unit **\n\n\ntCSS \nCSx_N setup time  \n1 * tSCP \n \nns \n\n\ntCSH \nCSx_N hold time \n1 * tSCP \n \nns \n\n\ntCS \nCSx_N high time \n1 * tSCP \n \nns", "mimetype": "text/plain", "start_char_idx": 65441, "end_char_idx": 67816, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "55d6cb7b-1438-4cfc-ba11-f2e6d949bb6c": {"__data__": {"id_": "55d6cb7b-1438-4cfc-ba11-f2e6d949bb6c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a59d216c-52fe-43c4-bad7-eeef1d446bd6", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "3c7506e87300c9a005eb0c8836bf2bd9af64eb7da0b3412e1617bfacb27ba9f8", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6b7693f6-008c-4325-9835-b7f0245877c0", "node_type": "1", "metadata": {}, "hash": "2958c33fe145d7389c925df59e844c04ecaf3fa402cee333e66a441f66169cc9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Fsck  \nSCK Clock Frequency \n \n51 \nMHz \n\n\nFsck  \nSCK Clock Frequency (FSI SPI) \n \n26 \nMHz \n\n\ntSCP \nSCK Period \n20 \n \nns \n\n\ntCH \nSCK high time \n45% * tSCP \n55% * tSCP \nns \n\n\ntCL \nSCK low time \n45% * tSCP \n55% * tSCP \nns \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  25 \n\n\n**Symbol Parameter **\n**Min **\n**Max **\n**Unit **\n\n\ntCSS \nCSx_N setup time  \n1 * tSCP \n \nns \n\n\ntCSH \nCSx_N hold time \n1 * tSCP \n \nns \n\n\ntCS \nCSx_N high time \n1 * tSCP \n \nns \n\n\ntSU \nData setup time (MOSI) \n4 \n \nns \n\n\ntHD \nData hold time (MOSI) \n2 \n \nns \n\n\ntDD \nActive Clock edge to MISO data Output Valid \n2.5 \n17 \nns \n\n\ntHO \nMISO Output Hold Time \n2 \n \nns \n\n\n \n\n\n## 2.10.4\n##  \n## Universal Asynchronous Receiver/Transmitter \n## (UART)  \n\n\nThe UART controller provides serial data synchronization and data conversion (parallel-to-serial \nand serial-to-parallel) for both receiver and transmitter sections. Synchronization for serial data \nstream is accomplished by adding start and stop bits to the transmit data to form a data \ncharacter. Data integrity is accomplished by attaching a parity bit to the data character. The \nparity bit can be checked by the receiver for any transmission bit errors. \n\n\n \n\n\n \n**Note:**\n The UART receiver input has low baud rate tolerance in 1-stop bit mode. External \ndevices must use two stop bits. In 1-stop bit mode, the UART receiver can lose sync \nbetween the receiver and the external transmitter resulting in data errors/corruption. In 2-\nstop bit mode, the extra stop bit allows the UART receiver logic to align properly with the \nUART transmitter. \n\n\n \n\n\nFeatures: \n\n\n>\n \n3x UART Interface. \n\n\n>\n \nSynchronization for the serial data stream with start and stop bits to transmit data and form \na data character. \n\n\n>\n \nSupports both 16450- and 16550-compatible modes. Default mode is 16450. \n\n\n>\n \nDevice clock up to 68 MHz, baud rate of 4.25 Mbits/second. \n\n\n>\n \nSupport for word lengths from five to eight bits, an optional parity bit and one or two stop \nbits. \n\n\n>\n \nSupport for modem control inputs. \n\n\n>\n \nAuto sense baud detection. \n\n\n>\n \nTimeout interrupts to indicate if the incoming stream stopped. \n\n\n>\n \nPriority interrupts mechanism. \n\n\n>\n \nFlow control support on RTS and CTS. \n\n\n>\n \nSIR encoding/decoding (3/16 or 4/16 baud pulse widths to transmit bit zero). \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  26 \n\n\nTable 2-13: UART Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n99 \nUART0_TXD \nUART #0 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n101 \nUART0_RXD \nUART #0 Receive \nInput \nCMOS \u2013 1.8V \n\n\n103 \nUART0_RTS* \nUART #0 Request to Send \nOutput \nCMOS \u2013 1.8V \n\n\n105 \nUART0_CTS* \nUART #0 Clear to Send \nInput \nCMOS \u2013 1.8V \n\n\n203 \nUART1_TXD \nUART #1 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n205 \nUART1_RXD \nUART #1 Receive \nInput \nCMOS \u2013 1.8V \n\n\n207 \nUART1_RTS* \nUART #1 Request to Send \nOutput \nCMOS \u2013 1.8V \n\n\n209 \nUART1_CTS* \nUART #1 Clear to Send \nInput \nCMOS \u2013 1.8V \n\n\n236 \nUART2_TXD \nUART #2 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n238 \nUART2_RXD \nUART #2 Receive \nInput \nCMOS \u2013 1.8V", "mimetype": "text/plain", "start_char_idx": 67306, "end_char_idx": 70479, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6b7693f6-008c-4325-9835-b7f0245877c0": {"__data__": {"id_": "6b7693f6-008c-4325-9835-b7f0245877c0", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "55d6cb7b-1438-4cfc-ba11-f2e6d949bb6c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "04a01ae399b34f7f1cf9e332e526687381aa4d081f5f17cc65eb71d0e68e2756", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1a3ccba7-d810-46b5-9e39-b71b3a1abac7", "node_type": "1", "metadata": {}, "hash": "1ac10a769f1a3a8859d19087903e406e57b1abc39b97b01cfc5767fabc9a78be", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "105 \nUART0_CTS* \nUART #0 Clear to Send \nInput \nCMOS \u2013 1.8V \n\n\n203 \nUART1_TXD \nUART #1 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n205 \nUART1_RXD \nUART #1 Receive \nInput \nCMOS \u2013 1.8V \n\n\n207 \nUART1_RTS* \nUART #1 Request to Send \nOutput \nCMOS \u2013 1.8V \n\n\n209 \nUART1_CTS* \nUART #1 Clear to Send \nInput \nCMOS \u2013 1.8V \n\n\n236 \nUART2_TXD \nUART #2 Transmit \nOutput \nCMOS \u2013 1.8V \n\n\n238 \nUART2_RXD \nUART #2 Receive \nInput \nCMOS \u2013 1.8V \n\n\n## 2.10.5\n##  \n## Controller Area Network (CAN) \n\n\n \n\n\n**Standard **\n**Notes **\n\n\nISO/DIS 16845-2 \nCAN conformance test \n\n\nISO 11898-1:2015 \nData link layer and physical signaling; CAN FD Frame formats \n\n\nISO 11898-4:2004 \nTime-triggered communication \n\n\n \n\n\nThe Jetson Orin Nano integrates the Bosch Time-Triggered Controller Area Network (M_TTCAN) \ncontroller version 3.2.0. One independent CAN port/channel supports connectivity to one CAN \nnetwork. Each port instantiates the Bosch M_TTCAN module, a message RAM module, an APB \nslave interface module, interrupt aggregator, time-triggered control module, and a wake detect \nmodule. All M_TTCAN external modules have direct connections to M_TTCAN except for the wake \ndetect module.   \n\n\nFeatures:  \n\n\n>\n \nStandard frame and extended frame transmission/reception enable.  \n\n\n>\n \nTransfer rate: programmable bit rates up to 15 Mbps.  \n\n\n>\n \n0 \u2013 8-byte data length, with the ability to receive the first 8 bytes when data length coding is > \n8 Bytes.  \n\n\n>\n \n32 message buffers per channel.  \n\n\n>\n \nPrioritization of transmit buffers.  \n\n\n>\n \nReceive/transmit history list function.  \n\n\n>\n \nAutomatic block transmission function.  \n\n\n>\n \nMulti-buffer receives block function.  \n\n\n>\n \nFlexible maskable identifier filter support for two 32-bit, or four 16-bit, or eight 8-bit filters for \neach channel.  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  27 \n\n\n>\n \nProgrammable data bit time, communication baud rate, and sample point.  \n\n\n\u2022\n \nAs an example, the following sample-point configurations can be configured: 66.7%, 70.0%, \n75.0%, 80.0%, 81.3%, 85.0%, and 87.5%  \n\n\n\u2022\n \nBaud rates in the range of 10 kbps up to 1000 kbps can be configured.  \n\n\n>\n \nEnhanced features:  \n\n\n\u2022\n \nEach message buffer can be configured to operate as a transmit or a receive message \nbuffer.  \n\n\n\u2022\n \nTransmission priority is controlled by the identifier or by mailbox number (selectable).  \n\n\n\u2022\n \nA transmission request can be aborted by clearing the dedicated Transmit-Request flag of \nthe concerned message buffer.  \n\n\n\u2022\n \nAutomatic block transmission (ABT) operation mode. \n\n\n\u2022\n \nTime stamp function for CAN channels 0 to n in collaboration with timers.  \n\n\n>\n \nRelease from bus-off state by software.  \n\n\n>\n \nWake-up with integrated low-pass filter (debounce) option to prevent short glitches on CAN \nbus, through CAN receive signal toggling from CAN transceiver.  \n\n\n\u2022\n \nFor normal operation (after wake) there is a digital filter in the CAN controller.  \n\n\n>\n \nListen-only mode to monitor CAN bus.  \n\n\n>\n \nWake-up signal to both internal and external (either interrupt signal or GPIO) to initiate power \nup if needed.  \n\n\n\u2022\n \nReady to receive the first CAN message within 10ms of wake event generated by the CAN \nmaster.  \n\n\n\u2022\n \nReady to transmit the first CAN message within 50ms of wake event generated by the \nCAN master.  \n\n\n>\n \nLoop back for self-test. \n\n\nTable 2-14: CAN Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **", "mimetype": "text/plain", "start_char_idx": 70070, "end_char_idx": 73559, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "1a3ccba7-d810-46b5-9e39-b71b3a1abac7": {"__data__": {"id_": "1a3ccba7-d810-46b5-9e39-b71b3a1abac7", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6b7693f6-008c-4325-9835-b7f0245877c0", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "21791caade3a6142611e8defe5117fc346d6fa9ba6544d5cc0bb0949bf17da58", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "84365766-5a07-40bf-9d86-61c6ef7ee9e3", "node_type": "1", "metadata": {}, "hash": "64545064c4105588ddb3df962b68debdd3c498f3b29db142f40488f216f46cb1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": ">\n \nWake-up with integrated low-pass filter (debounce) option to prevent short glitches on CAN \nbus, through CAN receive signal toggling from CAN transceiver.  \n\n\n\u2022\n \nFor normal operation (after wake) there is a digital filter in the CAN controller.  \n\n\n>\n \nListen-only mode to monitor CAN bus.  \n\n\n>\n \nWake-up signal to both internal and external (either interrupt signal or GPIO) to initiate power \nup if needed.  \n\n\n\u2022\n \nReady to receive the first CAN message within 10ms of wake event generated by the CAN \nmaster.  \n\n\n\u2022\n \nReady to transmit the first CAN message within 50ms of wake event generated by the \nCAN master.  \n\n\n>\n \nLoop back for self-test. \n\n\nTable 2-14: CAN Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n145 \nCAN_TX \nCAN Transmit \nOutput \nCMOS \u2013 3.3V \n\n\n143 \nCAN_RX \nCAN Receive \nInput \nCMOS \u2013 3.3V \n\n\n \n\n\n## 2.10.6\n##  \n## Inter-Chip Communication (I2C)  \n\n\n**Standard **\n**Notes **\n\n\nNXP inter-IC-bus (I2C) specification \nhttps://i2c.info/i2c-bus-specification \n\n\nThis general purpose I2C controller allows system expansion for I2C-based devices as defined in \nthe NXP inter-IC-bus (I2C) specification. The I2C bus supports serial device communications to \nmultiple devices. (4x I2C) The I2C controller handles clock source negotiation, speed negotiation \nfor standard and fast devices, 7-bit slave address support according to the I2C protocol and \nsupports master and slave modes of operation. \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  28 \n\n\nThe I2C controller supports the following operating modes:  \n\n\n>\n \nMaster \u2013 Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus \n(Fm+, up to 1 Mbit/s). \n\n\n>\n \nSlave \u2013 Standard-mode (up to 100 Kbit/s), Fast-mode (up to 400 Kbit/s), Fast-mode plus (Fm+, \nup to 1 Mbit/s). \n\n\nTable 2-15: I2C Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n185 \nI2C0_SCL \nGeneral I2C 0 Clock. 1.5k\n\u2126\n pull-up to 3.3V on \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n187 \nI2C0_SDA \nGeneral I2C 0 Data. 1.5k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n189 \nI2C1_SCL \nGeneral I2C 1 Clock. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n191 \nI2C1_SDA \nGeneral I2C 1 Data. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n232 \nI2C2_SCL \nGeneral I2C 2 Clock. 2.2k\n\u2126\n pull-up to 1.8V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 1.8V \n\n\n234 \nI2C2_SDA \nGeneral I2C 2 Data. 2.2k\n\u2126\n pull-up to 1.8V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 1.8V \n\n\n213 \nCAM_I2C_SCL \nCamera I2C Clock. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n215 \nCAM_I2C_SDA \nCamera I2C Data. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule.", "mimetype": "text/plain", "start_char_idx": 72792, "end_char_idx": 75604, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "84365766-5a07-40bf-9d86-61c6ef7ee9e3": {"__data__": {"id_": "84365766-5a07-40bf-9d86-61c6ef7ee9e3", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1a3ccba7-d810-46b5-9e39-b71b3a1abac7", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "7dee488a099a7df7e3e55e24e3f70b8043f3b539d167212b1e5e052261051ed1", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "57c6f387-e6d0-4c6e-9dd8-4eec1a4c9b42", "node_type": "1", "metadata": {}, "hash": "a3986f0c1948764c4cf8fcc005266ce2665a2e2e6543cb208db297efdd31e712", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "232 \nI2C2_SCL \nGeneral I2C 2 Clock. 2.2k\n\u2126\n pull-up to 1.8V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 1.8V \n\n\n234 \nI2C2_SDA \nGeneral I2C 2 Data. 2.2k\n\u2126\n pull-up to 1.8V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 1.8V \n\n\n213 \nCAM_I2C_SCL \nCamera I2C Clock. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n215 \nCAM_I2C_SDA \nCamera I2C Data. 2.2k\n\u2126\n pull-up to 3.3V on the \nmodule. \n\n\nBidir \nOpen Drain \u2013 3.3V \n\n\n \n\n\n \n##  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  29 \n\n\n## 2.10.7\n##  \n## Inter-IC Sound (I2S) \n\n\n \n\n\n**Standard **\n\n\nInter-IC Sound (I2S) specification \n\n\n \n\n\nThe I2S controller transports streaming audio data between system memory and an audio codec. \nThe I2S controller supports I2S format, left-justified mode format, right-justified mode format, \nand DSP mode format, as defined in the Philips inter-IC-sound (I2S) bus specification. \n\n\nThe I2S and PCM (master and slave modes) interfaces support clock rates up to 24.5760 MHz. \n\n\nThe I2S controller supports point-to-point serial interfaces for the I2S digital audio streams. I2S-\ncompatible products, such as compact disc players, digital audio tape devices, digital sound \nprocessors, and those with digital TV sound may be directly connected to the I2S controller. The \ncontroller also supports the PCM and telephony mode of data-transfer. Pulse-Code-Modulation \n(PCM) is a standard method used to digitize audio (particularly voice) patterns for transmission \nover digital communication channels. The Telephony mode is used to transmit and receive data to \nand from an external mono CODEC in a slot-based scheme of time-division multiplexing (TDM). \nThe I2S controller supports Bidirectional audio streams and can operate in half-duplex or full-\nduplex mode. \n\n\nFeatures: \n\n\n>\n \nBasic I2S modes to be supported (I2S, RJM, LJM, and DSP) in both master and slave modes. \n\n\n>\n \nPCM mode with short (one bit-clock wide) and long-fsync (two bit-clock wide) in both master \nand slave modes. \n\n\n>\n \nNW-mode with independent slot-selection for both transmit and receive. \n\n\n>\n \nTDM mode with flexibility in number of slots and slot(s) selection. \n\n\n>\n \nCapability to drive-out a high-z outside the prescribed slot for transmission. \n\n\n>\n \nFlow control for the external input/output stream. \n\n\nTable 2-16: I2S Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n199 \nI2S0_SCLK \nI2S Audio Port 0 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n197 \nI2S0_FS \nI2S Audio Port 0 Left/Right Clock \nBidir \nCMOS \u2013 1.8V \n\n\n193 \nI2S0_DOUT \nI2S Audio Port 0 Data Out \nOutput \nCMOS \u2013 1.8V \n\n\n195 \nI2S0_DIN \nI2S Audio Port 0 Data In \nInput \nCMOS \u2013 1.8V \n\n\n226 \nI2S1_SCLK \nI2S Audio Port 1 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n224 \nI2S1_FS \nI2S Audio Port 1 Left/Right Clock \nBidir \nCMOS \u2013 1.8V \n\n\n220 \nI2S1_DOUT \nI2S Audio Port 1 Data Out \nOutput \nCMOS \u2013 1.8V", "mimetype": "text/plain", "start_char_idx": 75210, "end_char_idx": 78124, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "57c6f387-e6d0-4c6e-9dd8-4eec1a4c9b42": {"__data__": {"id_": "57c6f387-e6d0-4c6e-9dd8-4eec1a4c9b42", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "84365766-5a07-40bf-9d86-61c6ef7ee9e3", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "1ecb2e1cda46e459f965863487a5bc9fee76c0e16d2d20920a1741b509074672", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "edd4b08c-9cef-4432-9063-4932e2a8652d", "node_type": "1", "metadata": {}, "hash": "c4230364dc8e2a7116308188b8af82b614850535d8e5c452090b72f9d6377178", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "197 \nI2S0_FS \nI2S Audio Port 0 Left/Right Clock \nBidir \nCMOS \u2013 1.8V \n\n\n193 \nI2S0_DOUT \nI2S Audio Port 0 Data Out \nOutput \nCMOS \u2013 1.8V \n\n\n195 \nI2S0_DIN \nI2S Audio Port 0 Data In \nInput \nCMOS \u2013 1.8V \n\n\n226 \nI2S1_SCLK \nI2S Audio Port 1 Clock \nBidir \nCMOS \u2013 1.8V \n\n\n224 \nI2S1_FS \nI2S Audio Port 1 Left/Right Clock \nBidir \nCMOS \u2013 1.8V \n\n\n220 \nI2S1_DOUT \nI2S Audio Port 1 Data Out \nOutput \nCMOS \u2013 1.8V \n\n\n222 \nI2S1_DIN \nI2S Audio Port 1 Data In \nInput \nCMOS \u2013 1.8V \n\n\n \n\n\n \n##  \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  30 \n\n\n## 2.10.8\n##  \n## Gigabit Ethernet \n\n\n**Standard **\n**Notes **\n\n\nGigabit Ethernet (GbE) \n IEEE 802.3ab \n\n\nThe on-module Ethernet controller supports: \n\n\n>\n \n10/100/1000 Gigabit Ethernet  \n\n\n>\n \nIEEE 802.3u Media Access Controller (MAC) \n\n\nTable 2-17: Gigabit Ethernet Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n184 \nGBE_MDI0_N \nGbE Transformer Data 0\u2013 \nBidir \nMDI \n\n\n186 \nGBE_MDI0_P \nGbE Transformer Data 0+ \nBidir \nMDI \n\n\n190 \nGBE_MDI1_N \nGbE Transformer Data 1\u2013 \nBidir \nMDI \n\n\n192 \nGBE_MDI1_P \nGbE Transformer Data 1+ \nBidir \nMDI \n\n\n196 \nGBE_MDI2_N \nGbE Transformer Data 2\u2013 \nBidir \nMDI \n\n\n198 \nGBE_MDI2_P \nGbE Transformer Data 2+ \nBidir \nMDI \n\n\n202 \nGBE_MDI3_N \nGbE Transformer Data 3\u2013 \nBidir \nMDI \n\n\n204 \nGBE_MDI3_P \nGbE Transformer Data 3+ \nBidir \nMDI \n\n\n188 \nGBE_LED_LINK \nEthernet Link LED (Green) \nOutput \n - \n\n\n194 \nGBE_LED_ACT \nEthernet Activity LED (Yellow) \nOutput \n - \n\n\n## 2.10.9\n##  \n## Fan \n\n\nThe Jetson Orin Nano includes a Pulse Width Modulator (PWM) and Tachometer functionality to \nenable fan control as part of a thermal solution. The PWM controller is a frequency divider with a \nvarying pulse width. The PWM runs off a device clock programmed in the Clock and Reset \ncontroller and can be any frequency up to the device clock maximum speed of 48 MHz. The PWM \ngets divided by 256 before being subdivided based on a programmable value. \n\n\n## 2.10.10\n##  \n## Pulse Width Modulator (PWM) \n\n\nJetson Orin Nano has four PWM outputs. Each PWM output is based on a frequency divider \nwhose pulse width varies. Each has a programmable frequency divider and a programmable pulse \nwidth generator. The PWM controller supports one PWM output for each of its four instances. \nEach instance is allocated a 64 KB independent address space. \n\n\nFrequency division is a 13-bit programmable value, and pulse division is an 8-bit value. The PWM \ncan run at a maximum frequency of up to 408 MHz. The PWM controller can source its clock from \neither CLK_M or PLLP. CLK_M (19.2 MHz) is derived from the OSC clock (38.4 MHz). PLLP \noperates at 408 MHz. \n\n\nThe PWM clock frequency is divided by 256 before subdividing it based on the programmable \nfrequency division value to generate the required frequency for the PWM output. The maximum \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  31", "mimetype": "text/plain", "start_char_idx": 77729, "end_char_idx": 80727, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "edd4b08c-9cef-4432-9063-4932e2a8652d": {"__data__": {"id_": "edd4b08c-9cef-4432-9063-4932e2a8652d", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "57c6f387-e6d0-4c6e-9dd8-4eec1a4c9b42", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "19e759f176caeebe8e652ead3cebf602f892f14353ea75013add25fa1799234a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e4c1342a-7c45-4966-90f3-8b124e1b4ad6", "node_type": "1", "metadata": {}, "hash": "fb49cde0d0986e8f33c39885a5cb61dad2956b9e9cdae724192331175d5081a2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Frequency division is a 13-bit programmable value, and pulse division is an 8-bit value. The PWM \ncan run at a maximum frequency of up to 408 MHz. The PWM controller can source its clock from \neither CLK_M or PLLP. CLK_M (19.2 MHz) is derived from the OSC clock (38.4 MHz). PLLP \noperates at 408 MHz. \n\n\nThe PWM clock frequency is divided by 256 before subdividing it based on the programmable \nfrequency division value to generate the required frequency for the PWM output. The maximum \n\n\n \n \n \nFunctional Description \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  31 \n\n\noutput frequency that can be achieved from this configuration is 408 MHz/256 = 1.6 MHz. This \n1.6 MHz frequency can be further divided using the frequency divisor in PWM. \n\n\nThe OSC clock is the primary/default source for the PWM IP clock. For higher PWM output \nfrequency requirements, PLLP is the clock source (up to 408 MHz). \n\n\nTable 2-18: PWM Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n206 \nGPIO07 \nPulse Width Modulator or GPIO #7  \nBidir  \nCMOS \u2013 1.8V \n\n\n218 \nGPIO12 \nPulse Width Modulator or GPIO #12  \nBidir  \nCMOS \u2013 1.8V \n\n\n228 \nGPIO13 \nPulse Width Modulator or GPIO #13  \nBidir \nCMOS \u2013 1.8V \n\n\n230 \nGPIO14 \nPulse Width Modulator or GPIO #14  \nBidir \nCMOS \u2013 1.8V \n\n\n \n\n\n \n\n\n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \nDS-11105-001_v1.5  |  32 \n\n\n# Chapter 3.\n#  \n# Power and System Management \n\n\nSee the \n*Jetson Orin Nano Product Design Guide*\n for details on connecting to each of the \ninterfaces. \n\n\nTable 3-1: Power and System Control Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n251 \n\n\n252 \n\n\n253 \n\n\n254 \n\n\n255 \n\n\n256 \n\n\n257 \n\n\n258 \n\n\n259 \n\n\n260 \n\n\nVDD_IN \nMain power \u2013 Supplies PMIC and other registers \nInput \n5V  \n\n\n235 \nPMIC_BBAT \nReal Time Clock. Optionally used to provide back-\nup power for the RTC in the Power Sequencer. \nConnects to a Lithium Cell or similar power source. \nThe cell sources power for the RTC when system is \ndisconnected from power. \n\n\nNote: This pin is input only and rechargeable cells \nor devices such as Super Caps cannot be \nsupported. \n\n\nInput \n1.85V to 5.5V \n\n\n214 \nFORCE_RECOVERY* \nForce Recovery strap pin. Held low when \nSYS_RESET* goes high (i.e., during power-on) \nplaces system in USB recovery mode. \n\n\nInput \nCMOS \u2013 1.8V \n\n\n240 \nSLEEP/WAKE* \nConfigured as GPIO for optional use to indicate \nthe system should enter or exit sleep mode. \n\n\nInput \nCMOS \u2013 5.0V \n\n\n233 \nSHUTDOWN_REQ* \nWhen driven/pulled low by the module, requests \nthe carrier board to shut down. ~5k\n\u2126\n pull-up to \nVDD_IN on the module. \n\n\nOutput \nOpen Drain, \nVDD_IN \n\n\n237 \nPOWER_EN \nSignal for module on/off: high level on, low level \noff. Connects to module power sequencer/PMIC \npower on/off control input through converter \nlogic. POWER_EN is routed to a Schmitt trigger \n\n\nInput \nAnalog 5.0V \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  33 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\nbuffer on the module. A 100k\n\u2126\n pulldown is also on \nthe module.", "mimetype": "text/plain", "start_char_idx": 80124, "end_char_idx": 83336, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e4c1342a-7c45-4966-90f3-8b124e1b4ad6": {"__data__": {"id_": "e4c1342a-7c45-4966-90f3-8b124e1b4ad6", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "edd4b08c-9cef-4432-9063-4932e2a8652d", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "670b50770bcc2bfbe2cf516f67e8ddf95f79b74dd371c36a004b97e81b2d2381", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6276ddd5-c0bb-4cd3-8b8a-26a179a4fe89", "node_type": "1", "metadata": {}, "hash": "8ae47f0de8b850f02dba3cc3fb68532e7023e4d7748cca1649db4fd3c2e618f9", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Output \nOpen Drain, \nVDD_IN \n\n\n237 \nPOWER_EN \nSignal for module on/off: high level on, low level \noff. Connects to module power sequencer/PMIC \npower on/off control input through converter \nlogic. POWER_EN is routed to a Schmitt trigger \n\n\nInput \nAnalog 5.0V \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  33 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\nbuffer on the module. A 100k\n\u2126\n pulldown is also on \nthe module. \n\n\n239 \nSYS_RESET* \nModule Reset. Reset to the module when driven \nlow by the carrier board. Used as carrier board \nsupply enable when driven high by the module \nwhen module power sequence is complete. Used \nto ensure proper power on/off sequencing \nbetween module and carrier board supplies. 10k\n\u2126\n \npull-up to VDD_1V8 on the module. \n\n\nBidir \nOpen Drain, \n1.8V \n\n\n178 \nMOD_SLEEP* \nModule Sleep. When active (low), indicates module \nhas gone to Sleep (SC7) mode. \n\n\nOutput \nCMOS \u2013 1.8V \n\n\n210 \nCLK_32K_OUT \nSleep/Suspend clock. 2.2k\n\u2126\n pull-up to VDD_1V8 on \nthe module. If used on the carrier board, a buffer \nshould be implemented close to the module pin. If \nnot used, leave NC. \n\n\nBidir \nCMOS \u2013 1.8V \n\n\n217 \nMODULE_ID \nWhen tied to GND, the module is a legacy type \nsupporting only 5V on VDD_IN. \nWhen floating, the module is an advanced type \nsupporting 5V to 20V on VDD_IN. \n\n\n- \nStrap \n\n\n# 3.1\n#  \n# Power Rails  \n\n\nVDD_IN must be supplied by the carrier board that the Jetson Orin Nano is designed to connect \nto. All Jetson Orin Nano interfaces are referenced to on-module voltage rails and no I/O voltage is \nrequired to be supplied to the module. See the \n*Jetson Orin Nano Product Design Guide*\n for details \nof connecting to each of the interfaces. \n\n\n# 3.2\n#  \n# Power Domains/Islands  \n\n\nJetson Orin Nano has a single three-channel INA that can measure power of CPU_GPU_CV \ncombined rail, Core, and module input power. \n\n\n# 3.3\n#  \n# Power Management Controller (PMC) \n\n\nThe PMC power management features enable both high speed operation and very low-power \nstandby states. The PMC primarily controls voltage transitions for the SoC as it transitions \nto/from different low power modes; it also acts as a slave receiving dedicated power/clock \nrequest signals as well as wake events from various sources (e.g., SPI, I2C, RTC, USB) which can \nwake the system from deep sleep state. The PMC enables aggressive power-gating capabilities on \nidle modules and integrates specific logic to maintain defined states and control power domains \nduring sleep and deep sleep modes.  \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  34 \n\n\n# 3.4\n#  \n# Resets \n\n\nIf reset is asserted, the Jetson Orin Nano SoC and onboard storage is reset. This signal is also \nused for baseboard power sequencing. \n\n\n# 3.5\n#  \n# PMIC_BBAT  \n\n\nAn optional back up battery can be attached to the PMIC_BBAT module input to maintain the \nmodule real-time clock (RTC) when VDD_IN is not present. Batteries can be used to power the pin, \nbut charging is not supported. This pin is connected directly to the onboard PMIC. RTC accuracy \nis -11 ~ +20 seconds/day. \n\n\nTable 3-2: PMIC_BBAT Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **", "mimetype": "text/plain", "start_char_idx": 82812, "end_char_idx": 86164, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6276ddd5-c0bb-4cd3-8b8a-26a179a4fe89": {"__data__": {"id_": "6276ddd5-c0bb-4cd3-8b8a-26a179a4fe89", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e4c1342a-7c45-4966-90f3-8b124e1b4ad6", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "598670bc7491d45e73ef09ea1236af7d6595571ad3fcad44f7beeeb77c258e5c", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e30c254d-7a6c-4129-836d-0931cc14e1f1", "node_type": "1", "metadata": {}, "hash": "23fce5e8549b37bc57af2d7329bb6659a6977311e112fbc1671b4a8b79b5f923", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# 3.4\n#  \n# Resets \n\n\nIf reset is asserted, the Jetson Orin Nano SoC and onboard storage is reset. This signal is also \nused for baseboard power sequencing. \n\n\n# 3.5\n#  \n# PMIC_BBAT  \n\n\nAn optional back up battery can be attached to the PMIC_BBAT module input to maintain the \nmodule real-time clock (RTC) when VDD_IN is not present. Batteries can be used to power the pin, \nbut charging is not supported. This pin is connected directly to the onboard PMIC. RTC accuracy \nis -11 ~ +20 seconds/day. \n\n\nTable 3-2: PMIC_BBAT Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n235 \nPMIC_BBAT \nReal Time Clock. Optionally used to provide back-up \npower for the RTC in the Power Sequencer. Connects \nto a Lithium Cell or similar power source. The cell \nsources power for the RTC when system is \ndisconnected from power. Power consumption on \nbattery backup operation is 12 to 50\n\u03bc\nA. \n\n\nInput \n1.85V to 5.5V \n\n\n# 3.6\n#  \n# Power Sequencing \n\n\nThe Jetson Orin Nano is required to be powered on and off in a known sequence. Sequencing is \ndetermined through a set of control signals; the SYS_RESET* signal (when deasserted) is used to \nindicate when the carrier board can power on. The following sections provide an overview of the \npower sequencing steps between the carrier board and Jetson Orin Nano. Refer to the \n*Jetson *\n*Orin Nano Product Design Guide*\n for system level details on the application of power, power \nsequencing, and monitoring. The Jetson Orin Nano and the product carrier board must be power \nsequenced properly to avoid potential damage to components on either the module or the carrier \nboard system. \n\n\n## 3.6.1\n##  \n## Power Up  \n\n\nDuring power up, the carrier board must wait until the signal SYS_RESET* is deasserted from the \nJetson module before enabling its power; the Jetson module will deassert the SYS_RESET* signal \nto enable the complete system to boot. \n\n\n \n\n\n \n**Note:**\n I/O pins cannot be high (>0.5V) before SYS_RESET* goes high. When SYS_RESET* is \nlow, the maximum voltage applied to any I/O pin is 0.5V. \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  35 \n\n\n## 3.6.2\n##  \n## Power Down  \n\n\nShutdown events can be triggered by either the module or the baseboard, but the shutdown \nevent will always be serviced by the baseboard. To do so, the baseboard deasserts POWER_EN, \nwhich begins the shutdown power sequence on the module. If the module needs to request a \nshutdown event in the case of thermal, software, or under-voltage events, it will assert \nSHUTDOWN_REQ*. When the baseboard sees low SHUTDOWN_REQ*, it should deassert \nPOWER_EN as soon as possible. \n\n\nOnce POWER_EN is deasserted, the module will assert SYS_RESET*, and the baseboard may shut \ndown. SoC 3.3V I/O must reach 0.5V or lower at most 1.5ms after SYS_RESET* is asserted. SoC \n1.8V I/O must reach 0.5V or lower at most 4ms after SYS_RESET* is asserted. \n\n\n# 3.7\n#  \n# Power States  \n\n\nThe Jetson Orin Nano operates in three main power modes: OFF, ON, and SLEEP. The module \ntransitions between these states are based on various events from hardware or software. The \nfigure below shows the transitions between these three states. \n\n\nFigure 3-1:  Power State Transition Diagram \n\n\n**OFF**\n**ON**\n**SLEEP**\n\n\n**ON**\n\n\n**EVENT**\n\n\n**OFF**\n\n\n**EVENT**\n\n\n**WAKE**\n\n\n**EVENT**\n\n\n**SLEEP**\n\n\n**EVENT**\n\n\n \n\n\n \n\n\n## 3.7.1\n##  \n## ON State", "mimetype": "text/plain", "start_char_idx": 85549, "end_char_idx": 89005, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e30c254d-7a6c-4129-836d-0931cc14e1f1": {"__data__": {"id_": "e30c254d-7a6c-4129-836d-0931cc14e1f1", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6276ddd5-c0bb-4cd3-8b8a-26a179a4fe89", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "92534c59862d5d32502bc2e0ac68ba28ddb01e8606ebd7356d634dedf1d99276", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "2b407c31-044f-42c2-8c7f-f4da7d476548", "node_type": "1", "metadata": {}, "hash": "5025aa902c18a54f04c97eca8d2bcd2ac08cbb030bbf28d163a8ffc612fe43dc", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# 3.7\n#  \n# Power States  \n\n\nThe Jetson Orin Nano operates in three main power modes: OFF, ON, and SLEEP. The module \ntransitions between these states are based on various events from hardware or software. The \nfigure below shows the transitions between these three states. \n\n\nFigure 3-1:  Power State Transition Diagram \n\n\n**OFF**\n**ON**\n**SLEEP**\n\n\n**ON**\n\n\n**EVENT**\n\n\n**OFF**\n\n\n**EVENT**\n\n\n**WAKE**\n\n\n**EVENT**\n\n\n**SLEEP**\n\n\n**EVENT**\n\n\n \n\n\n \n\n\n## 3.7.1\n##  \n## ON State \n\n\nThe ON power state is entered from either OFF or SLEEP states. In this state, the Jetson Orin \nNano module is fully functional and operates normally. An ON event must occur for a transition \nbetween OFF and ON states. The only ON EVENT currently used is a low to high transition on the \nPOWER_EN pin. This must occur with VDD_IN connected to a power rail and POWER_EN is \nasserted (at a logic1). The POWER_EN control is the carrier board indication to the Jetson module \nthat the VDD_IN power is good. The carrier board should assert this high only when VDD_IN has \nreached its required voltage level and is stable. This prevents the Jetson Orin Nano Module from \npowering up until the VDD_IN power is stable. \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  36 \n\n\n## 3.7.2\n##  \n## OFF State \n\n\nThe OFF state is the default state when the system is not powered. It can only be entered from \nthe ON state, through an OFF event. OFF events are listed in the table below. \n\n\nTable 3-3: OFF State Events \n\n\n**Event **\n**Details **\n**Preconditions **\n\n\nHW Shutdown \nSet POWER_EN pin to zero for at least 10 \n\u00b5\ns, the internal \nPMIC starts the shutdown sequence. \n\n\nIn ON State  \n\n\nSW Shutdown \nSoftware initiated shutdown  \nON state, software \noperational \n\n\nThermal Shutdown \nIf the internal temperature of the Jetson Orin Nano module \nreaches an unsafe temperature, the hardware is designed to \ninitiate a shutdown. \n\n\nAny power state \n\n\n \n\n\n \n**Note:**\n HW shutdown, SW shutdown, and Thermal shutdown all assert SHUTDOWN_REQ* \nlow. System on Module does not initiate power supply shutdown sequence until POWER_EN \nis deasserted. \n\n\n## 3.7.3\n##  \n## SLEEP State \n\n\nThe SLEEP state can only be entered from the ON state. This state allows the module to quickly \nresume to an operational state without performing a full boot sequence. The SLEEP state also \nincludes a low power mode SC7 (deep sleep) where the module operates only with enough \ncircuitry powered to allow the device to resume and re-enter the ON state. During this state the \noutput signals from the module are maintained at their logic level prior to entering the state (i.e., \nthey do not change to a 0V level). To exit the SLEEP state a WAKE event must occur; WAKE \nevents can occur from within the module or from external devices through various pins on the \nmodule connector. \n\n\nTable 3-4: SLEEP and WAKE Events \n\n\n**Event **\n**Details **\n\n\nThermal Condition \nIf the module internal temperature exceeds programmed hot and cold limits the system \nis forced to wake up, so it can report and take appropriate action (shut down for \nexample). \n\n\nUSB VBUS detection \nIf VBUS is applied to the system (USB cable attached) then the device can be configured \nto Wake and enumerate. \n\n\nModule connector \nInterface WAKE signals \n\n\nProgrammable signals on the module connector. \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  37 \n\n\n# 3.8\n#  \n# Thermal and Power Monitoring \n\n\nThe Jetson Orin Nano is designed to operate under various workloads and environmental \nconditions. It has been designed so that an active or passive heat sink solution can be attached. \nThe module contains various methods through hardware and software to limit the internal \ntemperature to within operating limits. See the \n*Jetson Orin Nano Thermal Design Guide*\n for more \ndetails.", "mimetype": "text/plain", "start_char_idx": 88531, "end_char_idx": 92464, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2b407c31-044f-42c2-8c7f-f4da7d476548": {"__data__": {"id_": "2b407c31-044f-42c2-8c7f-f4da7d476548", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e30c254d-7a6c-4129-836d-0931cc14e1f1", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a44c2f021d0c413d4a5d82d708d0c90a5e5996117441e1304abc2a0f94966c90", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b7dfdb86-d5cd-43da-b9e0-ca20f79036d8", "node_type": "1", "metadata": {}, "hash": "b8e14d2a4bbeff33485a40d19219538b134f1880ab36477b454f0442e0a47286", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "USB VBUS detection \nIf VBUS is applied to the system (USB cable attached) then the device can be configured \nto Wake and enumerate. \n\n\nModule connector \nInterface WAKE signals \n\n\nProgrammable signals on the module connector. \n\n\n \n \n \nPower and System Management \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  37 \n\n\n# 3.8\n#  \n# Thermal and Power Monitoring \n\n\nThe Jetson Orin Nano is designed to operate under various workloads and environmental \nconditions. It has been designed so that an active or passive heat sink solution can be attached. \nThe module contains various methods through hardware and software to limit the internal \ntemperature to within operating limits. See the \n*Jetson Orin Nano Thermal Design Guide*\n for more \ndetails. \n\n\n \n\n\n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \nDS-11105-001_v1.5  |  38 \n\n\n# Chapter 4.\n#  \n# Pin Definitions \n\n\nThe function(s) for each pin on the module is fixed to a single Special-Function I/O (SFIO) or \nsoftware-controlled General Purpose I/O (GPIO). The Jetson Orin Nano has multiple dedicated \nGPIOs and each GPIO is individually configurable as Output/Input/Interrupt sources with \nlevel/edge controls. SFIO and GPIO functionality is configured using Multi-Purpose I/O (MPIO) \npads with each MPIO pad consisting of: \n\n\n>\n \nAn output driver with tristate capability, drive strength controls and push-pull mode, open-\ndrain mode, or both. \n\n\n>\n \nAn input receiver with either Schmitt mode, CMOS mode, or both. \n\n\n>\n \nA weak pull-up and a weak pull-down. \n\n\nMPIO pads are partitioned into multiple pad control groups with controls being configured for the \ngroup. During normal operation, these per-pad controls are driven by the pinmux controller \nregisters. During deep sleep, the PMC bypasses and then resets the pinmux controller registers. \nSoftware reprograms these registers as necessary after returning from deep sleep. \n\n\nRefer to the \n*Jetson Orin Nano Product Design Guide*\n and the \n*Pinmux Spreadsheet*\n for more \ninformation. \n\n\n# 4.1\n#  \n# Power-on Reset Behavior  \n\n\nEach MPIO pad has a deterministic power-on reset (PoR) state. The reset state for each pad is \nchosen to minimize the need of additional on-board components; for example, on-chip weak pull-\nups are enabled during PoR for pads which are usually used to drive active-low chip selects \neliminating the need for additional pull-up resistors. \n\n\nThe following list is a simplified description of the boot process focusing on those aspects which \nrelate to the MPIO pins: \n\n\n>\n \nSystem-level hardware executes the power-up sequence. This sequence ends when system-\nlevel hardware releases SYS_RESET_N. \n\n\n>\n \nThe Boot ROM begins executing and programs the on-chip I/O controllers to access the \nsecondary boot device (QSPI). \n\n\n>\n \nThe Boot ROM fetches the Boot Configuration Table (BCT) and boot loader from the \nsecondary boot device. \n\n\n>\n \nIf the BCT and boot loader are fetched successfully, the boot ROM transfers control to the \nboot loader. \n\n\n>\n \nOtherwise, the Boot ROM enters USB recovery mode. \n\n\n \n \n \nPin Definitions \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  39 \n\n\n# 4.2\n#  \n# Sleep Behavior  \n\n\nSleep is an ultra-low-power standby state in which the module maintains much of its I/O state \nwhile most of the chip is powered off. During deep sleep most of the pads are put in a state called \nDeep Power Down (DPD). The sequence for entering DPD is same across pads. \n\n\nMPIO pads can vary during deep sleep. They differ regarding: \n\n\n>\n \nInput buffer behavior during deep sleep \n\n\n\u2022\n \nForcibly disabled OR \n\n\n\u2022\n \nEnabled for use as a GPIO wake event, OR \n\n\n\u2022\n \nEnabled for some other purpose (e.g., a clock request pin) \n\n\n>\n \nOutput buffer behavior during deep sleep \n\n\n\u2022\n \nMaintain a static programmable (0, 1, or tristate) constant value OR \n\n\n\u2022\n \nCapable of changing state (i.e., dynamic while the chip is still in deep sleep)", "mimetype": "text/plain", "start_char_idx": 91687, "end_char_idx": 95652, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b7dfdb86-d5cd-43da-b9e0-ca20f79036d8": {"__data__": {"id_": "b7dfdb86-d5cd-43da-b9e0-ca20f79036d8", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "2b407c31-044f-42c2-8c7f-f4da7d476548", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "59f6b00193bdfd407e4458e6fa9ca80f1a22b46ce9d4918fea837482f291a4ee", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "df4ba528-4821-41b2-b414-37866c1e0e5a", "node_type": "1", "metadata": {}, "hash": "20d75b30d466aa78a70311455d57e7b66a28fc4ccf97d4632db99e1122c9e9c3", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Sleep is an ultra-low-power standby state in which the module maintains much of its I/O state \nwhile most of the chip is powered off. During deep sleep most of the pads are put in a state called \nDeep Power Down (DPD). The sequence for entering DPD is same across pads. \n\n\nMPIO pads can vary during deep sleep. They differ regarding: \n\n\n>\n \nInput buffer behavior during deep sleep \n\n\n\u2022\n \nForcibly disabled OR \n\n\n\u2022\n \nEnabled for use as a GPIO wake event, OR \n\n\n\u2022\n \nEnabled for some other purpose (e.g., a clock request pin) \n\n\n>\n \nOutput buffer behavior during deep sleep \n\n\n\u2022\n \nMaintain a static programmable (0, 1, or tristate) constant value OR \n\n\n\u2022\n \nCapable of changing state (i.e., dynamic while the chip is still in deep sleep) \n\n\n>\n \nWeak pull-up/pull-down behavior during deep sleep \n\n\n\u2022\n \nForcibly disabled OR \n\n\n\u2022\n \nCan be configured \n\n\n>\n \nPads that do not enter deep sleep \n\n\n\u2022\n \nSome of the pads whose outputs are dynamic during deep sleep are of special type and do \nnot enter deep sleep. \n\n\n# 4.3\n#  \n# GPIO  \n\n\nThe Jetson Orin Nano has multiple dedicated GPIOs. Each GPIO can be individually configurable as \nan Output, Input, or Interrupt source with level/edge controls. The pins listed in the following \ntable are dedicated GPIOs; some with alternate SFIO functionality. Many other pins not included \nin this list are capable of being configured as GPIOs instead of the SFIO functionality the pin \nname suggests (e.g., UART, SPI, I2S, etc.). All pins that can support GPIO functionality have this \nexposed in the Pinmux. \n\n\nTable 4-1: GPIO Pin Descriptions \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n87 \nGPIO00 \nGPIO #0 or USB 0 VBUS Enable #0 \nBidir \nCMOS \u2013 1.8V \n\n\n118 \nGPIO01 \nGPIO #1 or Generic Clock \nBidir \nCMOS \u2013 1.8V \n\n\n124 \nGPIO02 \nGPIO #2 \nBidir \nCMOS \u2013 1.8V \n\n\n126 \nGPIO03 \nGPIO #3 \nBidir \nCMOS \u2013 1.8V \n\n\n127 \nGPIO04 \nGPIO #4 \nBidir \nCMOS \u2013 1.8V \n\n\n128 \nGPIO05 \nGPIO #5 \nBidir \nCMOS \u2013 1.8V \n\n\n130 \nGPIO06 \nGPIO #6 \nBidir \nCMOS \u2013 1.8V \n\n\n206 \nGPIO07 \nGPIO #7 or Pulse Width Modulator \nBidir  \nCMOS \u2013 1.8V \n\n\n208 \nGPIO08 \nGPIO #8 or Fan Tachometer \nBidir \nCMOS \u2013 1.8V \n\n\n \n \n \nPin Definitions \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  40 \n\n\n**Pin # **\n**Signal Name **\n**Description **\n**Direction **\n**Pin Type **\n\n\n211 \nGPIO09 \nGPIO #9 or Audio Codec Master Clock \nBidir \nCMOS \u2013 1.8V \n\n\n212 \nGPIO10 \nGPIO #10 \nBidir \nCMOS \u2013 1.8V \n\n\n216 \nGPIO11 \nGPIO #11 or Generic Clock \nBidir \nCMOS \u2013 1.8V \n\n\n218 \nGPIO12 \nGPIO #12 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n228 \nGPIO13 \nGPIO #13 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n230 \nGPIO14 \nGPIO #14 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n# 4.4\n#  \n# Pin List \n\n\n \n\n\n \n**Note:**\n For cell shading, light green indicates ground; light blue indicates Jetson Orin Nano \nspecific functionality. \n\n\n \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\n**Pin # **\n**Top **\n**Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **", "mimetype": "text/plain", "start_char_idx": 94919, "end_char_idx": 98009, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "df4ba528-4821-41b2-b414-37866c1e0e5a": {"__data__": {"id_": "df4ba528-4821-41b2-b414-37866c1e0e5a", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b7dfdb86-d5cd-43da-b9e0-ca20f79036d8", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "de841045e7742b5ab7e8c8be5a9409c51f1786d10ce7d3b20fab4a7cd130f2f2", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "361659c9-b253-4e89-b3d8-4bc9acf8ba45", "node_type": "1", "metadata": {}, "hash": "39989b4cdbb91657d7ea30418d267232a4c27851b9c9cc62aa3f2ffb88660f28", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "218 \nGPIO12 \nGPIO #12 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n228 \nGPIO13 \nGPIO #13 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n230 \nGPIO14 \nGPIO #14 or Pulse Width Modulator \nBidir \nCMOS \u2013 1.8V \n\n\n# 4.4\n#  \n# Pin List \n\n\n \n\n\n \n**Note:**\n For cell shading, light green indicates ground; light blue indicates Jetson Orin Nano \nspecific functionality. \n\n\n \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\n**Pin # **\n**Top **\n**Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\nGND \nGND \n1 \n \n2 \nGND \nGND \n\n\nCSI1_D0_N \nCSI1_D0_N \n3 \n \n4 \nCSI0_D0_N \nCSI0_D0_N \n\n\nCSI1_D0_P \nCSI1_D0_P \n5 \n \n6 \nCSI0_D0_P \nCSI0_D0_P \n\n\nGND \nGND \n7 \n \n8 \nGND \nGND \n\n\nCSI1_CLK_N \nCSI1_CLK_N \n9 \n \n10 \nCSI0_CLK_N \nCSI0_CLK_N \n\n\nCSI1_CLK_P \nCSI1_CLK_P \n11 \n \n12 \nCSI0_CLK_P \nCSI0_CLK_P \n\n\nGND \nGND \n13 \n \n14 \nGND \nGND \n\n\nCSI1_D1_N \nCSI1_D1_N \n15 \n \n16 \nCSI0_D1_N \nCSI0_D1_N \n\n\nCSI1_D1_P \nCSI1_D1_P \n17 \n \n18 \nCSI0_D1_P \nCSI0_D1_P \n\n\nGND \nGND \n19 \n \n20 \nGND \nGND \n\n\nCSI3_D0_N \nCSI3_D0_N \n21 \n \n22 \nCSI2_D0_N \nCSI2_D0_N \n\n\nCSI3_D0_P \nCSI3_D0_P \n23 \n \n24 \nCSI2_D0_P \nCSI2_D0_P \n\n\nGND \nGND \n25 \n \n26 \nGND \nGND \n\n\nCSI3_CLK_N \nCSI3_CLK_N \n27 \n \n28 \nCSI2_CLK_N \nCSI2_CLK_N \n\n\nCSI3_CLK_P \nCSI3_CLK_P \n29 \n \n30 \nCSI2_CLK_P \nCSI2_CLK_P \n\n\nGND \nGND \n31 \n \n32 \nGND \nGND \n\n\nCSI3_D1_N \nCSI3_D1_N \n33 \n \n34 \nCSI2_D1_N \nCSI2_D1_N \n\n\nCSI3_D1_P \nCSI3_D1_P \n35 \n \n36 \nCSI2_D1_P \nCSI2_D1_P \n\n\nGND \nGND \n37 \n \n38 \nGND \nGND \n\n\nDP0_TXD0_N \nUSBSS1_RX_N \n39 \n \n40 \nCSI4_D2_N \nPCIE2_RX0_N \n\n\nDP0_TXD0_P \nUSBSS1_RX_P \n41 \n \n42 \nCSI4_D2_P \nPCIE2_RX0_P \n\n\nGND \nGND \n43 \n \n44 \nGND \nGND \n\n\nDP0_TXD1_N \nUSBSS1_TX_N \n45 \n \n46 \nCSI4_D0_N \nPCIE2_TX0_N \n\n\n \n \n \nPin Definitions \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  41 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\n**Pin # **\n**Top **\n**Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\nDP0_TXD1_P \nUSBSS1_TX_P \n47 \n \n48 \nCSI4_D0_P \nPCIE2_TX0_P \n\n\nGND \nGND \n49 \n \n50 \nGND \nGND \n\n\nDP0_TXD2_N \nUSBSS2_RX_N \n51 \n \n52 \nCSI4_CLK_N \nPCIE2_CLK_N  \n\n\nDP0_TXD2_P \nUSBSS2_RX_P \n53 \n \n54 \nCSI4_CLK_P \nPCIE2_CLK_P", "mimetype": "text/plain", "start_char_idx": 97419, "end_char_idx": 99678, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "361659c9-b253-4e89-b3d8-4bc9acf8ba45": {"__data__": {"id_": "361659c9-b253-4e89-b3d8-4bc9acf8ba45", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "df4ba528-4821-41b2-b414-37866c1e0e5a", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "b84b642d1d3ad84ea769518b2a552c1e6a66e48d80bfbb7a70a47308705f4eb7", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4c199aeb-006d-42ab-9b86-65850294a968", "node_type": "1", "metadata": {}, "hash": "79d40808c028188e7f537f70b506a0dd514a5ad72e11bc4a48cf84efc6036345", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\n**Pin # **\n**Top **\n**Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\nDP0_TXD1_P \nUSBSS1_TX_P \n47 \n \n48 \nCSI4_D0_P \nPCIE2_TX0_P \n\n\nGND \nGND \n49 \n \n50 \nGND \nGND \n\n\nDP0_TXD2_N \nUSBSS2_RX_N \n51 \n \n52 \nCSI4_CLK_N \nPCIE2_CLK_N  \n\n\nDP0_TXD2_P \nUSBSS2_RX_P \n53 \n \n54 \nCSI4_CLK_P \nPCIE2_CLK_P  \n\n\nGND \nGND \n55 \n \n56 \nGND \nGND \n\n\nDP0_TXD3_N \nUSBSS2_TX_N \n57 \n \n58 \nCSI4_D1_N \nPCIE2_RX1_N \n(PCIE3_RX0_N) \n\n\nDP0_TXD3_P \nUSBSS2_TX_P \n59 \n \n60 \nCSI4_D1_P \nPCIE2_RX1_P \n(PCIE3_RX0_P) \n\n\nGND \nGND \n61 \n \n62 \nGND \nGND \n\n\nDP1_TXD0_N \nDP1_TXD0_N \n63 \n \n64 \nCSI4_D3_N \nPCIE2_TX1_N \n(PCIE3_TX0_N) \n\n\nDP1_TXD0_P \nDP1_TXD0_P \n65 \n \n66 \nCSI4_D3_P \nPCIE2_TX1_P \n(PCIE3_TX0_P) \n\n\nGND \nGND \n67 \n \n68 \nGND \nGND \n\n\nDP1_TXD1_N \nDP1_TXD1_N \n69 \n \n70 \nDSI_D0_N \nRSVD \n\n\nDP1_TXD1_P \nDP1_TXD1_P \n71 \n \n72 \nDSI_D0_P \nRSVD \n\n\nGND \nGND \n73 \n \n74 \nGND \nGND \n\n\nDP1_TXD2_N \nDP1_TXD2_N \n75 \n \n76 \nDSI_CLK_N \nRSVD \n\n\nDP1_TXD2_P \nDP1_TXD2_P \n77 \n \n78 \nDSI_CLK_P \nRSVD \n\n\nGND \nGND \n79 \n \n80 \nGND \nGND \n\n\nDP1_TXD3_N \nDP1_TXD3_N \n81 \n \n82 \nDSI_D1_N \nRSVD \n\n\nDP1_TXD3_P \nDP1_TXD3_P \n83 \n \n84 \nDSI_D1_P \nRSVD \n\n\nGND \nGND \n85 \n \n86 \nGND \nGND \n\n\nGPIO00 \nGPIO00 \n87 \n \n88 \nDP0_HPD \nRSVD \n\n\nSPI0_MOSI \nSPI0_MOSI \n89 \n \n90 \nDP0_AUX_N \nRSVD \n\n\nSPI0_SCK \nSPI0_SCK \n91 \n \n92 \nDP0_AUX_P \nRSVD \n\n\nSPI0_MISO \nSPI0_MISO \n93 \n \n94 \nHDMI_CEC \nHDMI_CEC \n\n\nSPI0_CS0* \nSPI0_CS0* \n95 \n \n96 \nDP1_HPD \nDP1_HPD \n\n\nSPI0_CS1* \nSPI0_CS1* \n97 \n \n98 \nDP1_AUX_N \nDP1_AUX_N \n\n\nUART0_TXD \nUART0_TXD \n99 \n \n100 \nDP1_AUX_P \nDP1_AUX_P \n\n\nUART0_RXD \nUART0_RXD \n101 \n \n102 \nGND \nGND \n\n\nUART0_RTS* \nUART0_RTS* \n103 \n \n104 \nSPI1_MOSI \nSPI1_MOSI \n\n\nUART0_CTS* \nUART0_CTS* \n105 \n \n106 \nSPI1_SCK \nSPI1_SCK \n\n\nGND \nGND \n107 \n \n108 \nSPI1_MISO \nSPI1_MISO \n\n\nUSB0_D_N \nUSB0_D_N \n109 \n \n110 \nSPI1_CS0* \nSPI1_CS0* \n\n\nUSB0_D_P \nUSB0_D_P \n111 \n \n112 \nSPI1_CS1* \nSPI1_CS1* \n\n\nGND \nGND \n113 \n \n114 \nCAM0_PWDN \nCAM0_PWDN \n\n\n \n \n \nPin Definitions", "mimetype": "text/plain", "start_char_idx": 99240, "end_char_idx": 101242, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "4c199aeb-006d-42ab-9b86-65850294a968": {"__data__": {"id_": "4c199aeb-006d-42ab-9b86-65850294a968", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "361659c9-b253-4e89-b3d8-4bc9acf8ba45", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "8a67a7fba0a16de0da95a1b913a9bab12ba998bfaff8efb31e6f69d75e8ebe77", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3f990d39-83a8-4925-8644-a663c212c9b8", "node_type": "1", "metadata": {}, "hash": "1bec3aa8a1ba8ea4563f0585eb3c95288c7a64eee863ffea268df2f68053c425", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "UART0_RXD \nUART0_RXD \n101 \n \n102 \nGND \nGND \n\n\nUART0_RTS* \nUART0_RTS* \n103 \n \n104 \nSPI1_MOSI \nSPI1_MOSI \n\n\nUART0_CTS* \nUART0_CTS* \n105 \n \n106 \nSPI1_SCK \nSPI1_SCK \n\n\nGND \nGND \n107 \n \n108 \nSPI1_MISO \nSPI1_MISO \n\n\nUSB0_D_N \nUSB0_D_N \n109 \n \n110 \nSPI1_CS0* \nSPI1_CS0* \n\n\nUSB0_D_P \nUSB0_D_P \n111 \n \n112 \nSPI1_CS1* \nSPI1_CS1* \n\n\nGND \nGND \n113 \n \n114 \nCAM0_PWDN \nCAM0_PWDN \n\n\n \n \n \nPin Definitions \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  42 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\n**Pin # **\n**Top **\n**Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\nUSB1_D_N \nUSB1_D_N \n115 \n \n116 \nCAM0_MCLK \nCAM0_MCLK \n\n\nUSB1_D_P \nUSB1_D_P \n117 \n \n118 \nGPIO01 \nGPIO01 (CLK) \n\n\nGND \nGND \n119 \n \n120 \nCAM1_PWDN \nCAM1_PWDN \n\n\nUSB2_D_N \nUSB2_D_N \n121 \n \n122 \nCAM1_MCLK \nCAM1_MCLK \n\n\nUSB2_D_P \nUSB2_D_P \n123 \n \n124 \nGPIO02 \nGPIO02 \n\n\nGND \nGND \n125 \n \n126 \nGPIO03 \nGPIO03 \n\n\nGPIO04 \nGPIO04 \n127 \n \n128 \nGPIO05 \nGPIO05 \n\n\nGND \nGND \n129 \n \n130 \nGPIO06 \nGPIO06 \n\n\nPCIE0_RX0_N \nPCIE0_RX0_N \n131 \n \n132 \nGND \nGND \n\n\nPCIE0_RX0_P \nPCIE0_RX0_P \n133 \n \n134 \nPCIE0_TX0_N \nPCIE0_TX0_N \n\n\nGND \nGND \n135 \n \n136 \nPCIE0_TX0_P \nPCIE0_TX0_P \n\n\nPCIE0_RX1_N \nPCIE0_RX1_N \n137 \n \n138 \nGND \nGND \n\n\nPCIE0_RX1_P \nPCIE0_RX1_P \n139 \n \n140 \nPCIE0_TX1_N \nPCIE0_TX1_N \n\n\nGND \nGND \n141 \n \n142 \nPCIE0_TX1_P \nPCIE0_TX1_P \n\n\nCAN_RX \nCAN_RX \n143 \n \n144 \nGND \nGND \n\n\nCAN_TX \nCAN_TX \n145 \n \n146 \nGND \nGND \n\n\nGND \nGND \n147 \n \n148 \nPCIE0_TX2_N \nPCIE0_TX2_N \n\n\nPCIE0_RX2_N \nPCIE0_RX2_N \n149 \n \n150 \nPCIE0_TX2_P \nPCIE0_TX2_P \n\n\nPCIE0_RX2_P \nPCIE0_RX2_P \n151 \n \n152 \nGND \nGND \n\n\nGND \nGND \n153 \n \n154 \nPCIE0_TX3_N \nPCIE0_TX3_N \n\n\nPCIE0_RX3_N \nPCIE0_RX3_N \n155 \n \n156 \nPCIE0_TX3_P \nPCIE0_TX3_P \n\n\nPCIE0_RX3_P \nPCIE0_RX3_P \n157 \n \n158 \nGND \nGND \n\n\nGND \nGND \n159 \n \n160 \nPCIE0_CLK_N \nPCIE0_CLK_N \n\n\nUSBSS_RX_N \nUSBSS0_RX_N \n161 \n \n162 \nPCIE0_CLK_P \nPCIE0_CLK_P \n\n\nUSBSS_RX_P \nUSBSS0_RX_P \n163 \n \n164 \nGND \nGND \n\n\nGND \nGND \n165 \n \n166 \nUSBSS_TX_N \nUSBSS0_TX_N \n\n\nPCIE1_RX0_N \nPCIE1_RX0_N \n167 \n \n168 \nUSBSS_TX_P \nUSBSS0_TX_P \n\n\nPCIE1_RX0_P \nPCIE1_RX0_P \n169 \n \n170 \nGND \nGND", "mimetype": "text/plain", "start_char_idx": 100853, "end_char_idx": 103013, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "3f990d39-83a8-4925-8644-a663c212c9b8": {"__data__": {"id_": "3f990d39-83a8-4925-8644-a663c212c9b8", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4c199aeb-006d-42ab-9b86-65850294a968", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "a8d40cdeb97abe27c1c44bedf7bddd22be4659d4df9e5cc6adfe22043231c61d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "73baf9df-2694-449c-8ae2-e1e22b300999", "node_type": "1", "metadata": {}, "hash": "ca82f46f64eda6b68656ef11cfde5bc6909c062235feffe0ec23528c83f0f79b", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "PCIE0_RX3_P \nPCIE0_RX3_P \n157 \n \n158 \nGND \nGND \n\n\nGND \nGND \n159 \n \n160 \nPCIE0_CLK_N \nPCIE0_CLK_N \n\n\nUSBSS_RX_N \nUSBSS0_RX_N \n161 \n \n162 \nPCIE0_CLK_P \nPCIE0_CLK_P \n\n\nUSBSS_RX_P \nUSBSS0_RX_P \n163 \n \n164 \nGND \nGND \n\n\nGND \nGND \n165 \n \n166 \nUSBSS_TX_N \nUSBSS0_TX_N \n\n\nPCIE1_RX0_N \nPCIE1_RX0_N \n167 \n \n168 \nUSBSS_TX_P \nUSBSS0_TX_P \n\n\nPCIE1_RX0_P \nPCIE1_RX0_P \n169 \n \n170 \nGND \nGND \n\n\nGND \nGND \n171 \n \n172 \nPCIE1_TX0_N \nPCIE1_TX0_N \n\n\nPCIE1_CLK_N \nPCIE1_CLK_N \n173 \n \n174 \nPCIE1_TX0_P \nPCIE1_TX0_P \n\n\nPCIE1_CLK_P \nPCIE1_CLK_P \n175 \n \n176 \nGND \nGND \n\n\nGND \nGND \n177 \n \n178 \nMOD_SLEEP* \nMOD_SLEEP* \n\n\nPCIE_WAKE* \nPCIE_WAKE* \n179 \n \n180 \nPCIE0_CLKREQ* \nPCIE0_CLKREQ* \n\n\nPCIE0_RST* \nPCIE0_RST* \n181 \n \n182 \nPCIE1_CLKREQ* \nPCIE1_CLKREQ* \n\n\nPCIE1_RST* \nPCIE1_RST* \n183 \n \n184 \nGBE_MDI0_N \nGBE_MDI0_N \n\n\nI2C0_SCL \nI2C0_SCL \n185 \n \n186 \nGBE_MDI0_P \nGBE_MDI0_P \n\n\nI2C0_SDA \nI2C0_SDA \n187 \n \n188 \nGBE_LED_LINK \nGBE_LED_LINK \n\n\n \n \n \nPin Definitions \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  43 \n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\n**Pin # **\n**Top **\n**Odd **\n\n\n** **\n**Pin # **\n**Bottom **\n**Even **\n\n\n**Jetson SODIMM **\n**Signal Name **\n\n\n**Jetson Orin Nano **\n**Function **\n\n\nI2C1_SCL \nI2C1_SCL \n189 \n \n190 \nGBE_MDI1_N \nGBE_MDI1_N \n\n\nI2C1_SDA \nI2C1_SDA \n191 \n \n192 \nGBE_MDI1_P \nGBE_MDI1_P \n\n\nI2S0_DOUT \nI2S0_DOUT \n193 \n \n194 \nGBE_LED_ACT \nGBE_LED_ACT \n\n\nI2S0_DIN \nI2S0_DIN \n195 \n \n196 \nGBE_MDI2_N \nGBE_MDI2_N \n\n\nI2S0_FS \nI2S0_FS \n197 \n \n198 \nGBE_MDI2_P \nGBE_MDI2_P \n\n\nI2S0_SCLK \nI2S0_SCLK \n199 \n \n200 \nGND \nGND \n\n\nGND \nGND \n201 \n \n202 \nGBE_MDI3_N \nGBE_MDI3_N \n\n\nUART1_TXD \nUART1_TXD \n203 \n \n204 \nGBE_MDI3_P \nGBE_MDI3_P \n\n\nUART1_RXD \nUART1_RXD \n205 \n \n206 \nGPIO07 \nGPIO07 \n\n\nUART1_RTS* \nUART1_RTS* \n207 \n \n208 \nGPIO08 \nGPIO08 \n\n\nUART1_CTS* \nUART1_CTS* \n209 \n \n210 \nCLK_32K_OUT \nCLK_32K_OUT \n\n\nGPIO09 \nGPIO09 \n211 \n \n212 \nGPIO10 \nGPIO10 \n\n\nCAM_I2C_SCL \nCAM_I2C_SCL \n213 \n \n214 \nFORCE_RECOVERY* \nFORCE_RECOVERY* \n\n\nCAM_I2C_SDA \nCAM_I2C_SDA \n215 \n \n216 \nGPIO11 \nGPIO11 \n\n\nGND \nMODULE_ID \n217 \n \n218 \nGPIO12 \nGPIO12 \n\n\nSDMMC_DAT0 \nPCIE2_RST* \n219 \n \n220 \nI2S1_DOUT \nI2S1_DOUT", "mimetype": "text/plain", "start_char_idx": 102639, "end_char_idx": 104777, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "73baf9df-2694-449c-8ae2-e1e22b300999": {"__data__": {"id_": "73baf9df-2694-449c-8ae2-e1e22b300999", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3f990d39-83a8-4925-8644-a663c212c9b8", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "033122c027b2b62b21fbd1c190a793050fff4036d260652487f90da2d05e5c8e", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1e0f350a-7032-4884-a882-01b30ad564b5", "node_type": "1", "metadata": {}, "hash": "8e22058476540f8d8cb63c849f0e83fe22cd8598520e38dd1a959170ca0691d3", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "UART1_RXD \nUART1_RXD \n205 \n \n206 \nGPIO07 \nGPIO07 \n\n\nUART1_RTS* \nUART1_RTS* \n207 \n \n208 \nGPIO08 \nGPIO08 \n\n\nUART1_CTS* \nUART1_CTS* \n209 \n \n210 \nCLK_32K_OUT \nCLK_32K_OUT \n\n\nGPIO09 \nGPIO09 \n211 \n \n212 \nGPIO10 \nGPIO10 \n\n\nCAM_I2C_SCL \nCAM_I2C_SCL \n213 \n \n214 \nFORCE_RECOVERY* \nFORCE_RECOVERY* \n\n\nCAM_I2C_SDA \nCAM_I2C_SDA \n215 \n \n216 \nGPIO11 \nGPIO11 \n\n\nGND \nMODULE_ID \n217 \n \n218 \nGPIO12 \nGPIO12 \n\n\nSDMMC_DAT0 \nPCIE2_RST* \n219 \n \n220 \nI2S1_DOUT \nI2S1_DOUT \n\n\nSDMMC_DAT1 \nPCIE2_CLKREQ* \n221 \n \n222 \nI2S1_DIN \nI2S1_DIN \n\n\nSDMMC_DAT2 \nPCIE3_RST* \n223 \n \n224 \nI2S1_FS \nI2S1_FS \n\n\nSDMMC_DAT3 \nPCIE3_CLKREQ* \n225 \n \n226 \nI2S1_SCLK \nI2S1_SCLK \n\n\nSDMMC_CMD \nPCIE3_CLK_N \n227 \n \n228 \nGPIO13 \nGPIO13 \n\n\nSDMMC_CLK \nPCIE3_CLK_P \n229 \n \n230 \nGPIO14 \nGPIO14 \n\n\nGND \nGND \n231 \n \n232 \nI2C2_SCL \nI2C2_SCL \n\n\nSHUTDOWN_REQ* \nSHUTDOWN_REQ* \n233 \n \n234 \nI2C2_SDA \nI2C2_SDA \n\n\nPMIC_BBAT \nPMIC_BBAT \n235 \n \n236 \nUART2_TXD \nUART2_TXD \n\n\nPOWER_EN \nPOWER_EN \n237 \n \n238 \nUART2_RXD \nUART2_RXD \n\n\nSYS_RESET* \nSYS_RESET* \n239 \n \n240 \nSLEEP/WAKE* \nSLEEP/WAKE* \n\n\nGND \nGND \n241 \n \n242 \nGND \nGND \n\n\nGND \nGND \n243 \n \n244 \nGND \nGND \n\n\nGND \nGND \n245 \n \n246 \nGND \nGND \n\n\nGND \nGND \n247 \n \n248 \nGND \nGND \n\n\nGND \nGND \n249 \n \n250 \nGND \nGND \n\n\nVDD_IN \nVDD_IN \n251 \n \n252 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n253 \n \n254 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n255 \n \n256 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n257 \n \n258 \nVDD_IN \nVDD_IN \n\n\nVDD_IN \nVDD_IN \n259 \n \n260 \nVDD_IN \nVDD_IN \n\n\n \n\n\n \n \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \nDS-11105-001_v1.5  |  44 \n\n\n# Chapter 5.\n#  \n# Electrical, Mechanical, and \n\n\n# Thermal Characteristics\n##  \n\n\n# 5.1\n#  \n# Operating and Absolute Maximum Ratings \n\n\nThe parameters listed in following table are specific to a temperature range and operating \nvoltage. Operating the Jetson Orin Nano beyond these parameters is not recommended. \n\n\n \n\n\n \n**Warning:**\n \nExceeding the listed conditions may damage and/or affect long-term reliability of \nthe part. The Jetson Orin Nano 8GB module should never be subjected to conditions \nextending beyond the ratings listed below \n\n\nTable 5-1: Recommended Operating Conditions  \n\n\n**Symbol **\n**Parameter **\n**Minimum **\n**Typical **\n**Maximum **\n**Unit **\n\n\nVDDDC \nVDD_IN (MODULE_ID low) (see note) \n4.75 \n5 \n5.25 \nV \n\n\nVDD_IN (MODULE_ID high) (see note) \n4.75 \n- \n20 \nV \n\n\nPMIC_BBAT \n1.85 \n- \n5.5 \nV \n\n\n \n\n\n \n**Note:**\n MODULE_ID low is for Nano and MODULE_ID high is for NX.", "mimetype": "text/plain", "start_char_idx": 104329, "end_char_idx": 106740, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "1e0f350a-7032-4884-a882-01b30ad564b5": {"__data__": {"id_": "1e0f350a-7032-4884-a882-01b30ad564b5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "73baf9df-2694-449c-8ae2-e1e22b300999", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "bc5afc171927d92507ac8d61cdfb8f90fba473124cddbcd8525e468ce8175567", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "934d6b66-1836-4807-bc10-f3af97b66017", "node_type": "1", "metadata": {}, "hash": "4fd5a61e5d84ebb15ab5205f6edeaa310e67d1b9e5241816cb165984cc1044cf", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Warning:**\n \nExceeding the listed conditions may damage and/or affect long-term reliability of \nthe part. The Jetson Orin Nano 8GB module should never be subjected to conditions \nextending beyond the ratings listed below \n\n\nTable 5-1: Recommended Operating Conditions  \n\n\n**Symbol **\n**Parameter **\n**Minimum **\n**Typical **\n**Maximum **\n**Unit **\n\n\nVDDDC \nVDD_IN (MODULE_ID low) (see note) \n4.75 \n5 \n5.25 \nV \n\n\nVDD_IN (MODULE_ID high) (see note) \n4.75 \n- \n20 \nV \n\n\nPMIC_BBAT \n1.85 \n- \n5.5 \nV \n\n\n \n\n\n \n**Note:**\n MODULE_ID low is for Nano and MODULE_ID high is for NX. \n\n\n \n\n\nAbsolute maximum ratings describe stress conditions. These parameters do not set minimum and \nmaximum operating conditions that will be tolerated over extended periods of time. If the device \nis exposed to these parameters for extended periods of time, performance is not guaranteed, and \ndevice reliability may be affected. It is not recommended to operate the Jetson Orin Nano module \nunder these conditions. \n\n\n \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  45 \n\n\nTable 5-2: Absolute Maximum Ratings \n\n\n**Symbol **\n**Parameter **\n**Minimum **\n**Maximum **\n**Unit **\n**Notes **\n\n\nVDDMAX \nVDD_IN (MODULE_ID \nlow) \n\n\n-0.5 \n5.5 \nV \n \n\n\nVDD_IN (MODULE_ID \nhigh) \n\n\n-0.5 \n20.5 \nV \n \n\n\nPMIC_BBAT \n-0.3 \n6.0 \nV \n \n\n\nIDDMAX \nVDD_IN Imax \n- \n5 \nA \n \n\n\nVM_PIN \nVoltage applied to any \npowered I/O pin \n\n\n-0.5 \nVDD + 0.5 \nV \nVDD + 0.5V when SYS_RESET* is high \nand associated I/O rail powered. I/O pins \ncannot be high (>0.5V) before \nSYS_RESET* goes high. When \nSYS_RESET* is low, the maximum voltage \napplied to any I/O pin is 0.5V \n\n\nDD pins configured as \nopen drain \n\n\n-0.5 \n3.63 \nV \nThe pin\u2019s output-driver must be set to \nopen-drain mode. \n\n\nTOP \nOperating \nTemperature \n\n\n-25 \nSee Note \n\u00b0C \nSee the \n*Jetson Orin Nano Series Thermal *\n*Design Guide*\n for details. \n\n\nTSTG \nStorage Temperature \n(ambient) \n\n\n-40 \n80 \n\u00b0C \n \n\n\nMMAX \nMounting Force \n- \n8.2 \nkgf1 \nMaximum force applied to PCB. See the \n*Jetson Orin Nano Series Thermal Design *\n*Guide*\n for additional details on mounting \na thermal solution. \n\n\nNote: kgf stands for kilogram-force. \n\n\n# 5.2\n#  \n# Digital Logic  \n\n\nVoltages less than the minimum stated value can be interpreted as an undefined state or logic \nlevel low which may result in unreliable operation. Voltages exceeding the maximum value can \ndamage and/or adversely affect device reliability. \n\n\nTable 5-3: CMOS Pin Type DC Characteristics \n\n\n**Symbol **\n**Description **\n**Minimum **\n**Maximum **\n**Units **\n\n\nVIL \nInput Low Voltage \n-0.5 \n0.25 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.75 x VDD \n0.5 + VDD \nV \n\n\nVOL \nOutput Low Voltage (IOL = 1mA) \n- \n0.15 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.85 x VDD \n- \nV \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  46 \n\n\nTable 5-4: Open Drain Pin Type DC Characteristics \n\n\n**Symbol **\n**Description **\n**Minimum **\n**Maximum **\n**Units **\n\n\nVIL \nInput Low Voltage \n-0.5 \n0.2 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.8 x VDD \n3.63 \nV", "mimetype": "text/plain", "start_char_idx": 106170, "end_char_idx": 109353, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "934d6b66-1836-4807-bc10-f3af97b66017": {"__data__": {"id_": "934d6b66-1836-4807-bc10-f3af97b66017", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1e0f350a-7032-4884-a882-01b30ad564b5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "8be5555aca2ae85d3ed28ee42e1b7ac78887ef7e1375133c1f2a3a62c48fab72", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "fd0297d4-6ba5-4622-8cfe-e703e4fba3d2", "node_type": "1", "metadata": {}, "hash": "0c7886fef83fc742ad8f423ced37e3bf0daff9f20fc8d2f7168f73dd0e235c93", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "VIH \nInput High Voltage \n0.75 x VDD \n0.5 + VDD \nV \n\n\nVOL \nOutput Low Voltage (IOL = 1mA) \n- \n0.15 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.85 x VDD \n- \nV \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  46 \n\n\nTable 5-4: Open Drain Pin Type DC Characteristics \n\n\n**Symbol **\n**Description **\n**Minimum **\n**Maximum **\n**Units **\n\n\nVIL \nInput Low Voltage \n-0.5 \n0.2 x VDD \nV \n\n\nVIH \nInput High Voltage \n0.8 x VDD \n3.63 \nV \n\n\nVOL \nOutput Low Voltage (IOL = 1mA) \n- \n0.15 x VDD \nV \n\n\nI2C [1,0] Output Low Voltage (IOL = 2mA) (see \nnote) \n\n\n- \n0.3 x VDD \nV \n\n\nVOH \nOutput High Voltage (IOH = -1mA) \n0.7 x VDD \n- \nV \n\n\n \n\n\n \n**Note:**\n I2C[1,0]_[SCL, SDA] pins pull-up to 3.3V through on module 2.2k\n\u2126\n resistor. I2C2_[SCL, SDA] \npins pull-up to 1.8V through on module 2.2k\n\u2126\n resistor. \n\n\n# 5.3\n#  \n# Environmental and Mechanical Screening \n\n\nTable 5-5: Environmental Testing \n\n\n**Test **\n**Conditions **\n**Reference Standard **\n**Results **\n\n\nTemperature Humidity \nBiased \n\n\n85\u00b0C / 85% RH, 168 hours, Power ON \nJESD22-A101 \nPASS \n\n\nTemperature Cycling \n-40\u00b0C to 105\u00b0C, 375 cycles, non-operational \nJESD22-A104, IPC9701 \nPASS \n\n\nTemp/Humidity Cycle \n25\u00b0C to 65\u00b0C, 93% RH, six cycles \nNV Standard \nPASS \n\n\nMechanical Shock \u2013 \n140G Non-Op \n\n\n140G, 2 msec, half sine, one shock/orientation, \nsix orientations total, non-operational \n\n\nJESD22-B110 \nPASS \n\n\nMechanical Shock \u2013 \n50G Op \n\n\n50G, 6 msec, half sine, three shocks/orientation, \nsix orientations total, operational \n\n\nIEC 600068 2-27 \nPASS \n\n\nConnector Insertion \nCycling \n\n\nInsert/Withdraw SD card and connector, 30 \ncycles \n\n\nEIA-364 \nPASS \n\n\nRandom Vibration \u2013 2G \nNon-Op \n\n\n5-500 Hz, 2 Grms, 1 hour/axis, three axes total, \nnon-operational \n\n\nIEC60068-2-64 \nPASS \n\n\nRandom Vibration \u2013 1G \nOp \n\n\n10-500 Hz, 1 Grms, 30 min/axis, three axes total, \noperational \n\n\nIEC60068-2-64 \nPASS \n\n\nHard Boot  \nPower ON/OFF, ON for 150 sec, OFF for 30 sec \n\n\n2000 cycles at 25\u00b0C \n\n\n1000 cycles at -5\u00b0C \n\n\n1000 cycles at 45\u00b0C \n\n\nNV Standard \nPASS \n\n\nOperational Low Temp \n-5\u00b0C, 24 hours, operational \nNV Standard \nPASS \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  47 \n\n\n**Test **\n**Conditions **\n**Reference Standard **\n**Results **\n\n\nOperational High Temp  \n45\u00b0C, 90%RH, 336 hours, operational \nNV Standard \nPASS \n\n\nMTBF / Failure Rate \nControlled Environment (GB), T = 35\u00b0C or 50\u00b0C, \nCL = 90% \n\n\nTelcordia (TelC4) SR-332, \nISSUE4 Parts Count \n(Method 1) \n\n\nSee \nnotes \nbelow \n\n\nMTBF / Failure Rate \nUncontrolled Environment (GF) \n\n\nT = 35\u00b0C or 50\u00b0C, CL = 90%", "mimetype": "text/plain", "start_char_idx": 108828, "end_char_idx": 111530, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "fd0297d4-6ba5-4622-8cfe-e703e4fba3d2": {"__data__": {"id_": "fd0297d4-6ba5-4622-8cfe-e703e4fba3d2", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "934d6b66-1836-4807-bc10-f3af97b66017", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "9553bb33944297ba1ffe06c44b154e72fee13d64937a1cc7c439417f04a5c9b7", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d8e91ef3-df01-4ffd-8336-0e17a59e6719", "node_type": "1", "metadata": {}, "hash": "76696d9d28405a78085e096562ecb403946d2c1acd173ba7d8bd99a56d965ad2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Operational Low Temp \n-5\u00b0C, 24 hours, operational \nNV Standard \nPASS \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  47 \n\n\n**Test **\n**Conditions **\n**Reference Standard **\n**Results **\n\n\nOperational High Temp  \n45\u00b0C, 90%RH, 336 hours, operational \nNV Standard \nPASS \n\n\nMTBF / Failure Rate \nControlled Environment (GB), T = 35\u00b0C or 50\u00b0C, \nCL = 90% \n\n\nTelcordia (TelC4) SR-332, \nISSUE4 Parts Count \n(Method 1) \n\n\nSee \nnotes \nbelow \n\n\nMTBF / Failure Rate \nUncontrolled Environment (GF) \n\n\nT = 35\u00b0C or 50\u00b0C, CL = 90% \n\n\nTelcordia (TelC4) SR-332, \nISSUE4 Parts Count \n(Method 1) \n\n\nSee \nnotes \nbelow \n\n\n \n\n\n \n**Notes:**\n MTBF numbers below are based on Telcordia (TelC4) SR-332, ISSUE4, Calculation \nMethodology:  \nParts Count (Method 1), UCL = 90%, Quality level: II \n>\n \nOrin Nano 8GB: GB at 35: 3,911,708 hours GB at 50: 2,107,458 hours GF at 35: \n\n\n2,888,137 hours GF at 50: 1,468,031 hours. \n\n\n>\n \nOrin Nano 4GB: GB at 35: 4,558,489 hours GB at 50: 2,250,633 hours GF at 35: \n\n\n3,210,552 hours GF at 50: 1,535,375 hours. \n\n\n# 5.4\n#  \n# Storage and Handling \n\n\nTable 5-6: Typical Handling and Storage Environment \n\n\n**Parameter **\n**Description **\n\n\nStorage temperature (ambient)1 \n18\u00b0C to 30\u00b0C \n\n\nStorage humidity \n30% to 70% RH \n\n\nStorage life2 \n5 years from NVIDIA shipment date to customers \n\n\n \n\n\n \n**Note:**\n Transportation is a limited range of time that is covered by AEC grade 3 specs (-40\u00b0C to \n85\u00b0C). Longer term storage at hubs, distribution points, and warehousing where climate controls \nare in place should follow conditions mentioned above. \n\n\nDuration based on product being packed and stored in a controlled environment without power on.\n \n\n\n \n\n\n \n\n\n \n \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  48 \n\n\n# 5.5\n#  \n# Drawing and Dimensions \n\n\n \n\n\n**Module Size:**\n 69.6 mm x 45 mm \n\n\n**Module Weight:**\n 0.028kg \n\n\n \n\n\n \n**Note**\n: \n\n\n**>**\n** **\nAll dimensions are in millimeters unless otherwise specified. \n\n\n**>**\n** **\nTolerances are:  .X \u00b1 0.25, XX \u00b1 is 0.1, Angle \u00b1 is 1. \n\n\nFigure 5-1: Top View \n\n\n \n\n\n \n \n\n\n \n \n \nElectrical, Mechanical, and Thermal Characteristics \n\n\n \n \nNVIDIA Jetson Orin Nano Series Modules Data Sheet \n \nDS-11105-001_v1.5  |  49 \n\n\nFigure 5-2: Bottom View \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n \n\n\n \nNVIDIA Corporation | 2788 San Tomas Expressway, Santa Clara, CA 95051  \n**http://www.nvidia.com**\n  \n\n\nNotice \n\n\nThis document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a \nproduct. NVIDIA Corporation (\u201cNVIDIA\u201d) makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the \ninformation contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the \nconsequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document \nis not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.", "mimetype": "text/plain", "start_char_idx": 110922, "end_char_idx": 114166, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d8e91ef3-df01-4ffd-8336-0e17a59e6719": {"__data__": {"id_": "d8e91ef3-df01-4ffd-8336-0e17a59e6719", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "fd0297d4-6ba5-4622-8cfe-e703e4fba3d2", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "dd8651c84e0bbe6fd2773dbfd2051e751d87e954087ef54ad1447ec0e75a4181", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3d2bd07a-2af6-4956-a2a2-0bd10d7c0675", "node_type": "1", "metadata": {}, "hash": "4e6ea82291322365dc7a17317c7b38815be010a116718797906dd3b13b7cfff8", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Figure 5-2: Bottom View \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n\n\n \n \n\n\n \nNVIDIA Corporation | 2788 San Tomas Expressway, Santa Clara, CA 95051  \n**http://www.nvidia.com**\n  \n\n\nNotice \n\n\nThis document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a \nproduct. NVIDIA Corporation (\u201cNVIDIA\u201d) makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the \ninformation contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the \nconsequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document \nis not a commitment to develop, release, or deliver any Material (defined below), code, or functionality. \n\n\nNVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time \nwithout notice. \n\n\nCustomer should obtain the latest relevant information before placing orders and should verify that such information is current and complete. \n\n\nNVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise \nagreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer (\u201cTerms of Sale\u201d). NVIDIA hereby expressly objects \nto applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual \nobligations are formed either directly or indirectly by this document. \n\n\nNVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in \napplications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or \nenvironmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such \ninclusion and/or use is at customer\u2019s own risk. \n\n\nNVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of \neach product is not necessarily performed by NVIDIA. It is customer\u2019s sole responsibility to evaluate and determine the applicability of any information \ncontained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the \napplication in order to avoid a default of the application or the product. Weaknesses in customer\u2019s product designs may affect the quality and reliability \nof the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA \naccepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any \nmanner that is contrary to this document or (ii) customer product designs. \n\n\nNo license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this \ndocument. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products \nor services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual \nproperty rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. \n\n\nReproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full \ncompliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.", "mimetype": "text/plain", "start_char_idx": 113294, "end_char_idx": 117360, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "3d2bd07a-2af6-4956-a2a2-0bd10d7c0675": {"__data__": {"id_": "3d2bd07a-2af6-4956-a2a2-0bd10d7c0675", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c24502fc-5a83-4e58-a426-c5dbca2265ad", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "46715fe57d27a035a4022d1abedfe449d6cf146035360829957fe9dfa4b52cfd", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d8e91ef3-df01-4ffd-8336-0e17a59e6719", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}, "hash": "7c0c69c8c987f0814f45af6930d608281d22294c116d0854c4a1acc8ee386601", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this \ndocument. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products \nor services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual \nproperty rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. \n\n\nReproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full \ncompliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices. \n\n\nTHIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS \n(TOGETHER AND SEPARATELY, \u201cMATERIALS\u201d) ARE BEING PROVIDED \u201cAS IS.\u201d NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR \nOTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, \nAND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, \nINCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND \nREGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY \nOF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA\u2019s aggregate and cumulative liability \ntowards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.  \n\n\nTrademarks \n\n\nNVIDIA, the NVIDIA logo, are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and \nproduct names may be trademarks of the respective companies with which they are associated. \n\n\nVESA DisplayPort \n\n\nDisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables \nare trademarks owned by the Video Electronics Standards Association in the United States and other countries. \n\n\nHDMI \n\n\nHDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC. \n\n\nArm \n\n\nArm, AMBA, and ARM Powered are registered trademarks of Arm Limited. Cortex, MPCore, and Mali are trademarks of Arm Limited. All other brands or \nproduct names are the property of their respective holders. \n\u02ba\nArm\n\u02ba\n is used to represent ARM Holdings plc; its operating company Arm Limited; and the \nregional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany \nGmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS, and Arm Sweden AB. \n\n\nOpenCL \n\n\nOpenCL is a trademark of Apple Inc. used under license to the Khronos Group Inc. \n\n\nCopyright  \n\n\n\u00a9 2022-2024 NVIDIA Corporation. All rights reserved.", "mimetype": "text/plain", "start_char_idx": 116490, "end_char_idx": 119764, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}}, "docstore/ref_doc_info": {"27ac4d34-c6cb-4698-b556-0d758180a580": {"node_ids": ["b9c8c238-8893-4f29-a8f7-8436bedc4947", "e30c9469-a961-46a3-bc38-1e59e340c80c", "e01d1e11-4d49-4cc6-985f-e71de707eb10", "58a9ac94-bde9-4b02-ad81-8cbcfdef8025", "3f259a84-2e43-4fa9-a7ef-f2fbd43820a7", "435d0e93-3dc2-4962-9735-02e2d8b831a0", "cac497ed-8e79-4c52-ab6f-84118093ee76", "8816e6b0-c634-427a-927d-70d02f75bb66", "2b8eb521-f1e3-4015-a001-51bee609c6f1", "ecfb43c4-0c06-404b-9d11-eac3f5f16a3e", "9465986d-55a6-497a-a82e-1cb81f52ab4c", "b9c0ea76-340a-4ded-aee0-838d48b27e87", "54a96161-b868-496b-a8fa-55d0ce6ce47f", "e4230733-7f15-4466-b2f4-d78c603fc945", "102fc7bf-c7cd-4aa3-87c4-5ca8fb9a7252", "b237472c-1020-4655-b42e-fba757abb302", "c761296c-4a93-4ae4-8dcf-6c5a75fce27c", "591110c0-c567-4a2a-ac42-3f4af08fe91a", "d24e1aad-e934-4fc9-aca6-7a411db55a9c", "14735357-c8dc-4c02-bda8-2c9223cad253", "d3913a53-236d-4944-a784-ee9c40f2e149", "8f2d940e-d2fe-4640-9099-0a7166462418", "6064c3a1-f408-4d62-bb84-ad1d1637799d", "a2a9d674-21d4-4b88-aead-45d5168be783", "eaa58fab-ad4a-4c5d-8f34-242d48651fe5", "b29d1909-8022-4bb1-bd40-24fb07d518bf", "872f4b17-2e9a-4230-943f-325103cad49f", "d8be2246-0873-4eba-ba8f-fab32612dbac", "f5df22ad-8942-48e0-939a-6e0e41d27a24", "96ebf3b7-f3b4-4c7e-8df6-a443a1936733", "849740c9-22c1-4bf4-8f97-a95d2063540c", "deb0d74a-a036-447f-bf7d-46c334ad0201", "e49d4de0-6377-4a1d-907d-e44bd96f6cfe", "406f23fb-83ff-44e1-ae92-fea62c461f11", "c8d7b1eb-bbcd-4daf-959f-a9e08bcc28d1", "30e93fc0-d2f0-4cf5-861c-dda8f697f06e", "408c5490-337e-427a-be2d-e3ffbcc3fae2", "07a32610-d532-423d-901d-d2dc8ec51ab1", "403fcd4c-c8a8-421c-a9f6-1eba3448076b", "01a1e9ab-32ff-41bb-876e-0d4db40bf89e", "938089df-4803-49a4-a463-5386963693ed", "ea0419fe-f5e7-4ea6-a6e3-a7ad5361fe57", "4ccf9d2c-be4b-45b4-ac38-ca6ef4230d99", "1b895e00-508c-4ac4-9f9c-da4ffeb3fc48"], "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_name": "Jetson-AGX-Orin-Data-Sheet_DS-10662-001_v1.6.md", "file_type": "text/markdown", "file_size": 115994, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}}, "b2bd6990-cdce-478c-80ee-97f913e2c033": {"node_ids": ["51c7a797-65a2-4494-8215-727f86683000", "b3b48d0f-aece-4526-b380-b03cb50bc695", "01d85542-6435-4fb1-beab-a0a9fea2d164", "406482b4-4589-423c-b9f1-c1fcb86b7d55", "8ef06485-e33a-4685-87bb-33749c0f84d8", "806518f8-2f02-4fbb-9bf9-4fb4a0e8fff9", "d3446ebc-4c8a-40ac-9620-f5d67ecec8df", "f302cd3b-6426-4389-89ce-db33656f8143", "80509425-36cd-4c2f-a1c2-18baa94b222d", "446c8882-14d3-4277-bb8a-9aea15675d7b", "e084fe56-7c24-44df-8967-ec53114f2296", "ed5a811a-e4c4-405a-8829-4c44a9a20704", "ca2e4126-029b-40d4-a1ee-cf655e23fe30", "1694ae6d-d901-46a3-b2f8-61d73dd60692", "2b3daee6-08c0-4de9-a07b-b44b8c9058ba", "75accbd7-7d3f-44c7-9647-489a09ed67ab", "896c7f5a-fa11-491d-9fd7-1c1b6297d085", "ec09f290-d6f5-4f80-bd72-e300838ce68d", "136f7eee-9a17-46a7-ba5b-d134f2661a3c", "ff536d31-0924-43c6-9494-672772c42043", "e3cf148d-9e3b-41bd-8766-49a3c747fb04", "8daddc54-9789-4395-9e2d-57fdd2559afb", "eefe4774-d42e-443b-9f37-fa3cd425e6ec", "c223cf50-c1af-4baf-87e8-ea01e180fa98", "d7b438d4-a0ea-4a00-904a-c331a2ecbfbe", "cf383130-a721-4792-b5d2-49976a6da2da", "59aa2df0-7060-4ae9-b727-a580bbaae41e", "05ce7c3a-d80f-4891-91db-8a44a1f69995", "44551892-14c9-473a-91e7-32c5b2f61bf9", "4fa8fbed-bc52-461c-85c1-7f88814a4899", "43bf9383-454f-48be-8303-c7de599a2c85", "1ab1c961-d591-48e2-8856-cd02a762a664", "caa1a340-2f4c-4d9a-a5d8-07abd7fdefdd", "76cf2a5a-7a9c-4461-8ea5-cf2f9b132fcd", "7360c2ce-d733-4bf9-b9c3-c23167216568", "a324e9de-b739-4e52-b3d4-714eae9c5a92", "c3eea456-3132-49a0-af3e-fa4500ae2a0b", "c42e13ec-a3d2-4e87-a28e-1279333c93a6", "6a233deb-580e-4fc2-88ae-8134ad0a82dc", "29658502-4ca0-48f5-b142-e32ca29a659f", "92356ed9-f18c-4196-8af8-13fc0a2b5092", "82fcaa61-0b88-46a5-8188-bfcaae0c83e1", "d9a2a6e8-d7de-40a3-b520-ab08f3d3f011", "017bda28-8a54-42aa-9380-9330f7cd7514", "0d7ef6cf-4a69-44d8-b6c8-b857b2381592", "650f3c50-e3f8-4a71-919a-0011d6ea9915", "b10a1a88-d9ef-4d83-8cae-6938e34d5ea5"], "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_name": "Jetson-Orin-NX-Series-Modules-Datasheet_DS-10712-001_v1.5.md", "file_type": "text/markdown", "file_size": 129283, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}}, "c24502fc-5a83-4e58-a426-c5dbca2265ad": {"node_ids": ["f1205bd6-ea9d-4827-ac4e-7979af5baea7", "4d2201ad-d085-4f03-9f86-7d0691a72174", "656294f9-c001-4464-a0bd-51b64b9289cb", "182bacf8-f4f5-48f8-8313-36fd22ff0201", "3795078f-398a-4bba-97db-45901eb819c5", "181486ac-1a64-4f46-9650-fac62a370eec", "3917ce85-d157-4d85-8ff1-3b0cc46b0865", "9abab5fe-e31c-43f5-8a31-9f2d6ed0b512", "cb240fbf-4421-4d7c-a4f0-2275c6ae9636", "a4d06fd0-046d-4ef5-a8c8-30546f10c470", "c2c6e5cc-fe0b-483e-a80e-f14a2834fc97", "d88cff41-906e-4d75-b870-58b2fddf7e31", "9e1db95b-2639-4418-9fdc-25260d1e2009", "9938da23-4376-47f4-8c48-7b0ddf431d88", "1ee59d9d-dea4-414f-812d-73b19d93289e", "6f811da5-79d3-4da5-b985-19a3e7dae5c5", "2ecf7e0b-3f60-4409-aa29-e4b64fd1cdc4", "f7d04eb8-86e0-4f3b-bf4b-6d41bacba06d", "379c17e4-c931-4fef-85a5-99d4779039b7", "53a8c170-38f2-4d60-b543-c8ad8ccb0fe9", "9ef5a8bf-53ef-4c7a-afa2-a9a72604e75e", "826438e0-6672-4fd4-97dd-15ca2ade19d5", "a59d216c-52fe-43c4-bad7-eeef1d446bd6", "55d6cb7b-1438-4cfc-ba11-f2e6d949bb6c", "6b7693f6-008c-4325-9835-b7f0245877c0", "1a3ccba7-d810-46b5-9e39-b71b3a1abac7", "84365766-5a07-40bf-9d86-61c6ef7ee9e3", "57c6f387-e6d0-4c6e-9dd8-4eec1a4c9b42", "edd4b08c-9cef-4432-9063-4932e2a8652d", "e4c1342a-7c45-4966-90f3-8b124e1b4ad6", "6276ddd5-c0bb-4cd3-8b8a-26a179a4fe89", "e30c254d-7a6c-4129-836d-0931cc14e1f1", "2b407c31-044f-42c2-8c7f-f4da7d476548", "b7dfdb86-d5cd-43da-b9e0-ca20f79036d8", "df4ba528-4821-41b2-b414-37866c1e0e5a", "361659c9-b253-4e89-b3d8-4bc9acf8ba45", "4c199aeb-006d-42ab-9b86-65850294a968", "3f990d39-83a8-4925-8644-a663c212c9b8", "73baf9df-2694-449c-8ae2-e1e22b300999", "1e0f350a-7032-4884-a882-01b30ad564b5", "934d6b66-1836-4807-bc10-f3af97b66017", "fd0297d4-6ba5-4622-8cfe-e703e4fba3d2", "d8e91ef3-df01-4ffd-8336-0e17a59e6719", "3d2bd07a-2af6-4956-a2a2-0bd10d7c0675"], "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_name": "Jetson-Orin-Nano-Series-Modules-Datasheet_DS-11105-001_v1.5.md", "file_type": "text/markdown", "file_size": 120422, "creation_date": "2025-02-22", "last_modified_date": "2025-02-22"}}}}