FPGA exercises from our school course. Done with Verilog. XDC file included is a basic one and should be modified according to each project's I/O
