// Seed: 2956579628
module module_0;
  reg id_2;
  assign module_1.type_10 = 0;
  always id_2 <= #1 1;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  reg id_3;
  always @(posedge 1) begin : LABEL_0
    id_3 <= 1 == "";
    id_3 = !id_0;
    id_1 <= #id_0 id_3;
    if (1) #1;
    else assume (id_3);
  end
  wand id_4;
  assign id_4 = 1;
  wire id_5;
  supply1 id_6;
  assign id_4 = id_4 - id_3;
  wire id_7;
  module_0 modCall_1 ();
  assign id_6 = id_0;
endmodule
