* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jul 13 2021 16:01:56

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  56
    LUTs:                 76
    RAMs:                 0
    IOBs:                 4
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 87/1280
        Combinational Logic Cells: 31       out of   1280      2.42188%
        Sequential Logic Cells:    56       out of   1280      4.375%
        Logic Tiles:               20       out of   160       12.5%
    Registers: 
        Logic Registers:           56       out of   1280      4.375%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   72        4.16667%
        Output Pins:               1        out of   72        1.38889%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 0        out of   19        0%
    Bank 0: 0        out of   19        0%
    Bank 2: 2        out of   16        12.5%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    15          Input      SB_LVCMOS    No       3        Simple Input   CLK    
    41          Input      SB_LVCMOS    No       2        Simple Input   BUT1   
    42          Input      SB_LVCMOS    No       2        Simple Input   BUT2   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    1           Output     SB_LVCMOS    No       3        Simple Output  PORT1  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    1              3        IO         44      CLK_0_c_g  
