#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028581624870 .scope module, "testbench" "testbench" 2 125;
 .timescale 0 0;
v000002858168f030_0 .var "clk", 0 0;
v000002858168e1d0_0 .var "data", 15 0;
v000002858168f8f0_0 .var "rst", 0 0;
S_0000028581624a00 .scope module, "bb8" "breadboard" 2 132, 2 88 0, S_0000028581624870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "on";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "data";
L_0000028581636e30 .functor BUFZ 4, L_000002858168e6d0, C4<0000>, C4<0000>, C4<0000>;
L_0000028581636ea0 .functor BUFZ 4, L_000002858168e450, C4<0000>, C4<0000>, C4<0000>;
L_0000028581636f80 .functor BUFZ 4, L_000002858168f170, C4<0000>, C4<0000>, C4<0000>;
L_0000028581636ff0 .functor BUFZ 4, L_000002858168ec70, C4<0000>, C4<0000>, C4<0000>;
v000002858168d520_0 .net "Data0", 3 0, L_000002858168e6d0;  1 drivers
v000002858168c4e0_0 .net "Data1", 3 0, L_000002858168e450;  1 drivers
v000002858168d660_0 .net "Data2", 3 0, L_000002858168f170;  1 drivers
v000002858168c580_0 .net "Data3", 3 0, L_000002858168ec70;  1 drivers
v000002858168c9e0_0 .net *"_ivl_11", 3 0, L_0000028581636e30;  1 drivers
v000002858168e270_0 .net *"_ivl_15", 3 0, L_0000028581636ea0;  1 drivers
v000002858168ee50_0 .net *"_ivl_19", 3 0, L_0000028581636f80;  1 drivers
v000002858168fb70_0 .net *"_ivl_24", 3 0, L_0000028581636ff0;  1 drivers
v000002858168e9f0_0 .net "carry", 0 0, v000002858168d340_0;  1 drivers
v000002858168fad0_0 .net "channels", 15 0, L_000002858168f710;  1 drivers
v000002858168f0d0_0 .net "clk", 0 0, v000002858168f030_0;  1 drivers
v000002858168e310_0 .net "cur", 1 0, v0000028581620820_0;  1 drivers
v000002858168eef0_0 .net "data", 15 0, v000002858168e1d0_0;  1 drivers
v000002858168ef90_0 .var "next", 1 0;
v000002858168ebd0_0 .net "on", 0 0, v000002858168f8f0_0;  1 drivers
v000002858168fc10_0 .net "opcode", 3 0, v000002858168d3e0_0;  1 drivers
v000002858168f5d0_0 .net "outputADD", 1 0, v000002858168d200_0;  1 drivers
v000002858168f3f0_0 .var "regA", 1 0;
v000002858168e8b0_0 .var "regB", 1 0;
E_000002858161e600 .event anyedge, v0000028581620820_0, v000002858168d200_0;
L_000002858168e6d0 .part v000002858168e1d0_0, 0, 4;
L_000002858168e450 .part v000002858168e1d0_0, 4, 4;
L_000002858168f170 .part v000002858168e1d0_0, 8, 4;
L_000002858168ec70 .part v000002858168e1d0_0, 12, 4;
L_000002858168f710 .concat8 [ 4 4 4 4], L_0000028581636e30, L_0000028581636ea0, L_0000028581636f80, L_0000028581636ff0;
S_0000028581634370 .scope module, "ACC1" "DFF" 2 109, 2 27 0, S_0000028581624a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_000002858161ec00 .param/l "n" 0 2 28, +C4<00000000000000000000000000000010>;
v0000028581620780_0 .net "clk", 0 0, v000002858168f030_0;  alias, 1 drivers
v0000028581620460_0 .net "in", 1 0, v000002858168ef90_0;  1 drivers
v0000028581620820_0 .var "out", 1 0;
v000002858168c620_0 .net "rst", 0 0, v000002858168f8f0_0;  alias, 1 drivers
E_000002858161e080 .event posedge, v000002858168c620_0, v0000028581620780_0;
S_0000028581634500 .scope module, "add1" "ADDER" 2 108, 2 57 0, S_0000028581624a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "inputA";
    .port_info 1 /INPUT 2 "inputB";
    .port_info 2 /OUTPUT 2 "outputC";
    .port_info 3 /OUTPUT 1 "carry";
v000002858168de80_0 .net "Cin", 1 0, L_000002858168f7b0;  1 drivers
v000002858168d020_0 .net "Cout", 1 0, L_000002858168f530;  1 drivers
v000002858168c8a0_0 .net "S", 1 0, L_000002858168f670;  1 drivers
L_00000285816900f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002858168df20_0 .net/2s *"_ivl_2", 0 0, L_00000285816900f8;  1 drivers
v000002858168cb20_0 .net *"_ivl_8", 0 0, L_000002858168fcb0;  1 drivers
v000002858168d340_0 .var "carry", 0 0;
v000002858168dfc0_0 .net "inputA", 1 0, v000002858168f3f0_0;  1 drivers
v000002858168d0c0_0 .net "inputB", 1 0, v000002858168e8b0_0;  1 drivers
v000002858168d200_0 .var "outputC", 1 0;
E_000002858161e6c0 .event anyedge, v000002858168d020_0, v000002858168c8a0_0;
L_000002858168f7b0 .concat8 [ 1 1 0 0], L_00000285816900f8, L_000002858168fcb0;
L_000002858168fcb0 .part L_000002858168f530, 0, 1;
L_000002858168f990 .part v000002858168f3f0_0, 0, 1;
L_000002858168eb30 .part v000002858168f3f0_0, 1, 1;
L_000002858168ea90 .part v000002858168e8b0_0, 0, 1;
L_000002858168f210 .part v000002858168e8b0_0, 1, 1;
L_000002858168ed10 .part L_000002858168f7b0, 0, 1;
L_000002858168e770 .part L_000002858168f7b0, 1, 1;
L_000002858168f530 .concat [ 1 1 0 0], L_0000028581636ce0, L_0000028581636dc0;
L_000002858168f670 .concat [ 1 1 0 0], L_0000028581636b20, L_0000028581636c00;
S_0000028581634690 .scope module, "FA[0]" "Add_full" 2 78, 2 49 0, S_0000028581634500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "c_out";
    .port_info 4 /OUTPUT 1 "sum";
L_0000028581636ce0 .functor OR 1, L_0000028581637680, L_0000028581636960, C4<0>, C4<0>;
v000002858168d980_0 .net "a", 0 0, L_000002858168f990;  1 drivers
v000002858168da20_0 .net "b", 0 0, L_000002858168ea90;  1 drivers
v000002858168d5c0_0 .net "c_in", 0 0, L_000002858168ed10;  1 drivers
v000002858168c1c0_0 .net "c_out", 0 0, L_0000028581636ce0;  1 drivers
v000002858168c6c0_0 .net "sum", 0 0, L_0000028581636b20;  1 drivers
v000002858168c260_0 .net "w1", 0 0, L_0000028581637680;  1 drivers
v000002858168cee0_0 .net "w2", 0 0, L_00000285816373e0;  1 drivers
v000002858168d2a0_0 .net "w3", 0 0, L_0000028581636960;  1 drivers
S_00000285815dd420 .scope module, "M0" "Add_half" 2 52, 2 43 0, S_0000028581634690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 1 "sum";
L_0000028581636b20 .functor XOR 1, L_00000285816373e0, L_000002858168ed10, C4<0>, C4<0>;
L_0000028581636960 .functor AND 1, L_00000285816373e0, L_000002858168ed10, C4<1>, C4<1>;
v000002858168c3a0_0 .net "a", 0 0, L_00000285816373e0;  alias, 1 drivers
v000002858168cc60_0 .net "b", 0 0, L_000002858168ed10;  alias, 1 drivers
v000002858168ca80_0 .net "c_out", 0 0, L_0000028581636960;  alias, 1 drivers
v000002858168c120_0 .net "sum", 0 0, L_0000028581636b20;  alias, 1 drivers
S_00000285815dd5b0 .scope module, "M1" "Add_half" 2 51, 2 43 0, S_0000028581634690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 1 "sum";
L_00000285816373e0 .functor XOR 1, L_000002858168f990, L_000002858168ea90, C4<0>, C4<0>;
L_0000028581637680 .functor AND 1, L_000002858168f990, L_000002858168ea90, C4<1>, C4<1>;
v000002858168dac0_0 .net "a", 0 0, L_000002858168f990;  alias, 1 drivers
v000002858168d700_0 .net "b", 0 0, L_000002858168ea90;  alias, 1 drivers
v000002858168cd00_0 .net "c_out", 0 0, L_0000028581637680;  alias, 1 drivers
v000002858168ce40_0 .net "sum", 0 0, L_00000285816373e0;  alias, 1 drivers
S_00000285815dd740 .scope module, "FA[1]" "Add_full" 2 78, 2 49 0, S_0000028581634500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "c_out";
    .port_info 4 /OUTPUT 1 "sum";
L_0000028581636dc0 .functor OR 1, L_0000028581636880, L_0000028581636c70, C4<0>, C4<0>;
v000002858168dc00_0 .net "a", 0 0, L_000002858168eb30;  1 drivers
v000002858168d8e0_0 .net "b", 0 0, L_000002858168f210;  1 drivers
v000002858168dca0_0 .net "c_in", 0 0, L_000002858168e770;  1 drivers
v000002858168c300_0 .net "c_out", 0 0, L_0000028581636dc0;  1 drivers
v000002858168d840_0 .net "sum", 0 0, L_0000028581636c00;  1 drivers
v000002858168dd40_0 .net "w1", 0 0, L_0000028581636880;  1 drivers
v000002858168c800_0 .net "w2", 0 0, L_00000285816376f0;  1 drivers
v000002858168dde0_0 .net "w3", 0 0, L_0000028581636c70;  1 drivers
S_00000285815de200 .scope module, "M0" "Add_half" 2 52, 2 43 0, S_00000285815dd740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 1 "sum";
L_0000028581636c00 .functor XOR 1, L_00000285816376f0, L_000002858168e770, C4<0>, C4<0>;
L_0000028581636c70 .functor AND 1, L_00000285816376f0, L_000002858168e770, C4<1>, C4<1>;
v000002858168cbc0_0 .net "a", 0 0, L_00000285816376f0;  alias, 1 drivers
v000002858168db60_0 .net "b", 0 0, L_000002858168e770;  alias, 1 drivers
v000002858168c760_0 .net "c_out", 0 0, L_0000028581636c70;  alias, 1 drivers
v000002858168cda0_0 .net "sum", 0 0, L_0000028581636c00;  alias, 1 drivers
S_00000285815de390 .scope module, "M1" "Add_half" 2 51, 2 43 0, S_00000285815dd740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 1 "sum";
L_00000285816376f0 .functor XOR 1, L_000002858168eb30, L_000002858168f210, C4<0>, C4<0>;
L_0000028581636880 .functor AND 1, L_000002858168eb30, L_000002858168f210, C4<1>, C4<1>;
v000002858168d7a0_0 .net "a", 0 0, L_000002858168eb30;  alias, 1 drivers
v000002858168cf80_0 .net "b", 0 0, L_000002858168f210;  alias, 1 drivers
v000002858168c440_0 .net "c_out", 0 0, L_0000028581636880;  alias, 1 drivers
v000002858168d160_0 .net "sum", 0 0, L_00000285816376f0;  alias, 1 drivers
S_00000285815de520 .scope module, "mux1" "Mux" 2 110, 2 15 0, S_0000028581624a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "channels";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 4 "b";
v000002858168d3e0_0 .var "b", 3 0;
v000002858168d480_0 .net "channels", 15 0, L_000002858168f710;  alias, 1 drivers
v000002858168c940_0 .net "select", 1 0, v0000028581620820_0;  alias, 1 drivers
E_000002858161e140 .event anyedge, v0000028581620820_0, v000002858168d480_0;
    .scope S_0000028581634500;
T_0 ;
    %wait E_000002858161e6c0;
    %load/vec4 v000002858168d020_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000002858168d340_0, 0, 1;
    %load/vec4 v000002858168c8a0_0;
    %store/vec4 v000002858168d200_0, 0, 2;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028581634370;
T_1 ;
    %wait E_000002858161e080;
    %load/vec4 v000002858168c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028581620820_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028581620460_0;
    %store/vec4 v0000028581620820_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000285815de520;
T_2 ;
    %wait E_000002858161e140;
    %load/vec4 v000002858168d480_0;
    %load/vec4 v000002858168c940_0;
    %pad/u 4;
    %muli 4, 0, 4;
    %part/u 4;
    %store/vec4 v000002858168d3e0_0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028581624a00;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002858168e8b0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0000028581624a00;
T_4 ;
    %wait E_000002858161e600;
    %load/vec4 v000002858168e310_0;
    %store/vec4 v000002858168f3f0_0, 0, 2;
    %load/vec4 v000002858168f5d0_0;
    %cassign/vec4 v000002858168ef90_0;
    %cassign/link v000002858168ef90_0, v000002858168f5d0_0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028581624870;
T_5 ;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002858168f030_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002858168f030_0, 0, 1;
    %delay 5, 0;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000028581624870;
T_6 ;
T_6.0 ;
    %vpi_call 2 148 "$display", "(regA:%2b)(sum:%2b)(output:%4b)", v000002858168f3f0_0, v000002858168f5d0_0, v000002858168fc10_0 {0 0 0};
    %delay 10, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000028581624870;
T_7 ;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002858168f8f0_0, 0, 1;
    %pushi/vec4 3930, 0, 16;
    %store/vec4 v000002858168e1d0_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002858168f8f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000002858168e1d0_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 163 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Halloween_Dec.v";
