// Seed: 4061563675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    module_1,
    id_2,
    id_3
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  for (id_5 = id_4; id_2; id_5 = 1) begin : LABEL_0
    wire id_6, id_7;
  end
  reg id_8;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_1
  );
  wire id_9, id_10;
  assign id_3 = ~id_8;
  initial begin : LABEL_0
    id_8 <= id_2;
    id_3 <= id_4;
  end
endmodule
