// Seed: 1906905217
macromodule module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  tri0  id_8,
    input  tri1  id_9
    , id_16,
    input  tri0  id_10,
    input  uwire id_11
    , id_17,
    output wire  id_12,
    input  uwire id_13,
    output uwire id_14
);
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wire _id_4,
    output supply0 id_5,
    output wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9
    , id_13,
    output wand id_10,
    output tri0 id_11
);
  logic ["" : id_4] id_14;
  logic id_15 = id_2;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_1,
      id_9,
      id_9,
      id_11,
      id_3,
      id_8,
      id_3,
      id_2,
      id_8,
      id_2,
      id_11,
      id_2,
      id_11
  );
  logic id_16, id_17;
  assign id_11 = {1 == 1{1 - id_1}};
  assign id_15 = -1;
endmodule
