Generated by Fabric Compiler ( version 2023.2-SP1 <build 147282> ) at Fri Jun 14 17:43:00 2024


Cell Usage:
GTP_CLKBUFG                   1 use
GTP_CLKBUFX                   2 uses
GTP_DFF                       1 use
GTP_DFF_C                  1315 uses
GTP_DFF_CE                 1154 uses
GTP_DFF_P                    60 uses
GTP_DFF_PE                   38 uses
GTP_DFF_R                    70 uses
GTP_DFF_RE                   53 uses
GTP_DFF_S                     2 uses
GTP_DRM36K_E1                 2 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_HSSTHP_BUFDS              1 use
GTP_HSSTHP_HPLL               1 use
GTP_HSSTHP_LANE               1 use
GTP_INV                      22 uses
GTP_LUT1                      2 uses
GTP_LUT2                     26 uses
GTP_LUT3                     19 uses
GTP_LUT4                     65 uses
GTP_LUT5                    171 uses
GTP_LUT6                    379 uses
GTP_LUT6CARRY               346 uses
GTP_LUT6D                   527 uses
GTP_MUX2LUT7                 14 uses
GTP_MUX2LUT8                  6 uses
GTP_RAM32X2DP                 2 uses
GTP_RAM32X2X4                 2 uses

I/O ports: 7
GTP_INBUF                   3 uses
GTP_INBUFDS                 1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 1543 of 243600 (0.63%)
	LUTs as dram: 8 of 75400 (0.01%)
	LUTs as logic: 1535
Total Registers: 2693 of 487200 (0.55%)
Total Latches: 0

DRM36K/FIFO:
Total DRMs = 2.0 of 480 (0.42%)

APMs:
Total APMs = 0.00 of 840 (0.00%)

Total I/O ports = 8 of 500 (1.60%)


Overview of Control Sets:

Number of unique control sets : 109

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 21       | 4                 17
  [4, 6)      | 8        | 2                 6
  [6, 8)      | 5        | 0                 5
  [8, 10)     | 17       | 1                 16
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 6        | 0                 6
  [14, 16)    | 3        | 0                 3
  [16, Inf)   | 41       | 2                 39
--------------------------------------------------------------
  The maximum fanout: 531
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1
  NO              NO                YES                1375
  NO              YES               NO                 72
  YES             NO                NO                 0
  YES             NO                YES                1192
  YES             YES               NO                 53
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file Main_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                                                       | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | BKCLHP     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | DDR_PHY_R     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTHP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MONITOR     | MRCKB     | PCIE     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Main                                                                                                   | 1543     | 2693     | 8                   | 0       | 2       | 0       | 0          | 0          | 1       | 0              | 0                    | 0           | 0             | 0                  | 2        | 2        | 1          | 8      | 0         | 0          | 346           | 0            | 14           | 6            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 1        
| + Debug(Debug_pll)                                                                                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 1        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
| + LinkMain(Link10G)                                                                                    | 1307     | 2338     | 0                   | 0       | 2       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 2        | 1          | 0      | 0         | 0          | 297           | 0            | 14           | 6            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 1        
|   + MAC_10G(MAC_Link)                                                                                  | 347      | 577      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 12           | 6            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + reset_pro_top(reset_pro_top)                                                                     | 2        | 9        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + apb_rst_syn(rst_syn)                                                                           | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + rx_rst_syn(rst_syn)                                                                            | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + tx_rst_syn(rst_syn)                                                                            | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + xge_cfg_reg(cfg_reg)                                                                             | 211      | 443      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 12           | 6            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + xge_mac_alarm_detect(alarm_detect)                                                               | 101      | 115      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 48            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + xge_mac_alarm_insert(alarm_insert)                                                               | 2        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + xge_mac_reg_union_inst(xge_mac_reg_union)                                                        | 26       | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + xge_mac_tx_top(xge_mac_tx_top)                                                                   | 5        | 8        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + xge_tx_ctrl_ipg_inst(xge_tx_ctrl_v1)                                                           | 5        | 8        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + PCS_10G(pgr_BaseR_core_v1_0)                                                                       | 638      | 1515     | 0                   | 0       | 2       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 125           | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u0_tx_encode(pgr_tx_encode_v1_0)                                                                 | 2        | 8        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u1_tx_scramble(pgr_tx_scramble_v1_0)                                                             | 32       | 143      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u2_tx_gearbox(pgr_tx_gearbox_v1_0)                                                               | 97       | 274      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 54            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + FIFO_CORE_tx(FIFO_CORE)                                                                        | 84       | 100      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 54            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_fifo_FIFO_CORE(ipm2l_fifo_v1_10_FIFO_CORE)                                           | 84       | 100      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 54            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_fifo_ctrl(ipm2l_fifo_ctrl_v1_1_FIFO_CORE)                                          | 84       | 100      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 54            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_sdpram(ipm2l_sdpram_v1_10_FIFO_CORE)                                               | 0        | 0        | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u3_rx_synchronization(pgr_rx_synchronization_v1_0)                                               | 59       | 159      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u4_rx_descramble(pgr_rx_descramble_v1_0)                                                         | 136      | 411      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_prbs_chk(pgr_prbs_gen_v1_0_1)                                                                | 36       | 85       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u5_rx_decode(pgr_rx_decode_v1_0)                                                                 | 114      | 213      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u6_rx_ctc(pgr_rx_ctc_v1_0)                                                                       | 149      | 252      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 52            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + fifo_512x44_inst(fifo_512x44)                                                                  | 83       | 98       | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 52            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_fifo_fifo_512x44(ipm2l_fifo_v1_10_fifo_512x44)                                       | 83       | 98       | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 52            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_fifo_ctrl(ipm2l_fifo_ctrl_v1_1_fifo_512x44)                                        | 83       | 98       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 52            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_sdpram(ipm2l_sdpram_v1_10_fifo_512x44)                                             | 0        | 0        | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u7_reg_management(pgr_reg_management_v1_0)                                                       | 49       | 55       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + aligned_sync(ips_baser_sync_v1_0)                                                              | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + block_lock_sync(ips_baser_sync_v1_0)                                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + rx_sigdet_sync(ips_baser_sync_v1_0)                                                            | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + PHY_10G(Transceiver_10G)                                                                           | 243      | 191      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 1          | 0      | 0         | 0          | 113           | 0            | 2            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_GTP_HSSTHP_WRAPPER(ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a)                                 | 76       | 50       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 1          | 0      | 0         | 0          | 18            | 0            | 2            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + CHANNEL0_ENABLE.U_LANE0_WRAP(ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5)                  | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0.25       | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + HPLL_ENABLE.U_HPLL_WRAP(ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6)                        | 69       | 50       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 1          | 0      | 0         | 0          | 18            | 0            | 2            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + REFCLK0_ENABLE.U_BUFDS_0(ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0)                      | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_APB_BRIDGE(ipm2t_hssthp_apb_bridge_v1_0)                                                     | 7        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_IPM2T_HSSTHP_RST(ipm2t_hssthp_rst_v1_8a)                                                       | 166      | 141      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 95            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + AUTO_MODE.hssthp_rst_rx(ipm2t_hssthp_rst_rx_v1_5b)                                             | 90       | 73       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + RXLANE0_ENABLE.rxlane_fsm0(ipm2t_hssthp_rxlane_rst_fsm_v1_5b)                                | 50       | 39       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 27            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + SYNC_RXLANE[0].cdr_align_deb(ipm2t_hssthp_rst_debounce_v1_0)                                 | 23       | 15       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + SYNC_RXLANE[0].cdr_align_sync(ipm2t_hssthp_rst_sync_v1_0)                                    | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + SYNC_RXLANE[0].sigdet_deb(ipm2t_hssthp_rst_debounce_v1_0_1)                                  | 17       | 15       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + SYNC_RXLANE[0].sigdet_sync(ipm2t_hssthp_rst_sync_v1_0)                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + AUTO_MODE.hssthp_rst_tx(ipm2t_hssthp_rst_tx_v1_5)                                              | 26       | 25       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 17            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + TXLANE0_ENABLE.txlane_rst_fsm0(ipm2t_hssthp_txlane_rst_fsm_v1_5)                             | 26       | 25       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 17            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + RST_WITH_HPLL.hssthp_rst_hpll(ipm2t_hssthp_rst_hpll_v1_3)                                      | 50       | 43       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 29            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + hpll0_lock_sync(ipm2t_hssthp_rst_sync_v1_0)                                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + hpll_rst_fsm_0(ipm2t_hssthp_hpll_rst_fsm_v1_3)                                               | 29       | 18       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + hpll_rstn_sync(ipm2t_hssthp_rst_sync_v1_0)                                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + pll0_lock_wtchdg(ipm2t_hssthp_rst_wtchdg_v1_0)                                               | 21       | 21       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 18            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + RegCONFIG(pgr_reg_union_v1_0)                                                                      | 32       | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + Reg_bridge(reg_union_bridge_top)                                                                   | 4        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + pcs_rx_rst_inst(pgr_rst_syn_v1_0)                                                                  | 9        | 12       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + pcs_tx_rst_inst(pgr_rst_syn_v1_0)                                                                  | 9        | 12       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + pma_hsst_rst_inst(pgr_rst_syn_v1_0)                                                                | 9        | 12       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + rst_debounce_inst(pgr_rst_debounce_v1_0)                                                           | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
| + Pll_50mhz(PLL_IN_50)                                                                                 | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
| + uart_ctrl_inst(pgr_uart_ctrl_top_32bit)                                                              | 229      | 355      | 8                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 46            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_rstn_sync(rstn_sync_32bit)                                                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_uart_ctrl(pgr_uart_ctrl_32bit)                                                                   | 139      | 242      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 31            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_apb_mif(pgr_apb_mif_32bit)                                                                     | 61       | 125      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_cmd_parser(pgr_cmd_parser_32bit)                                                               | 44       | 87       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_mdio_mif(pgr_mdio_mif_16bit)                                                                   | 29       | 30       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_uart_top(pgr_uart_top_32bit)                                                                     | 90       | 111      | 8                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_pgr_clk_gen(pgr_clk_gen_32bit)                                                                 | 18       | 17       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_pgr_uart_rx(pgr_uart_rx_32bit)                                                                 | 16       | 29       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_pgr_uart_tx(pgr_uart_tx_32bit)                                                                 | 16       | 19       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_rx_fifo(pgr_fifo_top_32bit)                                                                    | 20       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_prefetch_fifo(pgr_prefetch_fifo)                                                             | 20       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + ipm_distributed_fifo_v1_2_pgr_prefetch_fifo(ipm_distributed_fifo_v1_2_pgr_prefetch_fifo)     | 18       | 14       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + ipm_distributed_sdpram_pgr_prefetch_fifo(ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo)    | 4        | 0        | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_ipm_distributed_fifo_ctr(ipm_distributed_fifo_ctr_v1_0)                                  | 14       | 14       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_tx_fifo(pgr_fifo_top_32bit)                                                                    | 20       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_prefetch_fifo(pgr_prefetch_fifo)                                                             | 20       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|         + ipm_distributed_fifo_v1_2_pgr_prefetch_fifo(ipm_distributed_fifo_v1_2_pgr_prefetch_fifo)     | 18       | 14       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + ipm_distributed_sdpram_pgr_prefetch_fifo(ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo)    | 4        | 0        | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_ipm_distributed_fifo_ctr(ipm_distributed_fifo_ctr_v1_0)                                  | 14       | 14       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0             | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0           | 0         | 0        | 0            | 0        | 0        | 0          | 0             | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                       
******************************************************************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                                                                
 Clock                    Period       Waveform            Type                      Loads       Loads  Sources                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 i_clk_50                 20.0000      {0.0000 10.0000}    Declared                      0           1  {i_clk_50}                                                                                    
   clk_50                 20.0000      {0.0000 10.0000}    Generated (i_clk_50)       1082           1  {Pll_50mhz/u_gpll/CLKOUT0}                                                                    
 o_p_clk2core_tx_0        6.4000       {0.0000 3.2000}     Declared                    172           0  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC}    
 o_p_clk2core_rx_0        6.4000       {0.0000 3.2000}     Declared                    918           0  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC}    
 Main|QR1_ref_clk_156_p   6.4000       {0.0000 3.2000}     Declared                      0           1  {QR1_ref_clk_156_p}                                                                           
 Main|QR1_ref_clk_156_n   6.4000       {0.0000 3.2000}     Declared                      0           1  {QR1_ref_clk_156_n}                                                                           
 usclk                    6.4000       {0.0000 3.2000}     Declared                    523           0  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC} 
 i_clk_100_p              10.0000      {0.0000 5.0000}     Declared                      0           1  {i_clk_100_p}                                                                                 
   clk_312_5              3.2000       {0.0000 1.6000}     Generated (i_clk_100_p)       0           0  {Debug/u_gpll/CLKOUT0}                                                                        
 i_clk_100_n              10.0000      {0.0000 5.0000}     Declared                      0           0  {i_clk_100_n}                                                                                 
======================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_50                        asynchronous               clk_50                                    
 p_clk2core_tx                 asynchronous               o_p_clk2core_tx_0                         
 p_clk2core_rx                 asynchronous               o_p_clk2core_rx_0                         
 usclk                         asynchronous               usclk                                     
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0         156.2500 MHz    359.3245 MHz         6.4000         2.7830          3.617
 o_p_clk2core_rx_0         156.2500 MHz    227.3761 MHz         6.4000         4.3980          2.002
 usclk                     156.2500 MHz    253.2928 MHz         6.4000         3.9480          2.452
 clk_50                     50.0000 MHz    191.3143 MHz        20.0000         5.2270         14.773
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            3.617       0.000              0            265
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            2.002       0.000              0           1368
 usclk                  usclk                        2.452       0.000              0            767
 clk_50                 clk_50                      14.773       0.000              0           1910
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.603       0.000              0            265
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.603       0.000              0           1368
 usclk                  usclk                        0.603       0.000              0            767
 clk_50                 clk_50                       0.312       0.000              0           1910
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            4.368       0.000              0            159
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            4.115       0.000              0            905
 usclk                  usclk                        4.387       0.000              0            129
 clk_50                 clk_50                      18.379       0.000              0           1054
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.993       0.000              0            159
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            1.213       0.000              0            905
 usclk                  usclk                        0.974       0.000              0            129
 clk_50                 clk_50                       0.624       0.000              0           1054
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0                                   2.428       0.000              0            171
 o_p_clk2core_rx_0                                   2.428       0.000              0            917
 usclk                                               2.428       0.000              0            523
 clk_50                                              9.800       0.000              0           1080
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.421       5.752 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOA[2] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.183       6.935         LinkMain/PCS_10G/u2_tx_gearbox/rd_data [2]
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.935         Logic Levels: 0  
                                                                                   Logic: 1.421ns(54.570%), Route: 1.183ns(45.430%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856      10.731         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Setup time                                             -0.129      10.552                          

 Data required time                                                 10.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.552                          
 Data arrival time                                                   6.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.617                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.421       5.752 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOA[3] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.183       6.935         LinkMain/PCS_10G/u2_tx_gearbox/rd_data [3]
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.935         Logic Levels: 0  
                                                                                   Logic: 1.421ns(54.570%), Route: 1.183ns(45.430%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856      10.731         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Setup time                                             -0.129      10.552                          

 Data required time                                                 10.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.552                          
 Data arrival time                                                   6.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.617                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.421       5.752 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOA[4] (GTP_DRM36K_E1)
                                   net (fanout=1)        1.183       6.935         LinkMain/PCS_10G/u2_tx_gearbox/rd_data [4]
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.935         Logic Levels: 0  
                                                                                   Logic: 1.421ns(54.570%), Route: 1.183ns(45.430%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856      10.731         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Setup time                                             -0.129      10.552                          

 Data required time                                                 10.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.552                          
 Data arrival time                                                   6.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.617                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.892         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [0]
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Hold time                                              -0.042       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.892         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [1]
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Hold time                                              -0.042       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.892         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [2]
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Hold time                                              -0.042       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[48]/D (GTP_DFF_CE)
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.578       5.100         LinkMain/PCS_10G/u5_rx_decode/rxd_i [0]
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N244/I2 (GTP_LUT6D)
                                   td                    0.247       5.347 r       LinkMain/PCS_10G/u5_rx_decode/N244/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.480       5.827         LinkMain/PCS_10G/u5_rx_decode/_N13889
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N15_7/I3 (GTP_LUT6D)
                                   td                    0.200       6.027 r       LinkMain/PCS_10G/u5_rx_decode/N15_7/Z5 (GTP_LUT6D)
                                   net (fanout=9)        0.590       6.617         LinkMain/PCS_10G/u5_rx_decode/N73
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/I0 (GTP_LUT6D)
                                   td                    0.094       6.711 f       LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/Z (GTP_LUT6D)
                                   net (fanout=2)        0.440       7.151         LinkMain/PCS_10G/u5_rx_decode/N557_fastcpy
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N597_11_3/I4 (GTP_LUT5)
                                   td                    0.070       7.221 r       LinkMain/PCS_10G/u5_rx_decode/N597_11_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.440       7.661         LinkMain/PCS_10G/u5_rx_decode/_N13958
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N858_3/I4 (GTP_LUT5)
                                   td                    0.070       7.731 r       LinkMain/PCS_10G/u5_rx_decode/N858_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.619       8.350         LinkMain/PCS_10G/u5_rx_decode/N858
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N232_63:56_2/I1 (GTP_LUT6D)
                                   td                    0.200       8.550 r       LinkMain/PCS_10G/u5_rx_decode/N232_63:56_2/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       8.550         LinkMain/PCS_10G/u5_rx_decode/N232 [48]
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[48]/D (GTP_DFF_CE)

 Data arrival time                                                   8.550         Logic Levels: 6  
                                                                                   Logic: 1.072ns(25.409%), Route: 3.147ns(74.591%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856      10.731         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[48]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Setup time                                             -0.129      10.552                          

 Data required time                                                 10.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.552                          
 Data arrival time                                                   8.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.002                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/D (GTP_DFF_CE)
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.578       5.100         LinkMain/PCS_10G/u5_rx_decode/rxd_i [0]
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N244/I2 (GTP_LUT6D)
                                   td                    0.247       5.347 r       LinkMain/PCS_10G/u5_rx_decode/N244/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.480       5.827         LinkMain/PCS_10G/u5_rx_decode/_N13889
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N15_7/I3 (GTP_LUT6D)
                                   td                    0.200       6.027 r       LinkMain/PCS_10G/u5_rx_decode/N15_7/Z5 (GTP_LUT6D)
                                   net (fanout=9)        0.590       6.617         LinkMain/PCS_10G/u5_rx_decode/N73
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/I0 (GTP_LUT6D)
                                   td                    0.094       6.711 f       LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/Z (GTP_LUT6D)
                                   net (fanout=2)        0.440       7.151         LinkMain/PCS_10G/u5_rx_decode/N557_fastcpy
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N597_11_3/I4 (GTP_LUT5)
                                   td                    0.070       7.221 r       LinkMain/PCS_10G/u5_rx_decode/N597_11_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.440       7.661         LinkMain/PCS_10G/u5_rx_decode/_N13958
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N858_3/I4 (GTP_LUT5)
                                   td                    0.070       7.731 r       LinkMain/PCS_10G/u5_rx_decode/N858_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.619       8.350         LinkMain/PCS_10G/u5_rx_decode/N858
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N232_55:48_1_inv[2]/I1 (GTP_LUT6D)
                                   td                    0.200       8.550 r       LinkMain/PCS_10G/u5_rx_decode/N232_55:48_1_inv[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       8.550         LinkMain/PCS_10G/u5_rx_decode/N232 [58]
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/D (GTP_DFF_CE)

 Data arrival time                                                   8.550         Logic Levels: 6  
                                                                                   Logic: 1.072ns(25.409%), Route: 3.147ns(74.591%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856      10.731         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Setup time                                             -0.129      10.552                          

 Data required time                                                 10.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.552                          
 Data arrival time                                                   8.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.002                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[8]/D (GTP_DFF_CE)
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.578       5.100         LinkMain/PCS_10G/u5_rx_decode/rxd_i [0]
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N244/I2 (GTP_LUT6D)
                                   td                    0.247       5.347 r       LinkMain/PCS_10G/u5_rx_decode/N244/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.480       5.827         LinkMain/PCS_10G/u5_rx_decode/_N13889
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N15_7/I3 (GTP_LUT6D)
                                   td                    0.200       6.027 r       LinkMain/PCS_10G/u5_rx_decode/N15_7/Z5 (GTP_LUT6D)
                                   net (fanout=9)        0.590       6.617         LinkMain/PCS_10G/u5_rx_decode/N73
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/I0 (GTP_LUT6D)
                                   td                    0.094       6.711 f       LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/Z (GTP_LUT6D)
                                   net (fanout=2)        0.440       7.151         LinkMain/PCS_10G/u5_rx_decode/N557_fastcpy
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N597_11_3/I4 (GTP_LUT5)
                                   td                    0.070       7.221 r       LinkMain/PCS_10G/u5_rx_decode/N597_11_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.440       7.661         LinkMain/PCS_10G/u5_rx_decode/_N13958
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N929_1/I3 (GTP_LUT6CARRY)
                                   td                    0.094       7.755 f       LinkMain/PCS_10G/u5_rx_decode/N929_1/Z (GTP_LUT6CARRY)
                                   net (fanout=23)       0.684       8.439         LinkMain/PCS_10G/u5_rx_decode/N929
                                                                                   LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_inv[0]/I2 (GTP_LUT5)
                                   td                    0.070       8.509 r       LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_inv[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.509         LinkMain/PCS_10G/u5_rx_decode/N232 [8]
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[8]/D (GTP_DFF_CE)

 Data arrival time                                                   8.509         Logic Levels: 6  
                                                                                   Logic: 0.966ns(23.121%), Route: 3.212ns(76.879%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856      10.731         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Setup time                                             -0.129      10.552                          

 Data required time                                                 10.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.552                          
 Data arrival time                                                   8.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.043                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1/D (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.892         LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1/D (GTP_DFF_C)

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Hold time                                              -0.042       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u3_rx_synchronization/next_state[0]/CLK (GTP_DFF_CE)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/state[0]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/next_state[0]/CLK (GTP_DFF_CE)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u3_rx_synchronization/next_state[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.892         LinkMain/PCS_10G/u3_rx_synchronization/next_state [0]
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/state[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/state[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Hold time                                              -0.042       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u3_rx_synchronization/next_state[1]/CLK (GTP_DFF_CE)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/state[1]/D (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/next_state[1]/CLK (GTP_DFF_CE)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u3_rx_synchronization/next_state[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.892         LinkMain/PCS_10G/u3_rx_synchronization/next_state [1]
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/state[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/state[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Hold time                                              -0.042       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_en/D (GTP_DFF_C)
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.421       5.674 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOA[11] (GTP_DRM36K_E1)
                                   net (fanout=2)        1.253       6.927         LinkMain/PCS_10G/u6_rx_ctc/rd_data [11]
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N42_41/I0 (GTP_LUT6)
                                   td                    0.143       7.070 r       LinkMain/PCS_10G/u6_rx_ctc/N42_41/Z (GTP_LUT6)
                                   net (fanout=1)        0.370       7.440         LinkMain/PCS_10G/u6_rx_ctc/_N15741
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N42_71/I2 (GTP_LUT6)
                                   td                    0.142       7.582 r       LinkMain/PCS_10G/u6_rx_ctc/N42_71/Z (GTP_LUT6)
                                   net (fanout=1)        0.370       7.952         LinkMain/PCS_10G/u6_rx_ctc/_N15771
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/rd_en_ce_mux/I4 (GTP_LUT5)
                                   td                    0.070       8.022 r       LinkMain/PCS_10G/u6_rx_ctc/rd_en_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.022         LinkMain/PCS_10G/u6_rx_ctc/_N15159
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/D (GTP_DFF_C)

 Data arrival time                                                   8.022         Logic Levels: 3  
                                                                                   Logic: 1.776ns(47.121%), Route: 1.993ns(52.879%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       8.797 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856      10.653         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.653                          
 clock uncertainty                                      -0.050      10.603                          

 Setup time                                             -0.129      10.474                          

 Data required time                                                 10.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.474                          
 Data arrival time                                                   8.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.452                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[1]/D (GTP_DFF_C)
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.421       5.674 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOA[1] (GTP_DRM36K_E1)
                                   net (fanout=2)        1.253       6.927         LinkMain/PCS_10G/u6_rx_ctc/rd_data [1]
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N145[0]/I2 (GTP_LUT6D)
                                   td                    0.200       7.127 r       LinkMain/PCS_10G/u6_rx_ctc/N145[0]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       7.127         LinkMain/PCS_10G/u6_rx_ctc/N145 [1]
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.127         Logic Levels: 1  
                                                                                   Logic: 1.621ns(56.402%), Route: 1.253ns(43.598%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       8.797 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856      10.653         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.653                          
 clock uncertainty                                      -0.050      10.603                          

 Setup time                                             -0.129      10.474                          

 Data required time                                                 10.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.474                          
 Data arrival time                                                   7.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.347                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[4]/D (GTP_DFF_P)
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)

                                   tco                   1.421       5.674 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/DOA[4] (GTP_DRM36K_E1)
                                   net (fanout=2)        1.253       6.927         LinkMain/PCS_10G/u6_rx_ctc/rd_data [4]
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N145[3]/I2 (GTP_LUT6D)
                                   td                    0.200       7.127 r       LinkMain/PCS_10G/u6_rx_ctc/N145[3]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       7.127         LinkMain/PCS_10G/u6_rx_ctc/N145 [4]
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[4]/D (GTP_DFF_P)

 Data arrival time                                                   7.127         Logic Levels: 1  
                                                                                   Logic: 1.621ns(56.402%), Route: 1.253ns(43.598%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       8.797 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856      10.653         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[4]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      10.653                          
 clock uncertainty                                      -0.050      10.603                          

 Setup time                                             -0.129      10.474                          

 Data required time                                                 10.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.474                          
 Data arrival time                                                   7.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.347                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/CLK (GTP_DFF_P)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/D (GTP_DFF_P)
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/CLK (GTP_DFF_P)

                                   tco                   0.191       4.444 r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/Q (GTP_DFF_P)
                                   net (fanout=1)        0.370       4.814         LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0
                                                                           r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/D (GTP_DFF_P)

 Data arrival time                                                   4.814         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.253                          
 clock uncertainty                                       0.000       4.253                          

 Hold time                                              -0.042       4.211                          

 Data required time                                                  4.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.211                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/CLK (GTP_DFF_P)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/D (GTP_DFF_P)
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/CLK (GTP_DFF_P)

                                   tco                   0.191       4.444 r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/Q (GTP_DFF_P)
                                   net (fanout=1)        0.370       4.814         LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1
                                                                           r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/D (GTP_DFF_P)

 Data arrival time                                                   4.814         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.253                          
 clock uncertainty                                       0.000       4.253                          

 Hold time                                              -0.042       4.211                          

 Data required time                                                  4.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.211                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0/CLK (GTP_DFF_P)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1/D (GTP_DFF_P)
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0/CLK (GTP_DFF_P)

                                   tco                   0.191       4.444 r       LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0/Q (GTP_DFF_P)
                                   net (fanout=1)        0.370       4.814         LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0
                                                                           r       LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1/D (GTP_DFF_P)

 Data arrival time                                                   4.814         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.253                          
 clock uncertainty                                       0.000       4.253                          

 Hold time                                              -0.042       4.211                          

 Data required time                                                  4.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.211                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/CLK (GTP_DFF_CE)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/D (GTP_DFF_CE)
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/CLK (GTP_DFF_CE)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.440       6.820         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [16]
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/I0 (GTP_LUT4)
                                   td                    0.107       6.927 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       7.297         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15577
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/I4 (GTP_LUT6)
                                   td                    0.080       7.377 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/Z (GTP_LUT6)
                                   net (fanout=1)        0.370       7.747         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15589
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/I2 (GTP_LUT6D)
                                   td                    0.200       7.947 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/Z5 (GTP_LUT6D)
                                   net (fanout=5)        0.531       8.478         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13925
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/I3 (GTP_LUT6D)
                                   td                    0.200       8.678 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.480       9.158         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N417 [12]
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1/I3 (GTP_LUT6)
                                   td                    0.070       9.228 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.440       9.668         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N311
                                                                                   it_58/I1 (GTP_LUT6D)
                                   td                    0.094       9.762 f       it_58/Z (GTP_LUT6D)
                                   net (fanout=27)       0.700      10.462         _N5334           
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/I2 (GTP_LUT6CARRY)
                                   td                    0.161      10.623 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.623         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2565
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.645 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.645         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2566
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.667 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.667         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2567
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.689 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.689         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2568
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.711 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.711         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2569
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.733 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.733         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2570
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.755 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.755         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2571
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.777 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.777         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2572
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.799 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.799         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2573
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.821 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.821         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2574
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.843 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.843         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2575
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.865 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.865         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2576
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.887 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.887         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2577
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.909 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.909         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2578
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.931 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.931         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2579
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.953 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.953         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2580
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.975 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.975         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2581
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.997 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.997         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2582
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.019 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.019         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2583
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.041 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.041         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2584
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.063 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.063         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2585
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.085 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.085         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2586
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.107 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.107         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2587
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.129 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.129         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2588
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.151 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.151         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2589
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_26/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.173 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_26/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.173         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2590
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_27/CIN (GTP_LUT6CARRY)
                                   td                    0.064      11.237 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_27/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.237         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [27]
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/D (GTP_DFF_CE)

 Data arrival time                                                  11.237         Logic Levels: 13 
                                                                                   Logic: 1.717ns(34.013%), Route: 3.331ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 i_clk_50                                                0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000      20.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026      21.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980      23.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069      23.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114      26.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      26.189                          
 clock uncertainty                                      -0.050      26.139                          

 Setup time                                             -0.129      26.010                          

 Data required time                                                 26.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.010                          
 Data arrival time                                                  11.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.773                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/CLK (GTP_DFF_CE)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[26]/D (GTP_DFF_CE)
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/CLK (GTP_DFF_CE)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.440       6.820         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [16]
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/I0 (GTP_LUT4)
                                   td                    0.107       6.927 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       7.297         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15577
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/I4 (GTP_LUT6)
                                   td                    0.080       7.377 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/Z (GTP_LUT6)
                                   net (fanout=1)        0.370       7.747         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15589
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/I2 (GTP_LUT6D)
                                   td                    0.200       7.947 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/Z5 (GTP_LUT6D)
                                   net (fanout=5)        0.531       8.478         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13925
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/I3 (GTP_LUT6D)
                                   td                    0.200       8.678 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.480       9.158         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N417 [12]
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1/I3 (GTP_LUT6)
                                   td                    0.070       9.228 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.440       9.668         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N311
                                                                                   it_58/I1 (GTP_LUT6D)
                                   td                    0.094       9.762 f       it_58/Z (GTP_LUT6D)
                                   net (fanout=27)       0.700      10.462         _N5334           
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/I2 (GTP_LUT6CARRY)
                                   td                    0.161      10.623 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.623         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2565
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.645 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.645         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2566
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.667 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.667         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2567
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.689 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.689         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2568
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.711 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.711         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2569
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.733 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.733         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2570
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.755 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.755         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2571
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.777 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.777         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2572
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.799 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.799         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2573
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.821 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.821         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2574
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.843 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.843         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2575
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.865 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.865         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2576
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.887 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.887         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2577
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.909 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.909         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2578
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.931 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.931         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2579
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.953 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.953         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2580
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.975 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.975         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2581
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.997 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.997         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2582
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.019 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.019         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2583
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.041 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.041         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2584
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.063 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.063         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2585
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.085 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.085         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2586
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.107 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.107         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2587
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.129 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.129         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2588
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.151 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.151         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2589
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_26/CIN (GTP_LUT6CARRY)
                                   td                    0.064      11.215 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_26/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.215         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [26]
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[26]/D (GTP_DFF_CE)

 Data arrival time                                                  11.215         Logic Levels: 13 
                                                                                   Logic: 1.695ns(33.725%), Route: 3.331ns(66.275%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 i_clk_50                                                0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000      20.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026      21.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980      23.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069      23.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114      26.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[26]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      26.189                          
 clock uncertainty                                      -0.050      26.139                          

 Setup time                                             -0.129      26.010                          

 Data required time                                                 26.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.010                          
 Data arrival time                                                  11.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.795                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/CLK (GTP_DFF_CE)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/D (GTP_DFF_CE)
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/CLK (GTP_DFF_CE)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.440       6.820         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [16]
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/I0 (GTP_LUT4)
                                   td                    0.107       6.927 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       7.297         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15577
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/I4 (GTP_LUT6)
                                   td                    0.080       7.377 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/Z (GTP_LUT6)
                                   net (fanout=1)        0.370       7.747         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15589
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/I2 (GTP_LUT6D)
                                   td                    0.200       7.947 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/Z5 (GTP_LUT6D)
                                   net (fanout=5)        0.531       8.478         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13925
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/I3 (GTP_LUT6D)
                                   td                    0.200       8.678 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.480       9.158         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N417 [12]
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1/I3 (GTP_LUT6)
                                   td                    0.070       9.228 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.440       9.668         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N311
                                                                                   it_58/I1 (GTP_LUT6D)
                                   td                    0.094       9.762 f       it_58/Z (GTP_LUT6D)
                                   net (fanout=27)       0.700      10.462         _N5334           
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/I2 (GTP_LUT6CARRY)
                                   td                    0.161      10.623 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.623         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2565
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.645 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.645         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2566
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.667 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.667         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2567
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.689 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.689         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2568
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.711 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.711         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2569
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.733 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.733         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2570
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.755 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.755         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2571
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.777 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.777         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2572
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.799 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.799         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2573
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.821 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.821         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2574
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.843 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.843         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2575
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.865 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.865         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2576
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.887 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.887         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2577
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.909 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.909         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2578
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.931 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.931         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2579
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.953 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.953         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2580
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.975 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.975         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2581
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.997 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.997         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2582
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.019 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.019         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2583
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.041 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.041         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2584
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.063 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.063         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2585
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.085 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.085         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2586
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.107 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.107         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2587
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24/CIN (GTP_LUT6CARRY)
                                   td                    0.022      11.129 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.129         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2588
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25/CIN (GTP_LUT6CARRY)
                                   td                    0.064      11.193 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      11.193         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [25]
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/D (GTP_DFF_CE)

 Data arrival time                                                  11.193         Logic Levels: 13 
                                                                                   Logic: 1.673ns(33.433%), Route: 3.331ns(66.567%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 i_clk_50                                                0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000      20.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026      21.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980      23.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069      23.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114      26.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      26.189                          
 clock uncertainty                                      -0.050      26.139                          

 Setup time                                             -0.129      26.010                          

 Data required time                                                 26.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.010                          
 Data arrival time                                                  11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.817                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[1]/CLK (GTP_DFF_CE)
Endpoint    : uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/DI1[0] (GTP_RAM32X2X4)
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.191       6.380 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       6.750         uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [0]
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/DI1[0] (GTP_RAM32X2X4)

 Data arrival time                                                   6.750         Logic Levels: 0  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/WCLK (GTP_RAM32X2X4)
 clock pessimism                                         0.000       6.189                          
 clock uncertainty                                       0.000       6.189                          

 Hold time                                               0.249       6.438                          

 Data required time                                                  6.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.438                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ADDR0[3] (GTP_RAM32X2X4)
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=2)        0.440       6.820         uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ADDR0[3] (GTP_RAM32X2X4)

 Data arrival time                                                   6.820         Logic Levels: 0  
                                                                                   Logic: 0.191ns(30.269%), Route: 0.440ns(69.731%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/WCLK (GTP_RAM32X2X4)
 clock pessimism                                         0.000       6.189                          
 clock uncertainty                                       0.000       6.189                          

 Hold time                                               0.249       6.438                          

 Data required time                                                  6.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.438                          
 Data arrival time                                                   6.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[2]/CLK (GTP_DFF_CE)
Endpoint    : uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/DI1[1] (GTP_RAM32X2X4)
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.191       6.380 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.440       6.820         uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [1]
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/DI1[1] (GTP_RAM32X2X4)

 Data arrival time                                                   6.820         Logic Levels: 0  
                                                                                   Logic: 0.191ns(30.269%), Route: 0.440ns(69.731%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/WCLK (GTP_RAM32X2X4)
 clock pessimism                                         0.000       6.189                          
 clock uncertainty                                       0.000       6.189                          

 Hold time                                               0.249       6.438                          

 Data required time                                                  6.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.438                          
 Data arrival time                                                   6.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTB (GTP_DRM36K_E1)
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.522         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
                                                                                   LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/Z (GTP_INV)
                                   net (fanout=156)      1.552       6.074         LinkMain/PCS_10G/u2_tx_gearbox/N2_inv
                                                                           f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTB (GTP_DRM36K_E1)

 Data arrival time                                                   6.074         Logic Levels: 1  
                                                                                   Logic: 0.191ns(10.958%), Route: 1.552ns(89.042%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856      10.731         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Recovery time                                          -0.239      10.442                          

 Data required time                                                 10.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.442                          
 Data arrival time                                                   6.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.368                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_tx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/C (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/pcs_tx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.188       4.519 f       LinkMain/pcs_tx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.519         LinkMain/txlane_done
                                                                                   LinkMain/N31_inv_1/I (GTP_INV)
                                   td                    0.000       4.519 r       LinkMain/N31_inv_1/Z (GTP_INV)
                                   net (fanout=271)      0.795       5.314         LinkMain/N31_inv_1
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/C (GTP_DFF_C)

 Data arrival time                                                   5.314         Logic Levels: 1  
                                                                                   Logic: 0.188ns(19.125%), Route: 0.795ns(80.875%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856      10.731         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Recovery time                                          -0.214      10.467                          

 Data required time                                                 10.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.467                          
 Data arrival time                                                   5.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.153                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_tx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/C (GTP_DFF_C)
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/pcs_tx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.188       4.519 f       LinkMain/pcs_tx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.519         LinkMain/txlane_done
                                                                                   LinkMain/N31_inv_1/I (GTP_INV)
                                   td                    0.000       4.519 r       LinkMain/N31_inv_1/Z (GTP_INV)
                                   net (fanout=271)      0.795       5.314         LinkMain/N31_inv_1
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/C (GTP_DFF_C)

 Data arrival time                                                   5.314         Logic Levels: 1  
                                                                                   Logic: 0.188ns(19.125%), Route: 0.795ns(80.875%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856      10.731         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Recovery time                                          -0.214      10.467                          

 Data required time                                                 10.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.467                          
 Data arrival time                                                   5.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.153                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.522         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
                                                                                   LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/Z (GTP_INV)
                                   net (fanout=156)      0.739       5.261         LinkMain/PCS_10G/u2_tx_gearbox/N2_inv
                                                                           f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   5.261         Logic Levels: 1  
                                                                                   Logic: 0.191ns(20.538%), Route: 0.739ns(79.462%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Removal time                                           -0.063       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                   5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.993                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.522         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
                                                                                   LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/Z (GTP_INV)
                                   net (fanout=156)      0.739       5.261         LinkMain/PCS_10G/u2_tx_gearbox/N2_inv
                                                                           f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.261         Logic Levels: 1  
                                                                                   Logic: 0.191ns(20.538%), Route: 0.739ns(79.462%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Removal time                                           -0.063       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                   5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.993                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.522         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
                                                                                   LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/PCS_10G/u2_tx_gearbox/N2_inv/Z (GTP_INV)
                                   net (fanout=156)      0.739       5.261         LinkMain/PCS_10G/u2_tx_gearbox/N2_inv
                                                                           f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   5.261         Logic Levels: 1  
                                                                                   Logic: 0.191ns(20.538%), Route: 0.739ns(79.462%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_TCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_tx_0
                                                                                   LinkMain/CLKBUFX_tx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_tx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=172)      1.856       4.331         LinkMain/txclk   
                                                                           r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Removal time                                           -0.063       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                   5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.993                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTA (GTP_DRM36K_E1)
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.188       4.519 f       LinkMain/pcs_rx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.519         LinkMain/rxlane_done
                                                                                   LinkMain/N33_inv_1/I (GTP_INV)
                                   td                    0.000       4.519 r       LinkMain/N33_inv_1/Z (GTP_INV)
                                   net (fanout=908)      1.772       6.291         LinkMain/N33_inv_1
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTA (GTP_DRM36K_E1)

 Data arrival time                                                   6.291         Logic Levels: 1  
                                                                                   Logic: 0.188ns(9.592%), Route: 1.772ns(90.408%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856      10.731         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA (GTP_DRM36K_E1)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Recovery time                                          -0.275      10.406                          

 Data required time                                                 10.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.406                          
 Data arrival time                                                   6.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.115                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/C (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.188       4.519 f       LinkMain/pcs_rx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.519         LinkMain/rxlane_done
                                                                                   LinkMain/N33_inv_1/I (GTP_INV)
                                   td                    0.000       4.519 r       LinkMain/N33_inv_1/Z (GTP_INV)
                                   net (fanout=908)      0.959       5.478         LinkMain/N33_inv_1
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/C (GTP_DFF_C)

 Data arrival time                                                   5.478         Logic Levels: 1  
                                                                                   Logic: 0.188ns(16.391%), Route: 0.959ns(83.609%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856      10.731         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Recovery time                                          -0.214      10.467                          

 Data required time                                                 10.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.467                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.989                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/C (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.188       4.519 f       LinkMain/pcs_rx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.519         LinkMain/rxlane_done
                                                                                   LinkMain/N33_inv_1/I (GTP_INV)
                                   td                    0.000       4.519 r       LinkMain/N33_inv_1/Z (GTP_INV)
                                   net (fanout=908)      0.959       5.478         LinkMain/N33_inv_1
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/C (GTP_DFF_C)

 Data arrival time                                                   5.478         Logic Levels: 1  
                                                                                   Logic: 0.188ns(16.391%), Route: 0.959ns(83.609%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       8.875 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856      10.731         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.731                          
 clock uncertainty                                      -0.050      10.681                          

 Recovery time                                          -0.214      10.467                          

 Data required time                                                 10.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.467                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.989                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/C (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/pcs_rx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.522         LinkMain/rxlane_done
                                                                                   LinkMain/N33_inv_1/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/N33_inv_1/Z (GTP_INV)
                                   net (fanout=908)      0.959       5.481         LinkMain/N33_inv_1
                                                                           f       LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/C (GTP_DFF_C)

 Data arrival time                                                   5.481         Logic Levels: 1  
                                                                                   Logic: 0.191ns(16.609%), Route: 0.959ns(83.391%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Removal time                                           -0.063       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                   5.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.213                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/C (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/pcs_rx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.522         LinkMain/rxlane_done
                                                                                   LinkMain/N33_inv_1/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/N33_inv_1/Z (GTP_INV)
                                   net (fanout=908)      0.959       5.481         LinkMain/N33_inv_1
                                                                           f       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/C (GTP_DFF_C)

 Data arrival time                                                   5.481         Logic Levels: 1  
                                                                                   Logic: 0.191ns(16.609%), Route: 0.959ns(83.391%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Removal time                                           -0.063       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                   5.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.213                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1/C (GTP_DFF_C)
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/pcs_rx_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.191       4.522 r       LinkMain/pcs_rx_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.522         LinkMain/rxlane_done
                                                                                   LinkMain/N33_inv_1/I (GTP_INV)
                                   td                    0.000       4.522 f       LinkMain/N33_inv_1/Z (GTP_INV)
                                   net (fanout=908)      0.959       5.481         LinkMain/N33_inv_1
                                                                           f       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1/C (GTP_DFF_C)

 Data arrival time                                                   5.481         Logic Levels: 1  
                                                                                   Logic: 0.191ns(16.609%), Route: 0.959ns(83.391%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/P_RCLK2FABRIC (GTP_HSSTHP_LANE)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_clk2core_rx_0
                                                                                   LinkMain/CLKBUFX_rx/CLKIN (GTP_CLKBUFX)
                                   td                    0.286       2.475 r       LinkMain/CLKBUFX_rx/CLKOUT (GTP_CLKBUFX)
                                   net (fanout=918)      1.856       4.331         LinkMain/rxclk   
                                                                           r       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.331                          
 clock uncertainty                                       0.000       4.331                          

 Removal time                                           -0.063       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                   5.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.213                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTB (GTP_DRM36K_E1)
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.191       4.444 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.444         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N3_inv/I (GTP_INV)
                                   td                    0.000       4.444 f       LinkMain/PCS_10G/u6_rx_ctc/N3_inv/Z (GTP_INV)
                                   net (fanout=129)      1.533       5.977         LinkMain/PCS_10G/u6_rx_ctc/N3_inv
                                                                           f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/RSTB (GTP_DRM36K_E1)

 Data arrival time                                                   5.977         Logic Levels: 1  
                                                                                   Logic: 0.191ns(11.079%), Route: 1.533ns(88.921%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       8.797 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856      10.653         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (GTP_DRM36K_E1)
 clock pessimism                                         0.000      10.653                          
 clock uncertainty                                      -0.050      10.603                          

 Recovery time                                          -0.239      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                   5.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.387                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/C (GTP_DFF_C)
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.188       4.441 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.441         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N3_inv/I (GTP_INV)
                                   td                    0.000       4.441 r       LinkMain/PCS_10G/u6_rx_ctc/N3_inv/Z (GTP_INV)
                                   net (fanout=129)      0.720       5.161         LinkMain/PCS_10G/u6_rx_ctc/N3_inv
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/C (GTP_DFF_C)

 Data arrival time                                                   5.161         Logic Levels: 1  
                                                                                   Logic: 0.188ns(20.705%), Route: 0.720ns(79.295%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       8.797 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856      10.653         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.653                          
 clock uncertainty                                      -0.050      10.603                          

 Recovery time                                          -0.214      10.389                          

 Data required time                                                 10.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.389                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.228                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.188       4.441 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.441         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N3_inv/I (GTP_INV)
                                   td                    0.000       4.441 r       LinkMain/PCS_10G/u6_rx_ctc/N3_inv/Z (GTP_INV)
                                   net (fanout=129)      0.720       5.161         LinkMain/PCS_10G/u6_rx_ctc/N3_inv
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   5.161         Logic Levels: 1  
                                                                                   Logic: 0.188ns(20.705%), Route: 0.720ns(79.295%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       8.589         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       8.797 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856      10.653         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      10.653                          
 clock uncertainty                                      -0.050      10.603                          

 Recovery time                                          -0.214      10.389                          

 Data required time                                                 10.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.389                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.228                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/C (GTP_DFF_C)
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.191       4.444 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.444         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N3_inv/I (GTP_INV)
                                   td                    0.000       4.444 f       LinkMain/PCS_10G/u6_rx_ctc/N3_inv/Z (GTP_INV)
                                   net (fanout=129)      0.720       5.164         LinkMain/PCS_10G/u6_rx_ctc/N3_inv
                                                                           f       LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/C (GTP_DFF_C)

 Data arrival time                                                   5.164         Logic Levels: 1  
                                                                                   Logic: 0.191ns(20.966%), Route: 0.720ns(79.034%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.253                          
 clock uncertainty                                       0.000       4.253                          

 Removal time                                           -0.063       4.190                          

 Data required time                                                  4.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.190                          
 Data arrival time                                                   5.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.191       4.444 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.444         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N3_inv/I (GTP_INV)
                                   td                    0.000       4.444 f       LinkMain/PCS_10G/u6_rx_ctc/N3_inv/Z (GTP_INV)
                                   net (fanout=129)      0.720       5.164         LinkMain/PCS_10G/u6_rx_ctc/N3_inv
                                                                           f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   5.164         Logic Levels: 1  
                                                                                   Logic: 0.191ns(20.966%), Route: 0.720ns(79.034%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.253                          
 clock uncertainty                                       0.000       4.253                          

 Removal time                                           -0.063       4.190                          

 Data required time                                                  4.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.190                          
 Data arrival time                                                   5.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.253
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.191       4.444 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.444         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
                                                                                   LinkMain/PCS_10G/u6_rx_ctc/N3_inv/I (GTP_INV)
                                   td                    0.000       4.444 f       LinkMain/PCS_10G/u6_rx_ctc/N3_inv/Z (GTP_INV)
                                   net (fanout=129)      0.720       5.164         LinkMain/PCS_10G/u6_rx_ctc/N3_inv
                                                                           f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.164         Logic Levels: 1  
                                                                                   Logic: 0.191ns(20.966%), Route: 0.720ns(79.034%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/PMA_REFCLK_TO_FABRIC (GTP_HSSTHP_BUFDS)
                                   net (fanout=1)        2.189       2.189         LinkMain/o_p_refck2core_0
                                                                                   LinkMain/CLKBUFG_u/CLKIN (GTP_CLKBUFG)
                                   td                    0.208       2.397 r       LinkMain/CLKBUFG_u/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=523)      1.856       4.253         LinkMain/o_usclk 
                                                                           r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.253                          
 clock uncertainty                                       0.000       4.253                          

 Removal time                                           -0.063       4.190                          

 Data required time                                                  4.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.190                          
 Data arrival time                                                   5.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN/P (GTP_DFF_P)
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.565       6.945         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/I0 (GTP_LUT2)
                                   td                    0.070       7.015 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/Z (GTP_LUT2)
                                   net (fanout=18)       0.531       7.546         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   7.546         Logic Levels: 1  
                                                                                   Logic: 0.261ns(19.234%), Route: 1.096ns(80.766%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 i_clk_50                                                0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000      20.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026      21.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980      23.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069      23.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114      26.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      26.189                          
 clock uncertainty                                      -0.050      26.139                          

 Recovery time                                          -0.214      25.925                          

 Data required time                                                 25.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.925                          
 Data arrival time                                                   7.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.379                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_RST/P (GTP_DFF_PE)
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.565       6.945         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/I0 (GTP_LUT2)
                                   td                    0.070       7.015 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/Z (GTP_LUT2)
                                   net (fanout=18)       0.531       7.546         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_RST/P (GTP_DFF_PE)

 Data arrival time                                                   7.546         Logic Levels: 1  
                                                                                   Logic: 0.261ns(19.234%), Route: 1.096ns(80.766%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 i_clk_50                                                0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000      20.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026      21.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980      23.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069      23.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114      26.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_RST/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      26.189                          
 clock uncertainty                                      -0.050      26.139                          

 Recovery time                                          -0.214      25.925                          

 Data required time                                                 25.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.925                          
 Data arrival time                                                   7.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.379                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN/C (GTP_DFF_CE)
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.565       6.945         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/I0 (GTP_LUT2)
                                   td                    0.070       7.015 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/Z (GTP_LUT2)
                                   net (fanout=18)       0.531       7.546         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN/C (GTP_DFF_CE)

 Data arrival time                                                   7.546         Logic Levels: 1  
                                                                                   Logic: 0.261ns(19.234%), Route: 1.096ns(80.766%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 i_clk_50                                                0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000      20.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026      21.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980      23.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069      23.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114      26.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      26.189                          
 clock uncertainty                                      -0.050      26.139                          

 Recovery time                                          -0.214      25.925                          

 Data required time                                                 25.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.925                          
 Data arrival time                                                   7.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.379                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pma_hsst_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/pma_hsst_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       LinkMain/pma_hsst_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.380         LinkMain/hsst_rst_done
                                                                                   LinkMain/N58_inv/I (GTP_INV)
                                   td                    0.000       6.380 f       LinkMain/N58_inv/Z (GTP_INV)
                                   net (fanout=2)        0.370       6.750         LinkMain/N58_inv 
                                                                           f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   6.750         Logic Levels: 1  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.189                          
 clock uncertainty                                       0.000       6.189                          

 Removal time                                           -0.063       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pma_hsst_rst_inst/rst_done/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/pma_hsst_rst_inst/rst_done/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       LinkMain/pma_hsst_rst_inst/rst_done/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.380         LinkMain/hsst_rst_done
                                                                                   LinkMain/N58_inv/I (GTP_INV)
                                   td                    0.000       6.380 f       LinkMain/N58_inv/Z (GTP_INV)
                                   net (fanout=2)        0.370       6.750         LinkMain/N58_inv 
                                                                           f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   6.750         Logic Levels: 1  
                                                                                   Logic: 0.191ns(34.046%), Route: 0.370ns(65.954%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.189                          
 clock uncertainty                                       0.000       6.189                          

 Removal time                                           -0.063       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.189
  Launch Clock Delay      :  6.189
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.191       6.380 r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       6.380         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn
                                                                                   LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/N0_inv/I (GTP_INV)
                                   td                    0.000       6.380 f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/N0_inv/Z (GTP_INV)
                                   net (fanout=23)       0.565       6.945         LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/N0_inv
                                                                           f       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   6.945         Logic Levels: 1  
                                                                                   Logic: 0.191ns(25.265%), Route: 0.565ns(74.735%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.189                          
 clock uncertainty                                       0.000       6.189                          

 Removal time                                           -0.063       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.819                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/CLK (GTP_DFF_PE)
Endpoint    : txd (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 i_clk_50                                                0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.000       0.000         i_clk_50         
                                                                                   i_clk_50_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       i_clk_50_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.980       3.006         nt_i_clk_50      
                                                                                   Pll_50mhz/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.069       3.075 r       Pll_50mhz/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1083)     3.114       6.189         clk_50           
                                                                           r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/CLK (GTP_DFF_PE)

                                   tco                   0.191       6.380 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.000       6.380         nt_txd           
                                                                                   txd_obuf/I (GTP_OUTBUF)
                                   td                    3.201       9.581 r       txd_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.581         txd              
 txd                                                                       r       txd (port)       

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 3.392ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/P (GTP_DFF_P)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fpga_rst_n                                              0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.000       0.000         fpga_rst_n       
                                                                                   fpga_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       fpga_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        2.188       3.214         nt_fpga_rst_n    
                                                                                   LinkMain/MAC_10G/reset_pro_top/N2_3/I0 (GTP_LUT3)
                                   td                    0.104       3.318 f       LinkMain/MAC_10G/reset_pro_top/N2_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.370       3.688         LinkMain/MAC_10G/reset_pro_top/N2
                                                                           f       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/P (GTP_DFF_P)

 Data arrival time                                                   3.688         Logic Levels: 2  
                                                                                   Logic: 1.130ns(30.640%), Route: 2.558ns(69.360%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/P (GTP_DFF_P)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fpga_rst_n                                              0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.000       0.000         fpga_rst_n       
                                                                                   fpga_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.026       1.026 r       fpga_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        2.188       3.214         nt_fpga_rst_n    
                                                                                   LinkMain/MAC_10G/reset_pro_top/N2_3/I0 (GTP_LUT3)
                                   td                    0.104       3.318 f       LinkMain/MAC_10G/reset_pro_top/N2_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.370       3.688         LinkMain/MAC_10G/reset_pro_top/N2
                                                                           f       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1/P (GTP_DFF_P)

 Data arrival time                                                   3.688         Logic Levels: 2  
                                                                                   Logic: 1.130ns(30.640%), Route: 2.558ns(69.360%)
====================================================================================================

====================================================================================================

Startpoint  : rxd (port)
Endpoint    : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/D (GTP_DFF_P)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rxd                                                     0.000       0.000 f       rxd (port)       
                                   net (fanout=1)        0.000       0.000         rxd              
                                                                                   rxd_ibuf/I (GTP_INBUF)
                                   td                    0.921       0.921 f       rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.921         nt_rxd           
                                                                           f       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/D (GTP_DFF_P)

 Data arrival time                                                   0.921         Logic Levels: 1  
                                                                                   Logic: 0.921ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/P (GTP_DFF_P)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fpga_rst_n                                              0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.000       0.000         fpga_rst_n       
                                                                                   fpga_rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.921       0.921 f       fpga_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        0.000       0.921         nt_fpga_rst_n    
                                                                                   LinkMain/Reg_bridge/N28_inv_1/I (GTP_INV)
                                   td                    0.000       0.921 r       LinkMain/Reg_bridge/N28_inv_1/Z (GTP_INV)
                                   net (fanout=19)       2.188       3.109         LinkMain/Reg_bridge/N28_inv_1
                                                                           r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/P (GTP_DFF_P)

 Data arrival time                                                   3.109         Logic Levels: 2  
                                                                                   Logic: 0.921ns(29.624%), Route: 2.188ns(70.376%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1/P (GTP_DFF_P)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fpga_rst_n                                              0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.000       0.000         fpga_rst_n       
                                                                                   fpga_rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.921       0.921 f       fpga_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        0.000       0.921         nt_fpga_rst_n    
                                                                                   LinkMain/Reg_bridge/N28_inv_1/I (GTP_INV)
                                   td                    0.000       0.921 r       LinkMain/Reg_bridge/N28_inv_1/Z (GTP_INV)
                                   net (fanout=19)       2.188       3.109         LinkMain/Reg_bridge/N28_inv_1
                                                                           r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1/P (GTP_DFF_P)

 Data arrival time                                                   3.109         Logic Levels: 2  
                                                                                   Logic: 0.921ns(29.624%), Route: 2.188ns(70.376%)
====================================================================================================

{o_p_clk2core_tx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width                          LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
 2.428       3.200           0.772           Low Pulse Width                           LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
 3.000       3.200           0.200           High Pulse Width                          LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK
====================================================================================================

{o_p_clk2core_rx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width                          LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 2.428       3.200           0.772           Low Pulse Width                           LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 3.000       3.200           0.200           High Pulse Width                          LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld/CLK
====================================================================================================

{usclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width                          LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 2.428       3.200           0.772           Low Pulse Width                           LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA
 2.428       3.200           0.772           High Pulse Width                          LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB
====================================================================================================

{clk_50} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/CLK
 9.800       10.000          0.200           Low Pulse Width                           LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/CLK
 9.800       10.000          0.200           High Pulse Width                          LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | G:/Current_Pango/TenGigTest/compile/Main_comp.adf               
|            | G:/Current_Pango/TenGigTest/source/ConstrainMain.fdc            
| Output     | G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf             
|            | G:/Current_Pango/TenGigTest/synthesize/Main_syn.vm              
|            | G:/Current_Pango/TenGigTest/synthesize/Main_controlsets.txt     
|            | G:/Current_Pango/TenGigTest/synthesize/Main_exception.snr       
|            | G:/Current_Pango/TenGigTest/synthesize/Main_syn.netlist         
|            | G:/Current_Pango/TenGigTest/synthesize/snr.db                   
|            | G:/Current_Pango/TenGigTest/synthesize/Main.snr                 
+-------------------------------------------------------------------------------+


Flow Command: synthesize -dir {D:/Pango/PDS_2023.2-SP1/syn/bin/synplify_pro.exe} -selected_syn_tool_opt 2 
Peak memory: 580 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:11s
