$date
	Sat Oct 22 19:57:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#579992
b1001 !
1"
#579994
b1001 &
b1001 %
1$
#579995
0"
#579998
b11100 &
b11100 %
#580002
b1110 &
b1110 %
#580006
b111 &
b111 %
#580010
b10110 &
b10110 %
#580014
b1011 &
b1011 %
#580018
b100010 &
b100010 %
#580022
b10001 &
b10001 %
#580026
b110100 &
b110100 %
#580030
b11010 &
b11010 %
#580034
b1101 &
b1101 %
#580038
b101000 &
b101000 %
#580042
b10100 &
b10100 %
#580046
b1010 &
b1010 %
#580050
b101 &
b101 %
#580054
b10000 &
b10000 %
#580058
b1000 &
b1000 %
#580062
b100 &
b100 %
#580066
b10 &
b10 %
#580070
b1 &
1#
b1 %
#580074
b0 &
b0 %
0#
0$
#1571650
b1010 &
b1010 %
1$
b1010 !
1"
#1571651
0"
#1571654
b101 &
b101 %
#1571658
b10000 &
b10000 %
#1571662
b1000 &
b1000 %
#1571666
b100 &
b100 %
#1571670
b10 &
b10 %
#1571674
b1 &
b1 %
1#
#1571678
b0 &
0#
b0 %
0$
#2550885
b1100 !
1"
#2550886
b1100 &
b1100 %
1$
#2550887
0"
#2550890
b110 &
b110 %
#2550894
b11 &
b11 %
#2550898
b1010 &
b1010 %
#2550902
b101 &
b101 %
#2550906
b10000 &
b10000 %
#2550910
b1000 &
b1000 %
#2550914
b100 &
b100 %
#2550918
b10 &
b10 %
#2550922
b1 &
b1 %
1#
#2550926
b0 &
0#
b0 %
0$
#4500012
