
pressure_regulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054f4  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  080056e4  080056e4  000156e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080059e4  080059e4  000159e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080059ec  080059ec  000159ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080059f0  080059f0  000159f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000228  20000000  080059f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000051e4  20000228  08005c1c  00020228  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2000540c  08005c1c  0002540c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023533  00000000  00000000  00020251  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005140  00000000  00000000  00043784  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008870  00000000  00000000  000488c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e40  00000000  00000000  00051138  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001268  00000000  00000000  00051f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009cc4  00000000  00000000  000531e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000051ef  00000000  00000000  0005cea4  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00062093  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ef8  00000000  00000000  00062110  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000228 	.word	0x20000228
 800020c:	00000000 	.word	0x00000000
 8000210:	080056cc 	.word	0x080056cc

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000022c 	.word	0x2000022c
 800022c:	080056cc 	.word	0x080056cc

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_llsr>:
 8000240:	40d0      	lsrs	r0, r2
 8000242:	1c0b      	adds	r3, r1, #0
 8000244:	40d1      	lsrs	r1, r2
 8000246:	469c      	mov	ip, r3
 8000248:	3a20      	subs	r2, #32
 800024a:	40d3      	lsrs	r3, r2
 800024c:	4318      	orrs	r0, r3
 800024e:	4252      	negs	r2, r2
 8000250:	4663      	mov	r3, ip
 8000252:	4093      	lsls	r3, r2
 8000254:	4318      	orrs	r0, r3
 8000256:	4770      	bx	lr

08000258 <__aeabi_uldivmod>:
 8000258:	b953      	cbnz	r3, 8000270 <__aeabi_uldivmod+0x18>
 800025a:	b94a      	cbnz	r2, 8000270 <__aeabi_uldivmod+0x18>
 800025c:	2900      	cmp	r1, #0
 800025e:	bf08      	it	eq
 8000260:	2800      	cmpeq	r0, #0
 8000262:	bf1c      	itt	ne
 8000264:	f04f 31ff 	movne.w	r1, #4294967295
 8000268:	f04f 30ff 	movne.w	r0, #4294967295
 800026c:	f000 b97a 	b.w	8000564 <__aeabi_idiv0>
 8000270:	f1ad 0c08 	sub.w	ip, sp, #8
 8000274:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000278:	f000 f806 	bl	8000288 <__udivmoddi4>
 800027c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000280:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000284:	b004      	add	sp, #16
 8000286:	4770      	bx	lr

08000288 <__udivmoddi4>:
 8000288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800028c:	468c      	mov	ip, r1
 800028e:	460e      	mov	r6, r1
 8000290:	4604      	mov	r4, r0
 8000292:	9d08      	ldr	r5, [sp, #32]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d150      	bne.n	800033a <__udivmoddi4+0xb2>
 8000298:	428a      	cmp	r2, r1
 800029a:	4617      	mov	r7, r2
 800029c:	d96c      	bls.n	8000378 <__udivmoddi4+0xf0>
 800029e:	fab2 fe82 	clz	lr, r2
 80002a2:	f1be 0f00 	cmp.w	lr, #0
 80002a6:	d00b      	beq.n	80002c0 <__udivmoddi4+0x38>
 80002a8:	f1ce 0c20 	rsb	ip, lr, #32
 80002ac:	fa01 f60e 	lsl.w	r6, r1, lr
 80002b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002b4:	fa02 f70e 	lsl.w	r7, r2, lr
 80002b8:	ea4c 0c06 	orr.w	ip, ip, r6
 80002bc:	fa00 f40e 	lsl.w	r4, r0, lr
 80002c0:	0c3a      	lsrs	r2, r7, #16
 80002c2:	fbbc f9f2 	udiv	r9, ip, r2
 80002c6:	b2bb      	uxth	r3, r7
 80002c8:	fb02 cc19 	mls	ip, r2, r9, ip
 80002cc:	fb09 fa03 	mul.w	sl, r9, r3
 80002d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80002d4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80002d8:	45b2      	cmp	sl, r6
 80002da:	d90a      	bls.n	80002f2 <__udivmoddi4+0x6a>
 80002dc:	19f6      	adds	r6, r6, r7
 80002de:	f109 31ff 	add.w	r1, r9, #4294967295
 80002e2:	f080 8125 	bcs.w	8000530 <__udivmoddi4+0x2a8>
 80002e6:	45b2      	cmp	sl, r6
 80002e8:	f240 8122 	bls.w	8000530 <__udivmoddi4+0x2a8>
 80002ec:	f1a9 0902 	sub.w	r9, r9, #2
 80002f0:	443e      	add	r6, r7
 80002f2:	eba6 060a 	sub.w	r6, r6, sl
 80002f6:	fbb6 f0f2 	udiv	r0, r6, r2
 80002fa:	fb02 6610 	mls	r6, r2, r0, r6
 80002fe:	fb00 f303 	mul.w	r3, r0, r3
 8000302:	b2a4      	uxth	r4, r4
 8000304:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000308:	42a3      	cmp	r3, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x98>
 800030c:	19e4      	adds	r4, r4, r7
 800030e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000312:	f080 810b 	bcs.w	800052c <__udivmoddi4+0x2a4>
 8000316:	42a3      	cmp	r3, r4
 8000318:	f240 8108 	bls.w	800052c <__udivmoddi4+0x2a4>
 800031c:	3802      	subs	r0, #2
 800031e:	443c      	add	r4, r7
 8000320:	2100      	movs	r1, #0
 8000322:	1ae4      	subs	r4, r4, r3
 8000324:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000328:	2d00      	cmp	r5, #0
 800032a:	d062      	beq.n	80003f2 <__udivmoddi4+0x16a>
 800032c:	2300      	movs	r3, #0
 800032e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000332:	602c      	str	r4, [r5, #0]
 8000334:	606b      	str	r3, [r5, #4]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d907      	bls.n	800034e <__udivmoddi4+0xc6>
 800033e:	2d00      	cmp	r5, #0
 8000340:	d055      	beq.n	80003ee <__udivmoddi4+0x166>
 8000342:	2100      	movs	r1, #0
 8000344:	e885 0041 	stmia.w	r5, {r0, r6}
 8000348:	4608      	mov	r0, r1
 800034a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	f040 808f 	bne.w	8000476 <__udivmoddi4+0x1ee>
 8000358:	42b3      	cmp	r3, r6
 800035a:	d302      	bcc.n	8000362 <__udivmoddi4+0xda>
 800035c:	4282      	cmp	r2, r0
 800035e:	f200 80fc 	bhi.w	800055a <__udivmoddi4+0x2d2>
 8000362:	1a84      	subs	r4, r0, r2
 8000364:	eb66 0603 	sbc.w	r6, r6, r3
 8000368:	2001      	movs	r0, #1
 800036a:	46b4      	mov	ip, r6
 800036c:	2d00      	cmp	r5, #0
 800036e:	d040      	beq.n	80003f2 <__udivmoddi4+0x16a>
 8000370:	e885 1010 	stmia.w	r5, {r4, ip}
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	b912      	cbnz	r2, 8000380 <__udivmoddi4+0xf8>
 800037a:	2701      	movs	r7, #1
 800037c:	fbb7 f7f2 	udiv	r7, r7, r2
 8000380:	fab7 fe87 	clz	lr, r7
 8000384:	f1be 0f00 	cmp.w	lr, #0
 8000388:	d135      	bne.n	80003f6 <__udivmoddi4+0x16e>
 800038a:	2101      	movs	r1, #1
 800038c:	1bf6      	subs	r6, r6, r7
 800038e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000392:	fa1f f887 	uxth.w	r8, r7
 8000396:	fbb6 f2fc 	udiv	r2, r6, ip
 800039a:	fb0c 6612 	mls	r6, ip, r2, r6
 800039e:	fb08 f002 	mul.w	r0, r8, r2
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80003a8:	42b0      	cmp	r0, r6
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x134>
 80003ac:	19f6      	adds	r6, r6, r7
 80003ae:	f102 33ff 	add.w	r3, r2, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x132>
 80003b4:	42b0      	cmp	r0, r6
 80003b6:	f200 80d2 	bhi.w	800055e <__udivmoddi4+0x2d6>
 80003ba:	461a      	mov	r2, r3
 80003bc:	1a36      	subs	r6, r6, r0
 80003be:	fbb6 f0fc 	udiv	r0, r6, ip
 80003c2:	fb0c 6610 	mls	r6, ip, r0, r6
 80003c6:	fb08 f800 	mul.w	r8, r8, r0
 80003ca:	b2a3      	uxth	r3, r4
 80003cc:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80003d0:	45a0      	cmp	r8, r4
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x15c>
 80003d4:	19e4      	adds	r4, r4, r7
 80003d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x15a>
 80003dc:	45a0      	cmp	r8, r4
 80003de:	f200 80b9 	bhi.w	8000554 <__udivmoddi4+0x2cc>
 80003e2:	4618      	mov	r0, r3
 80003e4:	eba4 0408 	sub.w	r4, r4, r8
 80003e8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003ec:	e79c      	b.n	8000328 <__udivmoddi4+0xa0>
 80003ee:	4629      	mov	r1, r5
 80003f0:	4628      	mov	r0, r5
 80003f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003fa:	f1ce 0320 	rsb	r3, lr, #32
 80003fe:	fa26 f203 	lsr.w	r2, r6, r3
 8000402:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000406:	fbb2 f1fc 	udiv	r1, r2, ip
 800040a:	fa1f f887 	uxth.w	r8, r7
 800040e:	fb0c 2211 	mls	r2, ip, r1, r2
 8000412:	fa06 f60e 	lsl.w	r6, r6, lr
 8000416:	fa20 f303 	lsr.w	r3, r0, r3
 800041a:	fb01 f908 	mul.w	r9, r1, r8
 800041e:	4333      	orrs	r3, r6
 8000420:	0c1e      	lsrs	r6, r3, #16
 8000422:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000426:	45b1      	cmp	r9, r6
 8000428:	fa00 f40e 	lsl.w	r4, r0, lr
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x1ba>
 800042e:	19f6      	adds	r6, r6, r7
 8000430:	f101 32ff 	add.w	r2, r1, #4294967295
 8000434:	f080 808c 	bcs.w	8000550 <__udivmoddi4+0x2c8>
 8000438:	45b1      	cmp	r9, r6
 800043a:	f240 8089 	bls.w	8000550 <__udivmoddi4+0x2c8>
 800043e:	3902      	subs	r1, #2
 8000440:	443e      	add	r6, r7
 8000442:	eba6 0609 	sub.w	r6, r6, r9
 8000446:	fbb6 f0fc 	udiv	r0, r6, ip
 800044a:	fb0c 6210 	mls	r2, ip, r0, r6
 800044e:	fb00 f908 	mul.w	r9, r0, r8
 8000452:	b29e      	uxth	r6, r3
 8000454:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000458:	45b1      	cmp	r9, r6
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x1e4>
 800045c:	19f6      	adds	r6, r6, r7
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d271      	bcs.n	8000548 <__udivmoddi4+0x2c0>
 8000464:	45b1      	cmp	r9, r6
 8000466:	d96f      	bls.n	8000548 <__udivmoddi4+0x2c0>
 8000468:	3802      	subs	r0, #2
 800046a:	443e      	add	r6, r7
 800046c:	eba6 0609 	sub.w	r6, r6, r9
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	e78f      	b.n	8000396 <__udivmoddi4+0x10e>
 8000476:	f1c1 0720 	rsb	r7, r1, #32
 800047a:	fa22 f807 	lsr.w	r8, r2, r7
 800047e:	408b      	lsls	r3, r1
 8000480:	ea48 0303 	orr.w	r3, r8, r3
 8000484:	fa26 f407 	lsr.w	r4, r6, r7
 8000488:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800048c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000490:	fa1f fc83 	uxth.w	ip, r3
 8000494:	fb0e 4419 	mls	r4, lr, r9, r4
 8000498:	408e      	lsls	r6, r1
 800049a:	fa20 f807 	lsr.w	r8, r0, r7
 800049e:	fb09 fa0c 	mul.w	sl, r9, ip
 80004a2:	ea48 0806 	orr.w	r8, r8, r6
 80004a6:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80004aa:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80004ae:	45a2      	cmp	sl, r4
 80004b0:	fa02 f201 	lsl.w	r2, r2, r1
 80004b4:	fa00 f601 	lsl.w	r6, r0, r1
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x244>
 80004ba:	18e4      	adds	r4, r4, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	d244      	bcs.n	800054c <__udivmoddi4+0x2c4>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d942      	bls.n	800054c <__udivmoddi4+0x2c4>
 80004c6:	f1a9 0902 	sub.w	r9, r9, #2
 80004ca:	441c      	add	r4, r3
 80004cc:	eba4 040a 	sub.w	r4, r4, sl
 80004d0:	fbb4 f0fe 	udiv	r0, r4, lr
 80004d4:	fb0e 4410 	mls	r4, lr, r0, r4
 80004d8:	fb00 fc0c 	mul.w	ip, r0, ip
 80004dc:	fa1f f888 	uxth.w	r8, r8
 80004e0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004e4:	45a4      	cmp	ip, r4
 80004e6:	d907      	bls.n	80004f8 <__udivmoddi4+0x270>
 80004e8:	18e4      	adds	r4, r4, r3
 80004ea:	f100 3eff 	add.w	lr, r0, #4294967295
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2bc>
 80004f0:	45a4      	cmp	ip, r4
 80004f2:	d927      	bls.n	8000544 <__udivmoddi4+0x2bc>
 80004f4:	3802      	subs	r0, #2
 80004f6:	441c      	add	r4, r3
 80004f8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fc:	fba0 8902 	umull	r8, r9, r0, r2
 8000500:	eba4 0c0c 	sub.w	ip, r4, ip
 8000504:	45cc      	cmp	ip, r9
 8000506:	46c2      	mov	sl, r8
 8000508:	46ce      	mov	lr, r9
 800050a:	d315      	bcc.n	8000538 <__udivmoddi4+0x2b0>
 800050c:	d012      	beq.n	8000534 <__udivmoddi4+0x2ac>
 800050e:	b155      	cbz	r5, 8000526 <__udivmoddi4+0x29e>
 8000510:	ebb6 030a 	subs.w	r3, r6, sl
 8000514:	eb6c 060e 	sbc.w	r6, ip, lr
 8000518:	fa06 f707 	lsl.w	r7, r6, r7
 800051c:	40cb      	lsrs	r3, r1
 800051e:	431f      	orrs	r7, r3
 8000520:	40ce      	lsrs	r6, r1
 8000522:	602f      	str	r7, [r5, #0]
 8000524:	606e      	str	r6, [r5, #4]
 8000526:	2100      	movs	r1, #0
 8000528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052c:	4610      	mov	r0, r2
 800052e:	e6f7      	b.n	8000320 <__udivmoddi4+0x98>
 8000530:	4689      	mov	r9, r1
 8000532:	e6de      	b.n	80002f2 <__udivmoddi4+0x6a>
 8000534:	4546      	cmp	r6, r8
 8000536:	d2ea      	bcs.n	800050e <__udivmoddi4+0x286>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 0e03 	sbc.w	lr, r9, r3
 8000540:	3801      	subs	r0, #1
 8000542:	e7e4      	b.n	800050e <__udivmoddi4+0x286>
 8000544:	4670      	mov	r0, lr
 8000546:	e7d7      	b.n	80004f8 <__udivmoddi4+0x270>
 8000548:	4618      	mov	r0, r3
 800054a:	e78f      	b.n	800046c <__udivmoddi4+0x1e4>
 800054c:	4681      	mov	r9, r0
 800054e:	e7bd      	b.n	80004cc <__udivmoddi4+0x244>
 8000550:	4611      	mov	r1, r2
 8000552:	e776      	b.n	8000442 <__udivmoddi4+0x1ba>
 8000554:	3802      	subs	r0, #2
 8000556:	443c      	add	r4, r7
 8000558:	e744      	b.n	80003e4 <__udivmoddi4+0x15c>
 800055a:	4608      	mov	r0, r1
 800055c:	e706      	b.n	800036c <__udivmoddi4+0xe4>
 800055e:	3a02      	subs	r2, #2
 8000560:	443e      	add	r6, r7
 8000562:	e72b      	b.n	80003bc <__udivmoddi4+0x134>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000568:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <HAL_InitTick+0x3c>)
{
 800056c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056e:	7818      	ldrb	r0, [r3, #0]
 8000570:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000574:	fbb3 f3f0 	udiv	r3, r3, r0
 8000578:	4a0b      	ldr	r2, [pc, #44]	; (80005a8 <HAL_InitTick+0x40>)
 800057a:	6810      	ldr	r0, [r2, #0]
 800057c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000580:	f000 fb56 	bl	8000c30 <HAL_SYSTICK_Config>
 8000584:	4604      	mov	r4, r0
 8000586:	b958      	cbnz	r0, 80005a0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000588:	2d0f      	cmp	r5, #15
 800058a:	d809      	bhi.n	80005a0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	4602      	mov	r2, r0
 800058e:	4629      	mov	r1, r5
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 fb0c 	bl	8000bb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <HAL_InitTick+0x44>)
 800059a:	4620      	mov	r0, r4
 800059c:	601d      	str	r5, [r3, #0]
 800059e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005a0:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005a2:	bd38      	pop	{r3, r4, r5, pc}
 80005a4:	20000000 	.word	0x20000000
 80005a8:	20000054 	.word	0x20000054
 80005ac:	20000004 	.word	0x20000004

080005b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x20>)
{
 80005b2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b8:	f043 0310 	orr.w	r3, r3, #16
 80005bc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005be:	f000 fae5 	bl	8000b8c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005c2:	200f      	movs	r0, #15
 80005c4:	f7ff ffd0 	bl	8000568 <HAL_InitTick>
  HAL_MspInit();
 80005c8:	f003 fcf8 	bl	8003fbc <HAL_MspInit>
}
 80005cc:	2000      	movs	r0, #0
 80005ce:	bd08      	pop	{r3, pc}
 80005d0:	40022000 	.word	0x40022000

080005d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005d4:	4a03      	ldr	r2, [pc, #12]	; (80005e4 <HAL_IncTick+0x10>)
 80005d6:	4b04      	ldr	r3, [pc, #16]	; (80005e8 <HAL_IncTick+0x14>)
 80005d8:	6811      	ldr	r1, [r2, #0]
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	440b      	add	r3, r1
 80005de:	6013      	str	r3, [r2, #0]
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20005288 	.word	0x20005288
 80005e8:	20000000 	.word	0x20000000

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20005288 	.word	0x20005288

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
 80005fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005fc:	f7ff fff6 	bl	80005ec <HAL_GetTick>
 8000600:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000602:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000604:	bf1e      	ittt	ne
 8000606:	4b04      	ldrne	r3, [pc, #16]	; (8000618 <HAL_Delay+0x20>)
 8000608:	781b      	ldrbne	r3, [r3, #0]
 800060a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800060c:	f7ff ffee 	bl	80005ec <HAL_GetTick>
 8000610:	1b40      	subs	r0, r0, r5
 8000612:	4284      	cmp	r4, r0
 8000614:	d8fa      	bhi.n	800060c <HAL_Delay+0x14>
  {
  }
}
 8000616:	bd38      	pop	{r3, r4, r5, pc}
 8000618:	20000000 	.word	0x20000000

0800061c <HAL_GetUID>:
  * @param UID pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_GetUID+0x14>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	6003      	str	r3, [r0, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8000622:	4b04      	ldr	r3, [pc, #16]	; (8000634 <HAL_GetUID+0x18>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6043      	str	r3, [r0, #4]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <HAL_GetUID+0x1c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	6083      	str	r3, [r0, #8]
 800062e:	4770      	bx	lr
 8000630:	1ffff7e8 	.word	0x1ffff7e8
 8000634:	1ffff7ec 	.word	0x1ffff7ec
 8000638:	1ffff7f0 	.word	0x1ffff7f0

0800063c <HAL_ADC_ConvCpltCallback>:
 800063c:	4770      	bx	lr

0800063e <HAL_ADC_LevelOutOfWindowCallback>:
 800063e:	4770      	bx	lr

08000640 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000640:	6803      	ldr	r3, [r0, #0]
{
 8000642:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000644:	685a      	ldr	r2, [r3, #4]
{
 8000646:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000648:	0690      	lsls	r0, r2, #26
 800064a:	d527      	bpl.n	800069c <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	0791      	lsls	r1, r2, #30
 8000650:	d524      	bpl.n	800069c <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000652:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000654:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000656:	bf5e      	ittt	pl
 8000658:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800065a:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800065e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000660:	689a      	ldr	r2, [r3, #8]
 8000662:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000666:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800066a:	d110      	bne.n	800068e <HAL_ADC_IRQHandler+0x4e>
 800066c:	68e2      	ldr	r2, [r4, #12]
 800066e:	b972      	cbnz	r2, 800068e <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	f022 0220 	bic.w	r2, r2, #32
 8000676:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000678:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800067a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800067e:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000680:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000682:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000684:	bf5e      	ittt	pl
 8000686:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000688:	f043 0301 	orrpl.w	r3, r3, #1
 800068c:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 800068e:	4620      	mov	r0, r4
 8000690:	f7ff ffd4 	bl	800063c <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000694:	f06f 0212 	mvn.w	r2, #18
 8000698:	6823      	ldr	r3, [r4, #0]
 800069a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800069c:	6823      	ldr	r3, [r4, #0]
 800069e:	685a      	ldr	r2, [r3, #4]
 80006a0:	0610      	lsls	r0, r2, #24
 80006a2:	d530      	bpl.n	8000706 <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	0751      	lsls	r1, r2, #29
 80006a8:	d52d      	bpl.n	8000706 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006ac:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80006ae:	bf5e      	ittt	pl
 80006b0:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80006b2:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80006b6:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006b8:	689a      	ldr	r2, [r3, #8]
 80006ba:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80006be:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80006c2:	d00a      	beq.n	80006da <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006c4:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006c6:	0550      	lsls	r0, r2, #21
 80006c8:	d416      	bmi.n	80006f8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006ca:	689a      	ldr	r2, [r3, #8]
 80006cc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006d0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80006d4:	d110      	bne.n	80006f8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006d6:	68e2      	ldr	r2, [r4, #12]
 80006d8:	b972      	cbnz	r2, 80006f8 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80006da:	685a      	ldr	r2, [r3, #4]
 80006dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80006e0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80006e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80006e8:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80006ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006ec:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006ee:	bf5e      	ittt	pl
 80006f0:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80006f2:	f043 0301 	orrpl.w	r3, r3, #1
 80006f6:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80006f8:	4620      	mov	r0, r4
 80006fa:	f003 fa9b 	bl	8003c34 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80006fe:	f06f 020c 	mvn.w	r2, #12
 8000702:	6823      	ldr	r3, [r4, #0]
 8000704:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000706:	6823      	ldr	r3, [r4, #0]
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	0652      	lsls	r2, r2, #25
 800070c:	d50d      	bpl.n	800072a <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	07db      	lsls	r3, r3, #31
 8000712:	d50a      	bpl.n	800072a <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000714:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000716:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800071c:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800071e:	f7ff ff8e 	bl	800063e <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000722:	f06f 0201 	mvn.w	r2, #1
 8000726:	6823      	ldr	r3, [r4, #0]
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	bd10      	pop	{r4, pc}

0800072c <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800072c:	2300      	movs	r3, #0
{
 800072e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000730:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000732:	6803      	ldr	r3, [r0, #0]
{
 8000734:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	07d2      	lsls	r2, r2, #31
 800073a:	d502      	bpl.n	8000742 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800073c:	2000      	movs	r0, #0
}
 800073e:	b002      	add	sp, #8
 8000740:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000742:	689a      	ldr	r2, [r3, #8]
 8000744:	f042 0201 	orr.w	r2, r2, #1
 8000748:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <ADC_Enable+0x68>)
 800074c:	4a12      	ldr	r2, [pc, #72]	; (8000798 <ADC_Enable+0x6c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000754:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000756:	9b01      	ldr	r3, [sp, #4]
 8000758:	b9c3      	cbnz	r3, 800078c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800075a:	f7ff ff47 	bl	80005ec <HAL_GetTick>
 800075e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000760:	6823      	ldr	r3, [r4, #0]
 8000762:	689d      	ldr	r5, [r3, #8]
 8000764:	f015 0501 	ands.w	r5, r5, #1
 8000768:	d1e8      	bne.n	800073c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800076a:	f7ff ff3f 	bl	80005ec <HAL_GetTick>
 800076e:	1b80      	subs	r0, r0, r6
 8000770:	2802      	cmp	r0, #2
 8000772:	d9f5      	bls.n	8000760 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000774:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000776:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800077a:	f043 0310 	orr.w	r3, r3, #16
 800077e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000780:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000782:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800078a:	e7d8      	b.n	800073e <ADC_Enable+0x12>
      wait_loop_index--;
 800078c:	9b01      	ldr	r3, [sp, #4]
 800078e:	3b01      	subs	r3, #1
 8000790:	e7e0      	b.n	8000754 <ADC_Enable+0x28>
 8000792:	bf00      	nop
 8000794:	20000054 	.word	0x20000054
 8000798:	000f4240 	.word	0x000f4240

0800079c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800079c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800079e:	6803      	ldr	r3, [r0, #0]
{
 80007a0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80007a2:	689a      	ldr	r2, [r3, #8]
 80007a4:	07d2      	lsls	r2, r2, #31
 80007a6:	d401      	bmi.n	80007ac <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80007a8:	2000      	movs	r0, #0
 80007aa:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80007ac:	689a      	ldr	r2, [r3, #8]
 80007ae:	f022 0201 	bic.w	r2, r2, #1
 80007b2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80007b4:	f7ff ff1a 	bl	80005ec <HAL_GetTick>
 80007b8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80007ba:	6823      	ldr	r3, [r4, #0]
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	07db      	lsls	r3, r3, #31
 80007c0:	d5f2      	bpl.n	80007a8 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80007c2:	f7ff ff13 	bl	80005ec <HAL_GetTick>
 80007c6:	1b40      	subs	r0, r0, r5
 80007c8:	2802      	cmp	r0, #2
 80007ca:	d9f6      	bls.n	80007ba <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007ce:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007d0:	f043 0310 	orr.w	r3, r3, #16
 80007d4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80007de:	bd38      	pop	{r3, r4, r5, pc}

080007e0 <HAL_ADC_Init>:
{
 80007e0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80007e2:	4604      	mov	r4, r0
 80007e4:	2800      	cmp	r0, #0
 80007e6:	d071      	beq.n	80008cc <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80007e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80007ea:	b923      	cbnz	r3, 80007f6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80007ec:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80007ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80007f2:	f003 fc0b 	bl	800400c <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80007f6:	4620      	mov	r0, r4
 80007f8:	f7ff ffd0 	bl	800079c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007fe:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000802:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000804:	d164      	bne.n	80008d0 <HAL_ADC_Init+0xf0>
 8000806:	2800      	cmp	r0, #0
 8000808:	d162      	bne.n	80008d0 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800080a:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 800080c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000810:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800081a:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800081c:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800081e:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000820:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000822:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000826:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800082a:	d038      	beq.n	800089e <HAL_ADC_Init+0xbe>
 800082c:	2901      	cmp	r1, #1
 800082e:	bf14      	ite	ne
 8000830:	4606      	movne	r6, r0
 8000832:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000836:	6965      	ldr	r5, [r4, #20]
 8000838:	2d01      	cmp	r5, #1
 800083a:	d107      	bne.n	800084c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800083c:	2b00      	cmp	r3, #0
 800083e:	d130      	bne.n	80008a2 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000840:	69a3      	ldr	r3, [r4, #24]
 8000842:	3b01      	subs	r3, #1
 8000844:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000848:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800084c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800084e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000852:	685d      	ldr	r5, [r3, #4]
 8000854:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000858:	ea45 0506 	orr.w	r5, r5, r6
 800085c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800085e:	689e      	ldr	r6, [r3, #8]
 8000860:	4d1d      	ldr	r5, [pc, #116]	; (80008d8 <HAL_ADC_Init+0xf8>)
 8000862:	ea05 0506 	and.w	r5, r5, r6
 8000866:	ea45 0502 	orr.w	r5, r5, r2
 800086a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800086c:	d001      	beq.n	8000872 <HAL_ADC_Init+0x92>
 800086e:	2901      	cmp	r1, #1
 8000870:	d120      	bne.n	80008b4 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000872:	6921      	ldr	r1, [r4, #16]
 8000874:	3901      	subs	r1, #1
 8000876:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000878:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800087a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800087e:	4329      	orrs	r1, r5
 8000880:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000882:	6899      	ldr	r1, [r3, #8]
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <HAL_ADC_Init+0xfc>)
 8000886:	400b      	ands	r3, r1
 8000888:	429a      	cmp	r2, r3
 800088a:	d115      	bne.n	80008b8 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 800088c:	2300      	movs	r3, #0
 800088e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000890:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000892:	f023 0303 	bic.w	r3, r3, #3
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	62a3      	str	r3, [r4, #40]	; 0x28
 800089c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800089e:	460e      	mov	r6, r1
 80008a0:	e7c9      	b.n	8000836 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80008a4:	f043 0320 	orr.w	r3, r3, #32
 80008a8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80008b2:	e7cb      	b.n	800084c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80008b4:	2100      	movs	r1, #0
 80008b6:	e7df      	b.n	8000878 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80008b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80008ba:	f023 0312 	bic.w	r3, r3, #18
 80008be:	f043 0310 	orr.w	r3, r3, #16
 80008c2:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008c6:	f043 0301 	orr.w	r3, r3, #1
 80008ca:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80008cc:	2001      	movs	r0, #1
}
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008d0:	f043 0310 	orr.w	r3, r3, #16
 80008d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80008d6:	e7f9      	b.n	80008cc <HAL_ADC_Init+0xec>
 80008d8:	ffe1f7fd 	.word	0xffe1f7fd
 80008dc:	ff1f0efe 	.word	0xff1f0efe

080008e0 <HAL_ADCEx_InjectedStart_IT>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008e0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80008e4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80008e6:	2b01      	cmp	r3, #1
{
 80008e8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80008ea:	d04e      	beq.n	800098a <HAL_ADCEx_InjectedStart_IT+0xaa>
 80008ec:	2301      	movs	r3, #1
 80008ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80008f2:	f7ff ff1b 	bl	800072c <ADC_Enable>
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80008f6:	2800      	cmp	r0, #0
 80008f8:	d143      	bne.n	8000982 <HAL_ADCEx_InjectedStart_IT+0xa2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 80008fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80008fc:	4a24      	ldr	r2, [pc, #144]	; (8000990 <HAL_ADCEx_InjectedStart_IT+0xb0>)
    ADC_STATE_CLR_SET(hadc->State,
 80008fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000902:	f023 0301 	bic.w	r3, r3, #1
 8000906:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800090a:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800090c:	6823      	ldr	r3, [r4, #0]
 800090e:	4293      	cmp	r3, r2
 8000910:	d105      	bne.n	800091e <HAL_ADCEx_InjectedStart_IT+0x3e>
 8000912:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000916:	6852      	ldr	r2, [r2, #4]
 8000918:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800091c:	d129      	bne.n	8000972 <HAL_ADCEx_InjectedStart_IT+0x92>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800091e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000920:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000924:	62a2      	str	r2, [r4, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000926:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000928:	f412 7280 	ands.w	r2, r2, #256	; 0x100
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800092c:	bf08      	it	eq
 800092e:	62e2      	streq	r2, [r4, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000930:	2200      	movs	r2, #0
 8000932:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8000936:	f06f 0204 	mvn.w	r2, #4
 800093a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800093c:	685a      	ldr	r2, [r3, #4]
 800093e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000942:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	0552      	lsls	r2, r2, #21
 8000948:	d420      	bmi.n	800098c <HAL_ADCEx_InjectedStart_IT+0xac>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800094a:	689a      	ldr	r2, [r3, #8]
 800094c:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000950:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000954:	d111      	bne.n	800097a <HAL_ADCEx_InjectedStart_IT+0x9a>
 8000956:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <HAL_ADCEx_InjectedStart_IT+0xb0>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d105      	bne.n	8000968 <HAL_ADCEx_InjectedStart_IT+0x88>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800095c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000960:	6852      	ldr	r2, [r2, #4]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8000962:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000966:	d108      	bne.n	800097a <HAL_ADCEx_InjectedStart_IT+0x9a>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000972:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000974:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000978:	e7d4      	b.n	8000924 <HAL_ADCEx_InjectedStart_IT+0x44>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 800097a:	689a      	ldr	r2, [r3, #8]
 800097c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000980:	e7f5      	b.n	800096e <HAL_ADCEx_InjectedStart_IT+0x8e>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000982:	2300      	movs	r3, #0
 8000984:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000988:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800098a:	2002      	movs	r0, #2
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800098c:	bd10      	pop	{r4, pc}
 800098e:	bf00      	nop
 8000990:	40012800 	.word	0x40012800

08000994 <HAL_ADCEx_InjectedGetValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8000994:	2903      	cmp	r1, #3
 8000996:	6803      	ldr	r3, [r0, #0]
 8000998:	d007      	beq.n	80009aa <HAL_ADCEx_InjectedGetValue+0x16>
 800099a:	2904      	cmp	r1, #4
 800099c:	d003      	beq.n	80009a6 <HAL_ADCEx_InjectedGetValue+0x12>
 800099e:	2902      	cmp	r1, #2
 80009a0:	d105      	bne.n	80009ae <HAL_ADCEx_InjectedGetValue+0x1a>
      break;
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
      break;
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80009a2:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 80009a4:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 80009a6:	6c98      	ldr	r0, [r3, #72]	; 0x48
      break;
 80009a8:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 80009aa:	6c58      	ldr	r0, [r3, #68]	; 0x44
      break;
 80009ac:	4770      	bx	lr
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80009ae:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
}
 80009b0:	4770      	bx	lr
	...

080009b4 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80009b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80009b6:	4602      	mov	r2, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80009b8:	2000      	movs	r0, #0
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80009ba:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
  __IO uint32_t wait_loop_index = 0U;
 80009be:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	f000 80d8 	beq.w	8000b76 <HAL_ADCEx_InjectedConfigChannel+0x1c2>
 80009c6:	2701      	movs	r7, #1
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009c8:	f8d2 e008 	ldr.w	lr, [r2, #8]
  __HAL_LOCK(hadc);
 80009cc:	f882 7024 	strb.w	r7, [r2, #36]	; 0x24
 80009d0:	684e      	ldr	r6, [r1, #4]
 80009d2:	6813      	ldr	r3, [r2, #0]
 80009d4:	680d      	ldr	r5, [r1, #0]
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80009d6:	f1be 0f00 	cmp.w	lr, #0
 80009da:	d17b      	bne.n	8000ad4 <HAL_ADCEx_InjectedConfigChannel+0x120>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80009dc:	42be      	cmp	r6, r7
 80009de:	d173      	bne.n	8000ac8 <HAL_ADCEx_InjectedConfigChannel+0x114>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009e0:	4670      	mov	r0, lr
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80009e2:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80009e4:	0da4      	lsrs	r4, r4, #22
 80009e6:	05a4      	lsls	r4, r4, #22
 80009e8:	ea44 34c5 	orr.w	r4, r4, r5, lsl #15
 80009ec:	639c      	str	r4, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80009ee:	689c      	ldr	r4, [r3, #8]
 80009f0:	07e4      	lsls	r4, r4, #31
 80009f2:	d407      	bmi.n	8000a04 <HAL_ADCEx_InjectedConfigChannel+0x50>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80009f4:	689c      	ldr	r4, [r3, #8]
 80009f6:	69cf      	ldr	r7, [r1, #28]
 80009f8:	f424 44e0 	bic.w	r4, r4, #28672	; 0x7000
 80009fc:	f024 0401 	bic.w	r4, r4, #1
 8000a00:	433c      	orrs	r4, r7
 8000a02:	609c      	str	r4, [r3, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8000a04:	698c      	ldr	r4, [r1, #24]
 8000a06:	2c01      	cmp	r4, #1
 8000a08:	d10d      	bne.n	8000a26 <HAL_ADCEx_InjectedConfigChannel+0x72>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8000a0a:	69cf      	ldr	r7, [r1, #28]
 8000a0c:	f5b7 4fe0 	cmp.w	r7, #28672	; 0x7000
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a10:	bf17      	itett	ne
 8000a12:	6a90      	ldrne	r0, [r2, #40]	; 0x28
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000a14:	685f      	ldreq	r7, [r3, #4]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a16:	f040 0020 	orrne.w	r0, r0, #32
 8000a1a:	6290      	strne	r0, [r2, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8000a1c:	bf12      	itee	ne
 8000a1e:	4620      	movne	r0, r4
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000a20:	f447 6780 	orreq.w	r7, r7, #1024	; 0x400
 8000a24:	605f      	streq	r7, [r3, #4]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8000a26:	694f      	ldr	r7, [r1, #20]
 8000a28:	2f01      	cmp	r7, #1
 8000a2a:	d105      	bne.n	8000a38 <HAL_ADCEx_InjectedConfigChannel+0x84>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8000a2c:	2c00      	cmp	r4, #0
 8000a2e:	d174      	bne.n	8000b1a <HAL_ADCEx_InjectedConfigChannel+0x166>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8000a30:	685c      	ldr	r4, [r3, #4]
 8000a32:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
 8000a36:	605c      	str	r4, [r3, #4]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8000a38:	2d09      	cmp	r5, #9
 8000a3a:	ea4f 0445 	mov.w	r4, r5, lsl #1
 8000a3e:	f8d1 e008 	ldr.w	lr, [r1, #8]
 8000a42:	d970      	bls.n	8000b26 <HAL_ADCEx_InjectedConfigChannel+0x172>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8000a44:	f04f 0c07 	mov.w	ip, #7
 8000a48:	442c      	add	r4, r5
 8000a4a:	68df      	ldr	r7, [r3, #12]
 8000a4c:	3c1e      	subs	r4, #30
 8000a4e:	fa0c fc04 	lsl.w	ip, ip, r4
 8000a52:	ea27 070c 	bic.w	r7, r7, ip
 8000a56:	fa0e f404 	lsl.w	r4, lr, r4
 8000a5a:	433c      	orrs	r4, r7
 8000a5c:	60dc      	str	r4, [r3, #12]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a5e:	f1a5 0410 	sub.w	r4, r5, #16
 8000a62:	2c01      	cmp	r4, #1
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a64:	bf98      	it	ls
 8000a66:	689f      	ldrls	r7, [r3, #8]
 8000a68:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8000b88 <HAL_ADCEx_InjectedConfigChannel+0x1d4>
 8000a6c:	bf9c      	itt	ls
 8000a6e:	f447 0700 	orrls.w	r7, r7, #8388608	; 0x800000
 8000a72:	609f      	strls	r7, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8000a74:	2e02      	cmp	r6, #2
 8000a76:	68cf      	ldr	r7, [r1, #12]
 8000a78:	d062      	beq.n	8000b40 <HAL_ADCEx_InjectedConfigChannel+0x18c>
 8000a7a:	2e03      	cmp	r6, #3
 8000a7c:	d066      	beq.n	8000b4c <HAL_ADCEx_InjectedConfigChannel+0x198>
 8000a7e:	2e01      	cmp	r6, #1
 8000a80:	d16a      	bne.n	8000b58 <HAL_ADCEx_InjectedConfigChannel+0x1a4>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8000a82:	6959      	ldr	r1, [r3, #20]
 8000a84:	ea01 010e 	and.w	r1, r1, lr
 8000a88:	4339      	orrs	r1, r7
 8000a8a:	6159      	str	r1, [r3, #20]
      break;
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a8c:	2c01      	cmp	r4, #1
 8000a8e:	d816      	bhi.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000a90:	493a      	ldr	r1, [pc, #232]	; (8000b7c <HAL_ADCEx_InjectedConfigChannel+0x1c8>)
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d169      	bne.n	8000b6a <HAL_ADCEx_InjectedConfigChannel+0x1b6>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000a96:	6899      	ldr	r1, [r3, #8]
 8000a98:	0209      	lsls	r1, r1, #8
 8000a9a:	d410      	bmi.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a9c:	6899      	ldr	r1, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8000a9e:	2d10      	cmp	r5, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000aa0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000aa4:	6099      	str	r1, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8000aa6:	d10a      	bne.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000aa8:	4b35      	ldr	r3, [pc, #212]	; (8000b80 <HAL_ADCEx_InjectedConfigChannel+0x1cc>)
 8000aaa:	4936      	ldr	r1, [pc, #216]	; (8000b84 <HAL_ADCEx_InjectedConfigChannel+0x1d0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	fbb3 f1f1 	udiv	r1, r3, r1
 8000ab2:	230a      	movs	r3, #10
 8000ab4:	434b      	muls	r3, r1
          while(wait_loop_index != 0U)
          {
            wait_loop_index--;
 8000ab6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000ab8:	9b01      	ldr	r3, [sp, #4]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d152      	bne.n	8000b64 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000abe:	2300      	movs	r3, #0
 8000ac0:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000ac4:	b003      	add	sp, #12
 8000ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ac8:	6a94      	ldr	r4, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000aca:	4638      	mov	r0, r7
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000acc:	f044 0420 	orr.w	r4, r4, #32
 8000ad0:	6294      	str	r4, [r2, #40]	; 0x28
 8000ad2:	e78c      	b.n	80009ee <HAL_ADCEx_InjectedConfigChannel+0x3a>
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8000ad4:	690f      	ldr	r7, [r1, #16]
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8000ad6:	f8d3 e038 	ldr.w	lr, [r3, #56]	; 0x38
 8000ada:	1bf4      	subs	r4, r6, r7
 8000adc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8000ae0:	42be      	cmp	r6, r7
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8000ae2:	f104 040f 	add.w	r4, r4, #15
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8000ae6:	d810      	bhi.n	8000b0a <HAL_ADCEx_InjectedConfigChannel+0x156>
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8000ae8:	f107 3cff 	add.w	ip, r7, #4294967295
 8000aec:	fa05 f704 	lsl.w	r7, r5, r4
 8000af0:	ea47 570c 	orr.w	r7, r7, ip, lsl #20
 8000af4:	f04f 0c1f 	mov.w	ip, #31
 8000af8:	fa0c f404 	lsl.w	r4, ip, r4
 8000afc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8000b00:	ea2e 0404 	bic.w	r4, lr, r4
 8000b04:	433c      	orrs	r4, r7
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8000b06:	639c      	str	r4, [r3, #56]	; 0x38
 8000b08:	e771      	b.n	80009ee <HAL_ADCEx_InjectedConfigChannel+0x3a>
 8000b0a:	271f      	movs	r7, #31
 8000b0c:	fa07 f404 	lsl.w	r4, r7, r4
 8000b10:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8000b14:	ea2e 0404 	bic.w	r4, lr, r4
 8000b18:	e7f5      	b.n	8000b06 <HAL_ADCEx_InjectedConfigChannel+0x152>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b1a:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8000b1c:	f040 0020 	orr.w	r0, r0, #32
 8000b20:	6290      	str	r0, [r2, #40]	; 0x28
        tmp_hal_status = HAL_ERROR;
 8000b22:	4638      	mov	r0, r7
 8000b24:	e788      	b.n	8000a38 <HAL_ADCEx_InjectedConfigChannel+0x84>
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8000b26:	f04f 0c07 	mov.w	ip, #7
 8000b2a:	691f      	ldr	r7, [r3, #16]
 8000b2c:	442c      	add	r4, r5
 8000b2e:	fa0c fc04 	lsl.w	ip, ip, r4
 8000b32:	ea27 070c 	bic.w	r7, r7, ip
 8000b36:	fa0e f404 	lsl.w	r4, lr, r4
 8000b3a:	433c      	orrs	r4, r7
 8000b3c:	611c      	str	r4, [r3, #16]
 8000b3e:	e78e      	b.n	8000a5e <HAL_ADCEx_InjectedConfigChannel+0xaa>
      MODIFY_REG(hadc->Instance->JOFR2,
 8000b40:	6999      	ldr	r1, [r3, #24]
 8000b42:	ea01 010e 	and.w	r1, r1, lr
 8000b46:	4339      	orrs	r1, r7
 8000b48:	6199      	str	r1, [r3, #24]
      break;
 8000b4a:	e79f      	b.n	8000a8c <HAL_ADCEx_InjectedConfigChannel+0xd8>
      MODIFY_REG(hadc->Instance->JOFR3,
 8000b4c:	69d9      	ldr	r1, [r3, #28]
 8000b4e:	ea01 010e 	and.w	r1, r1, lr
 8000b52:	4339      	orrs	r1, r7
 8000b54:	61d9      	str	r1, [r3, #28]
      break;
 8000b56:	e799      	b.n	8000a8c <HAL_ADCEx_InjectedConfigChannel+0xd8>
      MODIFY_REG(hadc->Instance->JOFR4,
 8000b58:	6a19      	ldr	r1, [r3, #32]
 8000b5a:	ea01 010e 	and.w	r1, r1, lr
 8000b5e:	4339      	orrs	r1, r7
 8000b60:	6219      	str	r1, [r3, #32]
      break;
 8000b62:	e793      	b.n	8000a8c <HAL_ADCEx_InjectedConfigChannel+0xd8>
            wait_loop_index--;
 8000b64:	9b01      	ldr	r3, [sp, #4]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	e7a5      	b.n	8000ab6 <HAL_ADCEx_InjectedConfigChannel+0x102>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b6a:	6a93      	ldr	r3, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000b6c:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b6e:	f043 0320 	orr.w	r3, r3, #32
 8000b72:	6293      	str	r3, [r2, #40]	; 0x28
 8000b74:	e7a3      	b.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
  __HAL_LOCK(hadc);
 8000b76:	2002      	movs	r0, #2
 8000b78:	e7a4      	b.n	8000ac4 <HAL_ADCEx_InjectedConfigChannel+0x110>
 8000b7a:	bf00      	nop
 8000b7c:	40012400 	.word	0x40012400
 8000b80:	20000054 	.word	0x20000054
 8000b84:	000f4240 	.word	0x000f4240
 8000b88:	fffff000 	.word	0xfffff000

08000b8c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b8c:	4a07      	ldr	r2, [pc, #28]	; (8000bac <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b8e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b90:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b92:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b96:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b9a:	041b      	lsls	r3, r3, #16
 8000b9c:	0c1b      	lsrs	r3, r3, #16
 8000b9e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000ba6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000ba8:	60d3      	str	r3, [r2, #12]
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb0:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bb2:	b530      	push	{r4, r5, lr}
 8000bb4:	68dc      	ldr	r4, [r3, #12]
 8000bb6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bc0:	2b04      	cmp	r3, #4
 8000bc2:	bf28      	it	cs
 8000bc4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bcc:	bf98      	it	ls
 8000bce:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	fa05 f303 	lsl.w	r3, r5, r3
 8000bd4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bd8:	bf88      	it	hi
 8000bda:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	4019      	ands	r1, r3
 8000bde:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be0:	fa05 f404 	lsl.w	r4, r5, r4
 8000be4:	3c01      	subs	r4, #1
 8000be6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000be8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bea:	ea42 0201 	orr.w	r2, r2, r1
 8000bee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf2:	bfaf      	iteee	ge
 8000bf4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	4b06      	ldrlt	r3, [pc, #24]	; (8000c14 <HAL_NVIC_SetPriority+0x64>)
 8000bfa:	f000 000f 	andlt.w	r0, r0, #15
 8000bfe:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c00:	bfa5      	ittet	ge
 8000c02:	b2d2      	uxtbge	r2, r2
 8000c04:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c08:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000c0e:	bd30      	pop	{r4, r5, pc}
 8000c10:	e000ed00 	.word	0xe000ed00
 8000c14:	e000ed14 	.word	0xe000ed14

08000c18 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c18:	2301      	movs	r3, #1
 8000c1a:	0942      	lsrs	r2, r0, #5
 8000c1c:	f000 001f 	and.w	r0, r0, #31
 8000c20:	fa03 f000 	lsl.w	r0, r3, r0
 8000c24:	4b01      	ldr	r3, [pc, #4]	; (8000c2c <HAL_NVIC_EnableIRQ+0x14>)
 8000c26:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000c2a:	4770      	bx	lr
 8000c2c:	e000e100 	.word	0xe000e100

08000c30 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c30:	3801      	subs	r0, #1
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c36:	d20a      	bcs.n	8000c4e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c38:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3c:	4a06      	ldr	r2, [pc, #24]	; (8000c58 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c40:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c44:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c46:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c48:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c4e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000e010 	.word	0xe000e010
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c5c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000c5e:	2800      	cmp	r0, #0
 8000c60:	d032      	beq.n	8000cc8 <HAL_DMA_Init+0x6c>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000c62:	6801      	ldr	r1, [r0, #0]
 8000c64:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_DMA_Init+0x70>)
 8000c66:	2414      	movs	r4, #20
 8000c68:	4299      	cmp	r1, r3
 8000c6a:	d825      	bhi.n	8000cb8 <HAL_DMA_Init+0x5c>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c6c:	4a18      	ldr	r2, [pc, #96]	; (8000cd0 <HAL_DMA_Init+0x74>)
    hdma->DmaBaseAddress = DMA1;
 8000c6e:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c72:	440a      	add	r2, r1
 8000c74:	fbb2 f2f4 	udiv	r2, r2, r4
 8000c78:	0092      	lsls	r2, r2, #2
 8000c7a:	6402      	str	r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c7c:	6884      	ldr	r4, [r0, #8]
    hdma->DmaBaseAddress = DMA2;
 8000c7e:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000c80:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8000c82:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8000c84:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c86:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c88:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8c:	4323      	orrs	r3, r4
 8000c8e:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c90:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c94:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	6944      	ldr	r4, [r0, #20]
 8000c98:	4323      	orrs	r3, r4
 8000c9a:	6984      	ldr	r4, [r0, #24]
 8000c9c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c9e:	69c4      	ldr	r4, [r0, #28]
 8000ca0:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000ca2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000ca4:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ca6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ca8:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000caa:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cae:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000cb0:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_DMA_Init+0x78>)
 8000cba:	440b      	add	r3, r1
 8000cbc:	fbb3 f3f4 	udiv	r3, r3, r4
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <HAL_DMA_Init+0x7c>)
 8000cc6:	e7d9      	b.n	8000c7c <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8000cc8:	2001      	movs	r0, #1
}
 8000cca:	bd10      	pop	{r4, pc}
 8000ccc:	40020407 	.word	0x40020407
 8000cd0:	bffdfff8 	.word	0xbffdfff8
 8000cd4:	bffdfbf8 	.word	0xbffdfbf8
 8000cd8:	40020400 	.word	0x40020400

08000cdc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cdc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000cde:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000ce2:	2c01      	cmp	r4, #1
 8000ce4:	d035      	beq.n	8000d52 <HAL_DMA_Start_IT+0x76>
 8000ce6:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ce8:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000cec:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000cf0:	42a5      	cmp	r5, r4
 8000cf2:	f04f 0600 	mov.w	r6, #0
 8000cf6:	f04f 0402 	mov.w	r4, #2
 8000cfa:	d128      	bne.n	8000d4e <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cfc:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000d00:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d02:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000d04:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d06:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000d08:	f026 0601 	bic.w	r6, r6, #1
 8000d0c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d0e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000d10:	40bd      	lsls	r5, r7
 8000d12:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d14:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d16:	6843      	ldr	r3, [r0, #4]
 8000d18:	6805      	ldr	r5, [r0, #0]
 8000d1a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000d1c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d1e:	bf0b      	itete	eq
 8000d20:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000d22:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000d24:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000d26:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000d28:	b14b      	cbz	r3, 8000d3e <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d2a:	6823      	ldr	r3, [r4, #0]
 8000d2c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d30:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000d32:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000d34:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	602b      	str	r3, [r5, #0]
 8000d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	f023 0304 	bic.w	r3, r3, #4
 8000d44:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d46:	6823      	ldr	r3, [r4, #0]
 8000d48:	f043 030a 	orr.w	r3, r3, #10
 8000d4c:	e7f0      	b.n	8000d30 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000d4e:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000d52:	2002      	movs	r0, #2
}
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000d58 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d58:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000d5c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d003      	beq.n	8000d6a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d62:	2304      	movs	r3, #4
 8000d64:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000d66:	2001      	movs	r0, #1
 8000d68:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d6a:	6803      	ldr	r3, [r0, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	f022 020e 	bic.w	r2, r2, #14
 8000d72:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	f022 0201 	bic.w	r2, r2, #1
 8000d7a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d7c:	4a29      	ldr	r2, [pc, #164]	; (8000e24 <HAL_DMA_Abort_IT+0xcc>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d924      	bls.n	8000dcc <HAL_DMA_Abort_IT+0x74>
 8000d82:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d019      	beq.n	8000dbe <HAL_DMA_Abort_IT+0x66>
 8000d8a:	3214      	adds	r2, #20
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d018      	beq.n	8000dc2 <HAL_DMA_Abort_IT+0x6a>
 8000d90:	3214      	adds	r2, #20
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d017      	beq.n	8000dc6 <HAL_DMA_Abort_IT+0x6e>
 8000d96:	3214      	adds	r2, #20
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	bf0c      	ite	eq
 8000d9c:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 8000da0:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000da4:	4a20      	ldr	r2, [pc, #128]	; (8000e28 <HAL_DMA_Abort_IT+0xd0>)
 8000da6:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000da8:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8000daa:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000dac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8000db0:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000db2:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000db6:	b39b      	cbz	r3, 8000e20 <HAL_DMA_Abort_IT+0xc8>
      hdma->XferAbortCallback(hdma);
 8000db8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000dba:	4620      	mov	r0, r4
 8000dbc:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e7f0      	b.n	8000da4 <HAL_DMA_Abort_IT+0x4c>
 8000dc2:	2310      	movs	r3, #16
 8000dc4:	e7ee      	b.n	8000da4 <HAL_DMA_Abort_IT+0x4c>
 8000dc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dca:	e7eb      	b.n	8000da4 <HAL_DMA_Abort_IT+0x4c>
 8000dcc:	4917      	ldr	r1, [pc, #92]	; (8000e2c <HAL_DMA_Abort_IT+0xd4>)
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d016      	beq.n	8000e00 <HAL_DMA_Abort_IT+0xa8>
 8000dd2:	3114      	adds	r1, #20
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d015      	beq.n	8000e04 <HAL_DMA_Abort_IT+0xac>
 8000dd8:	3114      	adds	r1, #20
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d014      	beq.n	8000e08 <HAL_DMA_Abort_IT+0xb0>
 8000dde:	3114      	adds	r1, #20
 8000de0:	428b      	cmp	r3, r1
 8000de2:	d014      	beq.n	8000e0e <HAL_DMA_Abort_IT+0xb6>
 8000de4:	3114      	adds	r1, #20
 8000de6:	428b      	cmp	r3, r1
 8000de8:	d014      	beq.n	8000e14 <HAL_DMA_Abort_IT+0xbc>
 8000dea:	3114      	adds	r1, #20
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d014      	beq.n	8000e1a <HAL_DMA_Abort_IT+0xc2>
 8000df0:	4293      	cmp	r3, r2
 8000df2:	bf14      	ite	ne
 8000df4:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000df8:	f04f 7380 	moveq.w	r3, #16777216	; 0x1000000
 8000dfc:	4a0c      	ldr	r2, [pc, #48]	; (8000e30 <HAL_DMA_Abort_IT+0xd8>)
 8000dfe:	e7d2      	b.n	8000da6 <HAL_DMA_Abort_IT+0x4e>
 8000e00:	2301      	movs	r3, #1
 8000e02:	e7fb      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e04:	2310      	movs	r3, #16
 8000e06:	e7f9      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0c:	e7f6      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e12:	e7f3      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e18:	e7f0      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e1e:	e7ed      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 8000e20:	4618      	mov	r0, r3
}
 8000e22:	bd10      	pop	{r4, pc}
 8000e24:	40020080 	.word	0x40020080
 8000e28:	40020400 	.word	0x40020400
 8000e2c:	40020008 	.word	0x40020008
 8000e30:	40020000 	.word	0x40020000

08000e34 <HAL_DMA_IRQHandler>:
{
 8000e34:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e36:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e38:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e3a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e3c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000e3e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e40:	4095      	lsls	r5, r2
 8000e42:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000e44:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e46:	d055      	beq.n	8000ef4 <HAL_DMA_IRQHandler+0xc0>
 8000e48:	074d      	lsls	r5, r1, #29
 8000e4a:	d553      	bpl.n	8000ef4 <HAL_DMA_IRQHandler+0xc0>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e50:	bf5e      	ittt	pl
 8000e52:	681a      	ldrpl	r2, [r3, #0]
 8000e54:	f022 0204 	bicpl.w	r2, r2, #4
 8000e58:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000e5a:	4a60      	ldr	r2, [pc, #384]	; (8000fdc <HAL_DMA_IRQHandler+0x1a8>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d91f      	bls.n	8000ea0 <HAL_DMA_IRQHandler+0x6c>
 8000e60:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d014      	beq.n	8000e92 <HAL_DMA_IRQHandler+0x5e>
 8000e68:	3214      	adds	r2, #20
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d013      	beq.n	8000e96 <HAL_DMA_IRQHandler+0x62>
 8000e6e:	3214      	adds	r2, #20
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d012      	beq.n	8000e9a <HAL_DMA_IRQHandler+0x66>
 8000e74:	3214      	adds	r2, #20
 8000e76:	4293      	cmp	r3, r2
 8000e78:	bf0c      	ite	eq
 8000e7a:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 8000e7e:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8000e82:	4a57      	ldr	r2, [pc, #348]	; (8000fe0 <HAL_DMA_IRQHandler+0x1ac>)
 8000e84:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000e86:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f000 80a5 	beq.w	8000fd8 <HAL_DMA_IRQHandler+0x1a4>
}
 8000e8e:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000e90:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000e92:	2304      	movs	r3, #4
 8000e94:	e7f5      	b.n	8000e82 <HAL_DMA_IRQHandler+0x4e>
 8000e96:	2340      	movs	r3, #64	; 0x40
 8000e98:	e7f3      	b.n	8000e82 <HAL_DMA_IRQHandler+0x4e>
 8000e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e9e:	e7f0      	b.n	8000e82 <HAL_DMA_IRQHandler+0x4e>
 8000ea0:	4950      	ldr	r1, [pc, #320]	; (8000fe4 <HAL_DMA_IRQHandler+0x1b0>)
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d016      	beq.n	8000ed4 <HAL_DMA_IRQHandler+0xa0>
 8000ea6:	3114      	adds	r1, #20
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d015      	beq.n	8000ed8 <HAL_DMA_IRQHandler+0xa4>
 8000eac:	3114      	adds	r1, #20
 8000eae:	428b      	cmp	r3, r1
 8000eb0:	d014      	beq.n	8000edc <HAL_DMA_IRQHandler+0xa8>
 8000eb2:	3114      	adds	r1, #20
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d014      	beq.n	8000ee2 <HAL_DMA_IRQHandler+0xae>
 8000eb8:	3114      	adds	r1, #20
 8000eba:	428b      	cmp	r3, r1
 8000ebc:	d014      	beq.n	8000ee8 <HAL_DMA_IRQHandler+0xb4>
 8000ebe:	3114      	adds	r1, #20
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	d014      	beq.n	8000eee <HAL_DMA_IRQHandler+0xba>
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	bf14      	ite	ne
 8000ec8:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8000ecc:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8000ed0:	4a45      	ldr	r2, [pc, #276]	; (8000fe8 <HAL_DMA_IRQHandler+0x1b4>)
 8000ed2:	e7d7      	b.n	8000e84 <HAL_DMA_IRQHandler+0x50>
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	e7fb      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000ed8:	2340      	movs	r3, #64	; 0x40
 8000eda:	e7f9      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ee0:	e7f6      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000ee2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ee6:	e7f3      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000ee8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000eec:	e7f0      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000eee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ef2:	e7ed      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000ef4:	2502      	movs	r5, #2
 8000ef6:	4095      	lsls	r5, r2
 8000ef8:	4225      	tst	r5, r4
 8000efa:	d057      	beq.n	8000fac <HAL_DMA_IRQHandler+0x178>
 8000efc:	078d      	lsls	r5, r1, #30
 8000efe:	d555      	bpl.n	8000fac <HAL_DMA_IRQHandler+0x178>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	0694      	lsls	r4, r2, #26
 8000f04:	d406      	bmi.n	8000f14 <HAL_DMA_IRQHandler+0xe0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	f022 020a 	bic.w	r2, r2, #10
 8000f0c:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000f14:	4a31      	ldr	r2, [pc, #196]	; (8000fdc <HAL_DMA_IRQHandler+0x1a8>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d91e      	bls.n	8000f58 <HAL_DMA_IRQHandler+0x124>
 8000f1a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d013      	beq.n	8000f4a <HAL_DMA_IRQHandler+0x116>
 8000f22:	3214      	adds	r2, #20
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d012      	beq.n	8000f4e <HAL_DMA_IRQHandler+0x11a>
 8000f28:	3214      	adds	r2, #20
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d011      	beq.n	8000f52 <HAL_DMA_IRQHandler+0x11e>
 8000f2e:	3214      	adds	r2, #20
 8000f30:	4293      	cmp	r3, r2
 8000f32:	bf0c      	ite	eq
 8000f34:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 8000f38:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8000f3c:	4a28      	ldr	r2, [pc, #160]	; (8000fe0 <HAL_DMA_IRQHandler+0x1ac>)
 8000f3e:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000f40:	2300      	movs	r3, #0
 8000f42:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000f46:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000f48:	e79e      	b.n	8000e88 <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	e7f6      	b.n	8000f3c <HAL_DMA_IRQHandler+0x108>
 8000f4e:	2320      	movs	r3, #32
 8000f50:	e7f4      	b.n	8000f3c <HAL_DMA_IRQHandler+0x108>
 8000f52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f56:	e7f1      	b.n	8000f3c <HAL_DMA_IRQHandler+0x108>
 8000f58:	4922      	ldr	r1, [pc, #136]	; (8000fe4 <HAL_DMA_IRQHandler+0x1b0>)
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d016      	beq.n	8000f8c <HAL_DMA_IRQHandler+0x158>
 8000f5e:	3114      	adds	r1, #20
 8000f60:	428b      	cmp	r3, r1
 8000f62:	d015      	beq.n	8000f90 <HAL_DMA_IRQHandler+0x15c>
 8000f64:	3114      	adds	r1, #20
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d014      	beq.n	8000f94 <HAL_DMA_IRQHandler+0x160>
 8000f6a:	3114      	adds	r1, #20
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d014      	beq.n	8000f9a <HAL_DMA_IRQHandler+0x166>
 8000f70:	3114      	adds	r1, #20
 8000f72:	428b      	cmp	r3, r1
 8000f74:	d014      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x16c>
 8000f76:	3114      	adds	r1, #20
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	d014      	beq.n	8000fa6 <HAL_DMA_IRQHandler+0x172>
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	bf14      	ite	ne
 8000f80:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8000f84:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000f88:	4a17      	ldr	r2, [pc, #92]	; (8000fe8 <HAL_DMA_IRQHandler+0x1b4>)
 8000f8a:	e7d8      	b.n	8000f3e <HAL_DMA_IRQHandler+0x10a>
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	e7fb      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000f90:	2320      	movs	r3, #32
 8000f92:	e7f9      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000f94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f98:	e7f6      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000f9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f9e:	e7f3      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000fa0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fa4:	e7f0      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000fa6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000faa:	e7ed      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000fac:	2508      	movs	r5, #8
 8000fae:	4095      	lsls	r5, r2
 8000fb0:	4225      	tst	r5, r4
 8000fb2:	d011      	beq.n	8000fd8 <HAL_DMA_IRQHandler+0x1a4>
 8000fb4:	0709      	lsls	r1, r1, #28
 8000fb6:	d50f      	bpl.n	8000fd8 <HAL_DMA_IRQHandler+0x1a4>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fb8:	6819      	ldr	r1, [r3, #0]
 8000fba:	f021 010e 	bic.w	r1, r1, #14
 8000fbe:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	fa03 f202 	lsl.w	r2, r3, r2
 8000fc6:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000fc8:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000fca:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000fd4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000fd6:	e757      	b.n	8000e88 <HAL_DMA_IRQHandler+0x54>
}
 8000fd8:	bc70      	pop	{r4, r5, r6}
 8000fda:	4770      	bx	lr
 8000fdc:	40020080 	.word	0x40020080
 8000fe0:	40020400 	.word	0x40020400
 8000fe4:	40020008 	.word	0x40020008
 8000fe8:	40020000 	.word	0x40020000

08000fec <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000fec:	4a11      	ldr	r2, [pc, #68]	; (8001034 <FLASH_SetErrorCode+0x48>)
 8000fee:	68d3      	ldr	r3, [r2, #12]
 8000ff0:	f013 0310 	ands.w	r3, r3, #16
 8000ff4:	d005      	beq.n	8001002 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000ff6:	4910      	ldr	r1, [pc, #64]	; (8001038 <FLASH_SetErrorCode+0x4c>)
 8000ff8:	69cb      	ldr	r3, [r1, #28]
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001000:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001002:	68d2      	ldr	r2, [r2, #12]
 8001004:	0750      	lsls	r0, r2, #29
 8001006:	d506      	bpl.n	8001016 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001008:	490b      	ldr	r1, [pc, #44]	; (8001038 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800100a:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800100e:	69ca      	ldr	r2, [r1, #28]
 8001010:	f042 0201 	orr.w	r2, r2, #1
 8001014:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001016:	4a07      	ldr	r2, [pc, #28]	; (8001034 <FLASH_SetErrorCode+0x48>)
 8001018:	69d1      	ldr	r1, [r2, #28]
 800101a:	07c9      	lsls	r1, r1, #31
 800101c:	d508      	bpl.n	8001030 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800101e:	4806      	ldr	r0, [pc, #24]	; (8001038 <FLASH_SetErrorCode+0x4c>)
 8001020:	69c1      	ldr	r1, [r0, #28]
 8001022:	f041 0104 	orr.w	r1, r1, #4
 8001026:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001028:	69d1      	ldr	r1, [r2, #28]
 800102a:	f021 0101 	bic.w	r1, r1, #1
 800102e:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001030:	60d3      	str	r3, [r2, #12]
 8001032:	4770      	bx	lr
 8001034:	40022000 	.word	0x40022000
 8001038:	20005290 	.word	0x20005290

0800103c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800103c:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_FLASH_Unlock+0x1c>)
 800103e:	6918      	ldr	r0, [r3, #16]
 8001040:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001044:	d007      	beq.n	8001056 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001046:	4a05      	ldr	r2, [pc, #20]	; (800105c <HAL_FLASH_Unlock+0x20>)
 8001048:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800104a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800104e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001050:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001052:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8001056:	4770      	bx	lr
 8001058:	40022000 	.word	0x40022000
 800105c:	45670123 	.word	0x45670123

08001060 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001060:	4a03      	ldr	r2, [pc, #12]	; (8001070 <HAL_FLASH_Lock+0x10>)
}
 8001062:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001064:	6913      	ldr	r3, [r2, #16]
 8001066:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800106a:	6113      	str	r3, [r2, #16]
}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40022000 	.word	0x40022000

08001074 <FLASH_WaitForLastOperation>:
{
 8001074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001076:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8001078:	f7ff fab8 	bl	80005ec <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800107c:	4c11      	ldr	r4, [pc, #68]	; (80010c4 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 800107e:	4607      	mov	r7, r0
 8001080:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001082:	68e3      	ldr	r3, [r4, #12]
 8001084:	07d8      	lsls	r0, r3, #31
 8001086:	d412      	bmi.n	80010ae <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001088:	68e3      	ldr	r3, [r4, #12]
 800108a:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800108c:	bf44      	itt	mi
 800108e:	2320      	movmi	r3, #32
 8001090:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001092:	68eb      	ldr	r3, [r5, #12]
 8001094:	06da      	lsls	r2, r3, #27
 8001096:	d406      	bmi.n	80010a6 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001098:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800109a:	07db      	lsls	r3, r3, #31
 800109c:	d403      	bmi.n	80010a6 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800109e:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80010a0:	f010 0004 	ands.w	r0, r0, #4
 80010a4:	d002      	beq.n	80010ac <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 80010a6:	f7ff ffa1 	bl	8000fec <FLASH_SetErrorCode>
    return HAL_ERROR;
 80010aa:	2001      	movs	r0, #1
}
 80010ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80010ae:	1c73      	adds	r3, r6, #1
 80010b0:	d0e7      	beq.n	8001082 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010b2:	b90e      	cbnz	r6, 80010b8 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80010b4:	2003      	movs	r0, #3
 80010b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010b8:	f7ff fa98 	bl	80005ec <HAL_GetTick>
 80010bc:	1bc0      	subs	r0, r0, r7
 80010be:	4286      	cmp	r6, r0
 80010c0:	d2df      	bcs.n	8001082 <FLASH_WaitForLastOperation+0xe>
 80010c2:	e7f7      	b.n	80010b4 <FLASH_WaitForLastOperation+0x40>
 80010c4:	40022000 	.word	0x40022000

080010c8 <HAL_FLASH_Program>:
{
 80010c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 80010cc:	4c1f      	ldr	r4, [pc, #124]	; (800114c <HAL_FLASH_Program+0x84>)
{
 80010ce:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 80010d0:	7e23      	ldrb	r3, [r4, #24]
{
 80010d2:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 80010d4:	2b01      	cmp	r3, #1
{
 80010d6:	460f      	mov	r7, r1
 80010d8:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 80010da:	d033      	beq.n	8001144 <HAL_FLASH_Program+0x7c>
 80010dc:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010de:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80010e2:	7623      	strb	r3, [r4, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010e4:	f7ff ffc6 	bl	8001074 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80010e8:	bb40      	cbnz	r0, 800113c <HAL_FLASH_Program+0x74>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80010ea:	2d01      	cmp	r5, #1
 80010ec:	d003      	beq.n	80010f6 <HAL_FLASH_Program+0x2e>
      nbiterations = 4U;
 80010ee:	2d02      	cmp	r5, #2
 80010f0:	bf0c      	ite	eq
 80010f2:	2502      	moveq	r5, #2
 80010f4:	2504      	movne	r5, #4
 80010f6:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010f8:	46b2      	mov	sl, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80010fa:	f8df b054 	ldr.w	fp, [pc, #84]	; 8001150 <HAL_FLASH_Program+0x88>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80010fe:	0132      	lsls	r2, r6, #4
 8001100:	4640      	mov	r0, r8
 8001102:	4649      	mov	r1, r9
 8001104:	f7ff f89c 	bl	8000240 <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001108:	f8c4 a01c 	str.w	sl, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800110c:	f8db 3010 	ldr.w	r3, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001110:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	f8cb 3010 	str.w	r3, [fp, #16]
  *(__IO uint16_t*)Address = Data;
 800111a:	f827 0016 	strh.w	r0, [r7, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800111e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001122:	f7ff ffa7 	bl	8001074 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001126:	f8db 3010 	ldr.w	r3, [fp, #16]
 800112a:	f023 0301 	bic.w	r3, r3, #1
 800112e:	f8cb 3010 	str.w	r3, [fp, #16]
      if (status != HAL_OK)
 8001132:	b918      	cbnz	r0, 800113c <HAL_FLASH_Program+0x74>
 8001134:	3601      	adds	r6, #1
    for (index = 0U; index < nbiterations; index++)
 8001136:	b2f3      	uxtb	r3, r6
 8001138:	429d      	cmp	r5, r3
 800113a:	d8e0      	bhi.n	80010fe <HAL_FLASH_Program+0x36>
  __HAL_UNLOCK(&pFlash);
 800113c:	2300      	movs	r3, #0
 800113e:	7623      	strb	r3, [r4, #24]
  return status;
 8001140:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8001144:	2002      	movs	r0, #2
}
 8001146:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800114a:	bf00      	nop
 800114c:	20005290 	.word	0x20005290
 8001150:	40022000 	.word	0x40022000

08001154 <FLASH_MassErase.isra.0>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001154:	2200      	movs	r2, #0
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <FLASH_MassErase.isra.0+0x1c>)
 8001158:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <FLASH_MassErase.isra.0+0x20>)
 800115c:	691a      	ldr	r2, [r3, #16]
 800115e:	f042 0204 	orr.w	r2, r2, #4
 8001162:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001164:	691a      	ldr	r2, [r3, #16]
 8001166:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20005290 	.word	0x20005290
 8001174:	40022000 	.word	0x40022000

08001178 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001178:	2200      	movs	r2, #0
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <FLASH_PageErase+0x1c>)
 800117c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <FLASH_PageErase+0x20>)
 8001180:	691a      	ldr	r2, [r3, #16]
 8001182:	f042 0202 	orr.w	r2, r2, #2
 8001186:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001188:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800118a:	691a      	ldr	r2, [r3, #16]
 800118c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001190:	611a      	str	r2, [r3, #16]
 8001192:	4770      	bx	lr
 8001194:	20005290 	.word	0x20005290
 8001198:	40022000 	.word	0x40022000

0800119c <HAL_FLASHEx_Erase>:
{
 800119c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80011a0:	4d23      	ldr	r5, [pc, #140]	; (8001230 <HAL_FLASHEx_Erase+0x94>)
{
 80011a2:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 80011a4:	7e2b      	ldrb	r3, [r5, #24]
{
 80011a6:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d03d      	beq.n	8001228 <HAL_FLASHEx_Erase+0x8c>
 80011ac:	2401      	movs	r4, #1
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011ae:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(&pFlash);
 80011b0:	762c      	strb	r4, [r5, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011b2:	2b02      	cmp	r3, #2
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011b4:	f24c 3050 	movw	r0, #50000	; 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011b8:	d113      	bne.n	80011e2 <HAL_FLASHEx_Erase+0x46>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011ba:	f7ff ff5b 	bl	8001074 <FLASH_WaitForLastOperation>
 80011be:	b120      	cbz	r0, 80011ca <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 80011c0:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 80011c2:	2300      	movs	r3, #0
 80011c4:	762b      	strb	r3, [r5, #24]
  return status;
 80011c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_MassErase(FLASH_BANK_1);
 80011ca:	f7ff ffc3 	bl	8001154 <FLASH_MassErase.isra.0>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011d2:	f7ff ff4f 	bl	8001074 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80011d6:	4a17      	ldr	r2, [pc, #92]	; (8001234 <HAL_FLASHEx_Erase+0x98>)
 80011d8:	6913      	ldr	r3, [r2, #16]
 80011da:	f023 0304 	bic.w	r3, r3, #4
 80011de:	6113      	str	r3, [r2, #16]
 80011e0:	e7ef      	b.n	80011c2 <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011e2:	f7ff ff47 	bl	8001074 <FLASH_WaitForLastOperation>
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d1ea      	bne.n	80011c0 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 80011ea:	f04f 33ff 	mov.w	r3, #4294967295
 80011ee:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80011f2:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 80011f4:	68be      	ldr	r6, [r7, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80011f6:	4c0f      	ldr	r4, [pc, #60]	; (8001234 <HAL_FLASHEx_Erase+0x98>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80011f8:	68fa      	ldr	r2, [r7, #12]
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
        for(address = pEraseInit->PageAddress;
 8001200:	429e      	cmp	r6, r3
 8001202:	d2de      	bcs.n	80011c2 <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8001204:	4630      	mov	r0, r6
 8001206:	f7ff ffb7 	bl	8001178 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800120a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800120e:	f7ff ff31 	bl	8001074 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001212:	6923      	ldr	r3, [r4, #16]
 8001214:	f023 0302 	bic.w	r3, r3, #2
 8001218:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 800121a:	b110      	cbz	r0, 8001222 <HAL_FLASHEx_Erase+0x86>
            *PageError = address;
 800121c:	f8c8 6000 	str.w	r6, [r8]
            break;
 8001220:	e7cf      	b.n	80011c2 <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8001222:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8001226:	e7e7      	b.n	80011f8 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8001228:	2002      	movs	r0, #2
}
 800122a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800122e:	bf00      	nop
 8001230:	20005290 	.word	0x20005290
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001238:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 800123c:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800123e:	4616      	mov	r6, r2
 8001240:	4b65      	ldr	r3, [pc, #404]	; (80013d8 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001242:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80013e8 <HAL_GPIO_Init+0x1b0>
 8001246:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80013ec <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800124a:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800124e:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001250:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001254:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001258:	45a0      	cmp	r8, r4
 800125a:	d17f      	bne.n	800135c <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 800125c:	684d      	ldr	r5, [r1, #4]
 800125e:	2d12      	cmp	r5, #18
 8001260:	f000 80af 	beq.w	80013c2 <HAL_GPIO_Init+0x18a>
 8001264:	f200 8088 	bhi.w	8001378 <HAL_GPIO_Init+0x140>
 8001268:	2d02      	cmp	r5, #2
 800126a:	f000 80a7 	beq.w	80013bc <HAL_GPIO_Init+0x184>
 800126e:	d87c      	bhi.n	800136a <HAL_GPIO_Init+0x132>
 8001270:	2d00      	cmp	r5, #0
 8001272:	f000 808e 	beq.w	8001392 <HAL_GPIO_Init+0x15a>
 8001276:	2d01      	cmp	r5, #1
 8001278:	f000 809e 	beq.w	80013b8 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800127c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001280:	2cff      	cmp	r4, #255	; 0xff
 8001282:	bf93      	iteet	ls
 8001284:	4682      	movls	sl, r0
 8001286:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800128a:	3d08      	subhi	r5, #8
 800128c:	f8d0 b000 	ldrls.w	fp, [r0]
 8001290:	bf92      	itee	ls
 8001292:	00b5      	lslls	r5, r6, #2
 8001294:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001298:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800129a:	fa09 f805 	lsl.w	r8, r9, r5
 800129e:	ea2b 0808 	bic.w	r8, fp, r8
 80012a2:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012a6:	bf88      	it	hi
 80012a8:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012ac:	ea48 0505 	orr.w	r5, r8, r5
 80012b0:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012b4:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80012b8:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80012bc:	d04e      	beq.n	800135c <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012be:	4d47      	ldr	r5, [pc, #284]	; (80013dc <HAL_GPIO_Init+0x1a4>)
 80012c0:	4f46      	ldr	r7, [pc, #280]	; (80013dc <HAL_GPIO_Init+0x1a4>)
 80012c2:	69ad      	ldr	r5, [r5, #24]
 80012c4:	f026 0803 	bic.w	r8, r6, #3
 80012c8:	f045 0501 	orr.w	r5, r5, #1
 80012cc:	61bd      	str	r5, [r7, #24]
 80012ce:	69bd      	ldr	r5, [r7, #24]
 80012d0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80012d4:	f005 0501 	and.w	r5, r5, #1
 80012d8:	9501      	str	r5, [sp, #4]
 80012da:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012de:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012e2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012e4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80012e8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012ec:	fa09 f90b 	lsl.w	r9, r9, fp
 80012f0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012f4:	4d3a      	ldr	r5, [pc, #232]	; (80013e0 <HAL_GPIO_Init+0x1a8>)
 80012f6:	42a8      	cmp	r0, r5
 80012f8:	d068      	beq.n	80013cc <HAL_GPIO_Init+0x194>
 80012fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012fe:	42a8      	cmp	r0, r5
 8001300:	d066      	beq.n	80013d0 <HAL_GPIO_Init+0x198>
 8001302:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001306:	42a8      	cmp	r0, r5
 8001308:	d064      	beq.n	80013d4 <HAL_GPIO_Init+0x19c>
 800130a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800130e:	42a8      	cmp	r0, r5
 8001310:	bf0c      	ite	eq
 8001312:	2503      	moveq	r5, #3
 8001314:	2504      	movne	r5, #4
 8001316:	fa05 f50b 	lsl.w	r5, r5, fp
 800131a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800131e:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001322:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001324:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001328:	bf14      	ite	ne
 800132a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800132c:	43a5      	biceq	r5, r4
 800132e:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001330:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001332:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001336:	bf14      	ite	ne
 8001338:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800133a:	43a5      	biceq	r5, r4
 800133c:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800133e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001340:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001344:	bf14      	ite	ne
 8001346:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001348:	43a5      	biceq	r5, r4
 800134a:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800134c:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800134e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001352:	bf14      	ite	ne
 8001354:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001356:	ea25 0404 	biceq.w	r4, r5, r4
 800135a:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800135c:	3601      	adds	r6, #1
 800135e:	2e10      	cmp	r6, #16
 8001360:	f47f af73 	bne.w	800124a <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001364:	b003      	add	sp, #12
 8001366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800136a:	2d03      	cmp	r5, #3
 800136c:	d022      	beq.n	80013b4 <HAL_GPIO_Init+0x17c>
 800136e:	2d11      	cmp	r5, #17
 8001370:	d184      	bne.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001372:	68ca      	ldr	r2, [r1, #12]
 8001374:	3204      	adds	r2, #4
          break;
 8001376:	e781      	b.n	800127c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001378:	4f1a      	ldr	r7, [pc, #104]	; (80013e4 <HAL_GPIO_Init+0x1ac>)
 800137a:	42bd      	cmp	r5, r7
 800137c:	d009      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 800137e:	d812      	bhi.n	80013a6 <HAL_GPIO_Init+0x16e>
 8001380:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80013f0 <HAL_GPIO_Init+0x1b8>
 8001384:	454d      	cmp	r5, r9
 8001386:	d004      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 8001388:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800138c:	454d      	cmp	r5, r9
 800138e:	f47f af75 	bne.w	800127c <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001392:	688a      	ldr	r2, [r1, #8]
 8001394:	b1c2      	cbz	r2, 80013c8 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001396:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001398:	bf0c      	ite	eq
 800139a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800139e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013a2:	2208      	movs	r2, #8
 80013a4:	e76a      	b.n	800127c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80013a6:	4575      	cmp	r5, lr
 80013a8:	d0f3      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 80013aa:	4565      	cmp	r5, ip
 80013ac:	d0f1      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 80013ae:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80013f4 <HAL_GPIO_Init+0x1bc>
 80013b2:	e7eb      	b.n	800138c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013b4:	2200      	movs	r2, #0
 80013b6:	e761      	b.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013b8:	68ca      	ldr	r2, [r1, #12]
          break;
 80013ba:	e75f      	b.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013bc:	68ca      	ldr	r2, [r1, #12]
 80013be:	3208      	adds	r2, #8
          break;
 80013c0:	e75c      	b.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013c2:	68ca      	ldr	r2, [r1, #12]
 80013c4:	320c      	adds	r2, #12
          break;
 80013c6:	e759      	b.n	800127c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013c8:	2204      	movs	r2, #4
 80013ca:	e757      	b.n	800127c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013cc:	2500      	movs	r5, #0
 80013ce:	e7a2      	b.n	8001316 <HAL_GPIO_Init+0xde>
 80013d0:	2501      	movs	r5, #1
 80013d2:	e7a0      	b.n	8001316 <HAL_GPIO_Init+0xde>
 80013d4:	2502      	movs	r5, #2
 80013d6:	e79e      	b.n	8001316 <HAL_GPIO_Init+0xde>
 80013d8:	40010400 	.word	0x40010400
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40010800 	.word	0x40010800
 80013e4:	10210000 	.word	0x10210000
 80013e8:	10310000 	.word	0x10310000
 80013ec:	10320000 	.word	0x10320000
 80013f0:	10110000 	.word	0x10110000
 80013f4:	10220000 	.word	0x10220000

080013f8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013f8:	6883      	ldr	r3, [r0, #8]
 80013fa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80013fc:	bf14      	ite	ne
 80013fe:	2001      	movne	r0, #1
 8001400:	2000      	moveq	r0, #0
 8001402:	4770      	bx	lr

08001404 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001404:	b10a      	cbz	r2, 800140a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001406:	6101      	str	r1, [r0, #16]
 8001408:	4770      	bx	lr
 800140a:	0409      	lsls	r1, r1, #16
 800140c:	e7fb      	b.n	8001406 <HAL_GPIO_WritePin+0x2>

0800140e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800140e:	68c3      	ldr	r3, [r0, #12]
 8001410:	4059      	eors	r1, r3
 8001412:	60c1      	str	r1, [r0, #12]
 8001414:	4770      	bx	lr
	...

08001418 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001418:	6803      	ldr	r3, [r0, #0]
{
 800141a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800141e:	07db      	lsls	r3, r3, #31
{
 8001420:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001422:	d414      	bmi.n	800144e <HAL_RCC_OscConfig+0x36>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001424:	682b      	ldr	r3, [r5, #0]
 8001426:	079f      	lsls	r7, r3, #30
 8001428:	d462      	bmi.n	80014f0 <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800142a:	682b      	ldr	r3, [r5, #0]
 800142c:	0719      	lsls	r1, r3, #28
 800142e:	f100 8099 	bmi.w	8001564 <HAL_RCC_OscConfig+0x14c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001432:	682b      	ldr	r3, [r5, #0]
 8001434:	075a      	lsls	r2, r3, #29
 8001436:	f100 80c3 	bmi.w	80015c0 <HAL_RCC_OscConfig+0x1a8>

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800143a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800143c:	2a00      	cmp	r2, #0
 800143e:	f040 8131 	bne.w	80016a4 <HAL_RCC_OscConfig+0x28c>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001442:	6a2a      	ldr	r2, [r5, #32]
 8001444:	2a00      	cmp	r2, #0
 8001446:	f040 8184 	bne.w	8001752 <HAL_RCC_OscConfig+0x33a>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800144a:	2000      	movs	r0, #0
 800144c:	e014      	b.n	8001478 <HAL_RCC_OscConfig+0x60>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800144e:	4c90      	ldr	r4, [pc, #576]	; (8001690 <HAL_RCC_OscConfig+0x278>)
 8001450:	6863      	ldr	r3, [r4, #4]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b04      	cmp	r3, #4
 8001458:	d007      	beq.n	800146a <HAL_RCC_OscConfig+0x52>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800145a:	6863      	ldr	r3, [r4, #4]
 800145c:	f003 030c 	and.w	r3, r3, #12
 8001460:	2b08      	cmp	r3, #8
 8001462:	d10c      	bne.n	800147e <HAL_RCC_OscConfig+0x66>
 8001464:	6863      	ldr	r3, [r4, #4]
 8001466:	03de      	lsls	r6, r3, #15
 8001468:	d509      	bpl.n	800147e <HAL_RCC_OscConfig+0x66>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800146a:	6823      	ldr	r3, [r4, #0]
 800146c:	039c      	lsls	r4, r3, #14
 800146e:	d5d9      	bpl.n	8001424 <HAL_RCC_OscConfig+0xc>
 8001470:	68ab      	ldr	r3, [r5, #8]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1d6      	bne.n	8001424 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001476:	2001      	movs	r0, #1
}
 8001478:	b002      	add	sp, #8
 800147a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800147e:	68ab      	ldr	r3, [r5, #8]
 8001480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001484:	d110      	bne.n	80014a8 <HAL_RCC_OscConfig+0x90>
 8001486:	6823      	ldr	r3, [r4, #0]
 8001488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800148c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800148e:	f7ff f8ad 	bl	80005ec <HAL_GetTick>
 8001492:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001494:	6823      	ldr	r3, [r4, #0]
 8001496:	0398      	lsls	r0, r3, #14
 8001498:	d4c4      	bmi.n	8001424 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800149a:	f7ff f8a7 	bl	80005ec <HAL_GetTick>
 800149e:	1b80      	subs	r0, r0, r6
 80014a0:	2864      	cmp	r0, #100	; 0x64
 80014a2:	d9f7      	bls.n	8001494 <HAL_RCC_OscConfig+0x7c>
            return HAL_TIMEOUT;
 80014a4:	2003      	movs	r0, #3
 80014a6:	e7e7      	b.n	8001478 <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a8:	b99b      	cbnz	r3, 80014d2 <HAL_RCC_OscConfig+0xba>
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014b0:	6023      	str	r3, [r4, #0]
 80014b2:	6823      	ldr	r3, [r4, #0]
 80014b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014b8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80014ba:	f7ff f897 	bl	80005ec <HAL_GetTick>
 80014be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014c0:	6823      	ldr	r3, [r4, #0]
 80014c2:	0399      	lsls	r1, r3, #14
 80014c4:	d5ae      	bpl.n	8001424 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c6:	f7ff f891 	bl	80005ec <HAL_GetTick>
 80014ca:	1b80      	subs	r0, r0, r6
 80014cc:	2864      	cmp	r0, #100	; 0x64
 80014ce:	d9f7      	bls.n	80014c0 <HAL_RCC_OscConfig+0xa8>
 80014d0:	e7e8      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014d6:	6823      	ldr	r3, [r4, #0]
 80014d8:	d103      	bne.n	80014e2 <HAL_RCC_OscConfig+0xca>
 80014da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014de:	6023      	str	r3, [r4, #0]
 80014e0:	e7d1      	b.n	8001486 <HAL_RCC_OscConfig+0x6e>
 80014e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e6:	6023      	str	r3, [r4, #0]
 80014e8:	6823      	ldr	r3, [r4, #0]
 80014ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ee:	e7cd      	b.n	800148c <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014f0:	4c67      	ldr	r4, [pc, #412]	; (8001690 <HAL_RCC_OscConfig+0x278>)
 80014f2:	6863      	ldr	r3, [r4, #4]
 80014f4:	f013 0f0c 	tst.w	r3, #12
 80014f8:	d007      	beq.n	800150a <HAL_RCC_OscConfig+0xf2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014fa:	6863      	ldr	r3, [r4, #4]
 80014fc:	f003 030c 	and.w	r3, r3, #12
 8001500:	2b08      	cmp	r3, #8
 8001502:	d110      	bne.n	8001526 <HAL_RCC_OscConfig+0x10e>
 8001504:	6863      	ldr	r3, [r4, #4]
 8001506:	03da      	lsls	r2, r3, #15
 8001508:	d40d      	bmi.n	8001526 <HAL_RCC_OscConfig+0x10e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800150a:	6823      	ldr	r3, [r4, #0]
 800150c:	079b      	lsls	r3, r3, #30
 800150e:	d502      	bpl.n	8001516 <HAL_RCC_OscConfig+0xfe>
 8001510:	696b      	ldr	r3, [r5, #20]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d1af      	bne.n	8001476 <HAL_RCC_OscConfig+0x5e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001516:	6823      	ldr	r3, [r4, #0]
 8001518:	69aa      	ldr	r2, [r5, #24]
 800151a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800151e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001522:	6023      	str	r3, [r4, #0]
 8001524:	e781      	b.n	800142a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001526:	696a      	ldr	r2, [r5, #20]
 8001528:	4b5a      	ldr	r3, [pc, #360]	; (8001694 <HAL_RCC_OscConfig+0x27c>)
 800152a:	b16a      	cbz	r2, 8001548 <HAL_RCC_OscConfig+0x130>
        __HAL_RCC_HSI_ENABLE();
 800152c:	2201      	movs	r2, #1
 800152e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001530:	f7ff f85c 	bl	80005ec <HAL_GetTick>
 8001534:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	079f      	lsls	r7, r3, #30
 800153a:	d4ec      	bmi.n	8001516 <HAL_RCC_OscConfig+0xfe>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800153c:	f7ff f856 	bl	80005ec <HAL_GetTick>
 8001540:	1b80      	subs	r0, r0, r6
 8001542:	2802      	cmp	r0, #2
 8001544:	d9f7      	bls.n	8001536 <HAL_RCC_OscConfig+0x11e>
 8001546:	e7ad      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_HSI_DISABLE();
 8001548:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800154a:	f7ff f84f 	bl	80005ec <HAL_GetTick>
 800154e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	0798      	lsls	r0, r3, #30
 8001554:	f57f af69 	bpl.w	800142a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001558:	f7ff f848 	bl	80005ec <HAL_GetTick>
 800155c:	1b80      	subs	r0, r0, r6
 800155e:	2802      	cmp	r0, #2
 8001560:	d9f6      	bls.n	8001550 <HAL_RCC_OscConfig+0x138>
 8001562:	e79f      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001564:	69ea      	ldr	r2, [r5, #28]
 8001566:	4c4a      	ldr	r4, [pc, #296]	; (8001690 <HAL_RCC_OscConfig+0x278>)
 8001568:	4b4b      	ldr	r3, [pc, #300]	; (8001698 <HAL_RCC_OscConfig+0x280>)
 800156a:	b1da      	cbz	r2, 80015a4 <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_LSI_ENABLE();
 800156c:	2201      	movs	r2, #1
 800156e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001570:	f7ff f83c 	bl	80005ec <HAL_GetTick>
 8001574:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001578:	079b      	lsls	r3, r3, #30
 800157a:	d50d      	bpl.n	8001598 <HAL_RCC_OscConfig+0x180>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800157c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001580:	4b46      	ldr	r3, [pc, #280]	; (800169c <HAL_RCC_OscConfig+0x284>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	fbb3 f3f2 	udiv	r3, r3, r2
 8001588:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800158a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800158c:	9b01      	ldr	r3, [sp, #4]
 800158e:	1e5a      	subs	r2, r3, #1
 8001590:	9201      	str	r2, [sp, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f9      	bne.n	800158a <HAL_RCC_OscConfig+0x172>
 8001596:	e74c      	b.n	8001432 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001598:	f7ff f828 	bl	80005ec <HAL_GetTick>
 800159c:	1b80      	subs	r0, r0, r6
 800159e:	2802      	cmp	r0, #2
 80015a0:	d9e9      	bls.n	8001576 <HAL_RCC_OscConfig+0x15e>
 80015a2:	e77f      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_LSI_DISABLE();
 80015a4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80015a6:	f7ff f821 	bl	80005ec <HAL_GetTick>
 80015aa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015ae:	079f      	lsls	r7, r3, #30
 80015b0:	f57f af3f 	bpl.w	8001432 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015b4:	f7ff f81a 	bl	80005ec <HAL_GetTick>
 80015b8:	1b80      	subs	r0, r0, r6
 80015ba:	2802      	cmp	r0, #2
 80015bc:	d9f6      	bls.n	80015ac <HAL_RCC_OscConfig+0x194>
 80015be:	e771      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015c0:	4c33      	ldr	r4, [pc, #204]	; (8001690 <HAL_RCC_OscConfig+0x278>)
 80015c2:	69e3      	ldr	r3, [r4, #28]
 80015c4:	00de      	lsls	r6, r3, #3
 80015c6:	d424      	bmi.n	8001612 <HAL_RCC_OscConfig+0x1fa>
      pwrclkchanged = SET;
 80015c8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ca:	69e3      	ldr	r3, [r4, #28]
 80015cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d0:	61e3      	str	r3, [r4, #28]
 80015d2:	69e3      	ldr	r3, [r4, #28]
 80015d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015dc:	4e30      	ldr	r6, [pc, #192]	; (80016a0 <HAL_RCC_OscConfig+0x288>)
 80015de:	6833      	ldr	r3, [r6, #0]
 80015e0:	05d8      	lsls	r0, r3, #23
 80015e2:	d518      	bpl.n	8001616 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e4:	692b      	ldr	r3, [r5, #16]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d126      	bne.n	8001638 <HAL_RCC_OscConfig+0x220>
 80015ea:	6a23      	ldr	r3, [r4, #32]
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80015f2:	f7fe fffb 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80015fa:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015fc:	6a23      	ldr	r3, [r4, #32]
 80015fe:	079a      	lsls	r2, r3, #30
 8001600:	d53f      	bpl.n	8001682 <HAL_RCC_OscConfig+0x26a>
    if(pwrclkchanged == SET)
 8001602:	2f00      	cmp	r7, #0
 8001604:	f43f af19 	beq.w	800143a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001608:	69e3      	ldr	r3, [r4, #28]
 800160a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800160e:	61e3      	str	r3, [r4, #28]
 8001610:	e713      	b.n	800143a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001612:	2700      	movs	r7, #0
 8001614:	e7e2      	b.n	80015dc <HAL_RCC_OscConfig+0x1c4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001616:	6833      	ldr	r3, [r6, #0]
 8001618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800161c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800161e:	f7fe ffe5 	bl	80005ec <HAL_GetTick>
 8001622:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001624:	6833      	ldr	r3, [r6, #0]
 8001626:	05d9      	lsls	r1, r3, #23
 8001628:	d4dc      	bmi.n	80015e4 <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800162a:	f7fe ffdf 	bl	80005ec <HAL_GetTick>
 800162e:	eba0 0008 	sub.w	r0, r0, r8
 8001632:	2864      	cmp	r0, #100	; 0x64
 8001634:	d9f6      	bls.n	8001624 <HAL_RCC_OscConfig+0x20c>
 8001636:	e735      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001638:	b9ab      	cbnz	r3, 8001666 <HAL_RCC_OscConfig+0x24e>
 800163a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001640:	f023 0301 	bic.w	r3, r3, #1
 8001644:	6223      	str	r3, [r4, #32]
 8001646:	6a23      	ldr	r3, [r4, #32]
 8001648:	f023 0304 	bic.w	r3, r3, #4
 800164c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800164e:	f7fe ffcd 	bl	80005ec <HAL_GetTick>
 8001652:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001654:	6a23      	ldr	r3, [r4, #32]
 8001656:	079b      	lsls	r3, r3, #30
 8001658:	d5d3      	bpl.n	8001602 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800165a:	f7fe ffc7 	bl	80005ec <HAL_GetTick>
 800165e:	1b80      	subs	r0, r0, r6
 8001660:	4540      	cmp	r0, r8
 8001662:	d9f7      	bls.n	8001654 <HAL_RCC_OscConfig+0x23c>
 8001664:	e71e      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001666:	2b05      	cmp	r3, #5
 8001668:	6a23      	ldr	r3, [r4, #32]
 800166a:	d103      	bne.n	8001674 <HAL_RCC_OscConfig+0x25c>
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6223      	str	r3, [r4, #32]
 8001672:	e7ba      	b.n	80015ea <HAL_RCC_OscConfig+0x1d2>
 8001674:	f023 0301 	bic.w	r3, r3, #1
 8001678:	6223      	str	r3, [r4, #32]
 800167a:	6a23      	ldr	r3, [r4, #32]
 800167c:	f023 0304 	bic.w	r3, r3, #4
 8001680:	e7b6      	b.n	80015f0 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001682:	f7fe ffb3 	bl	80005ec <HAL_GetTick>
 8001686:	eba0 0008 	sub.w	r0, r0, r8
 800168a:	42b0      	cmp	r0, r6
 800168c:	d9b6      	bls.n	80015fc <HAL_RCC_OscConfig+0x1e4>
 800168e:	e709      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
 8001690:	40021000 	.word	0x40021000
 8001694:	42420000 	.word	0x42420000
 8001698:	42420480 	.word	0x42420480
 800169c:	20000054 	.word	0x20000054
 80016a0:	40007000 	.word	0x40007000
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80016a4:	4c4f      	ldr	r4, [pc, #316]	; (80017e4 <HAL_RCC_OscConfig+0x3cc>)
 80016a6:	6863      	ldr	r3, [r4, #4]
 80016a8:	03d8      	lsls	r0, r3, #15
 80016aa:	d508      	bpl.n	80016be <HAL_RCC_OscConfig+0x2a6>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80016ac:	6863      	ldr	r3, [r4, #4]
 80016ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80016b2:	2b08      	cmp	r3, #8
 80016b4:	d103      	bne.n	80016be <HAL_RCC_OscConfig+0x2a6>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80016b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80016b8:	03d9      	lsls	r1, r3, #15
 80016ba:	f53f aedc 	bmi.w	8001476 <HAL_RCC_OscConfig+0x5e>
      if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80016be:	2a02      	cmp	r2, #2
 80016c0:	d133      	bne.n	800172a <HAL_RCC_OscConfig+0x312>
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	00da      	lsls	r2, r3, #3
 80016c6:	d506      	bpl.n	80016d6 <HAL_RCC_OscConfig+0x2be>
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80016c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 80016ca:	6b6a      	ldr	r2, [r5, #52]	; 0x34
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80016cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 80016d0:	4293      	cmp	r3, r2
 80016d2:	f47f aed0 	bne.w	8001476 <HAL_RCC_OscConfig+0x5e>
        __HAL_RCC_PLL2_DISABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	4e43      	ldr	r6, [pc, #268]	; (80017e8 <HAL_RCC_OscConfig+0x3d0>)
 80016da:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80016dc:	f7fe ff86 	bl	80005ec <HAL_GetTick>
 80016e0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80016e2:	6823      	ldr	r3, [r4, #0]
 80016e4:	011b      	lsls	r3, r3, #4
 80016e6:	d41a      	bmi.n	800171e <HAL_RCC_OscConfig+0x306>
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80016e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016ea:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80016ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016f0:	4313      	orrs	r3, r2
 80016f2:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80016f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016f6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80016f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80016fc:	4313      	orrs	r3, r2
 80016fe:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_ENABLE();
 8001700:	2301      	movs	r3, #1
 8001702:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001704:	f7fe ff72 	bl	80005ec <HAL_GetTick>
 8001708:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800170a:	6823      	ldr	r3, [r4, #0]
 800170c:	011f      	lsls	r7, r3, #4
 800170e:	f53f ae98 	bmi.w	8001442 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001712:	f7fe ff6b 	bl	80005ec <HAL_GetTick>
 8001716:	1b80      	subs	r0, r0, r6
 8001718:	2864      	cmp	r0, #100	; 0x64
 800171a:	d9f6      	bls.n	800170a <HAL_RCC_OscConfig+0x2f2>
 800171c:	e6c2      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800171e:	f7fe ff65 	bl	80005ec <HAL_GetTick>
 8001722:	1bc0      	subs	r0, r0, r7
 8001724:	2864      	cmp	r0, #100	; 0x64
 8001726:	d9dc      	bls.n	80016e2 <HAL_RCC_OscConfig+0x2ca>
 8001728:	e6bc      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_PLL2_DISABLE();
 800172a:	2200      	movs	r2, #0
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800172c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800172e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001732:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_DISABLE();
 8001734:	4b2c      	ldr	r3, [pc, #176]	; (80017e8 <HAL_RCC_OscConfig+0x3d0>)
 8001736:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001738:	f7fe ff58 	bl	80005ec <HAL_GetTick>
 800173c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800173e:	6823      	ldr	r3, [r4, #0]
 8001740:	0118      	lsls	r0, r3, #4
 8001742:	f57f ae7e 	bpl.w	8001442 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001746:	f7fe ff51 	bl	80005ec <HAL_GetTick>
 800174a:	1b80      	subs	r0, r0, r6
 800174c:	2864      	cmp	r0, #100	; 0x64
 800174e:	d9f6      	bls.n	800173e <HAL_RCC_OscConfig+0x326>
 8001750:	e6a8      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001752:	4c24      	ldr	r4, [pc, #144]	; (80017e4 <HAL_RCC_OscConfig+0x3cc>)
 8001754:	6863      	ldr	r3, [r4, #4]
 8001756:	f003 030c 	and.w	r3, r3, #12
 800175a:	2b08      	cmp	r3, #8
 800175c:	f43f ae8b 	beq.w	8001476 <HAL_RCC_OscConfig+0x5e>
 8001760:	2300      	movs	r3, #0
 8001762:	4e22      	ldr	r6, [pc, #136]	; (80017ec <HAL_RCC_OscConfig+0x3d4>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001764:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001766:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001768:	d12f      	bne.n	80017ca <HAL_RCC_OscConfig+0x3b2>
        tickstart = HAL_GetTick();
 800176a:	f7fe ff3f 	bl	80005ec <HAL_GetTick>
 800176e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001770:	6823      	ldr	r3, [r4, #0]
 8001772:	0199      	lsls	r1, r3, #6
 8001774:	d423      	bmi.n	80017be <HAL_RCC_OscConfig+0x3a6>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001776:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177c:	d109      	bne.n	8001792 <HAL_RCC_OscConfig+0x37a>
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 800177e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001780:	6869      	ldr	r1, [r5, #4]
 8001782:	430a      	orrs	r2, r1
 8001784:	62e2      	str	r2, [r4, #44]	; 0x2c
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001786:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001788:	68e9      	ldr	r1, [r5, #12]
 800178a:	f022 020f 	bic.w	r2, r2, #15
 800178e:	430a      	orrs	r2, r1
 8001790:	62e2      	str	r2, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001792:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8001794:	6862      	ldr	r2, [r4, #4]
 8001796:	430b      	orrs	r3, r1
 8001798:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800179c:	4313      	orrs	r3, r2
 800179e:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80017a0:	2301      	movs	r3, #1
 80017a2:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80017a4:	f7fe ff22 	bl	80005ec <HAL_GetTick>
 80017a8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017aa:	6823      	ldr	r3, [r4, #0]
 80017ac:	019a      	lsls	r2, r3, #6
 80017ae:	f53f ae4c 	bmi.w	800144a <HAL_RCC_OscConfig+0x32>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b2:	f7fe ff1b 	bl	80005ec <HAL_GetTick>
 80017b6:	1b40      	subs	r0, r0, r5
 80017b8:	2802      	cmp	r0, #2
 80017ba:	d9f6      	bls.n	80017aa <HAL_RCC_OscConfig+0x392>
 80017bc:	e672      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017be:	f7fe ff15 	bl	80005ec <HAL_GetTick>
 80017c2:	1bc0      	subs	r0, r0, r7
 80017c4:	2802      	cmp	r0, #2
 80017c6:	d9d3      	bls.n	8001770 <HAL_RCC_OscConfig+0x358>
 80017c8:	e66c      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
        tickstart = HAL_GetTick();
 80017ca:	f7fe ff0f 	bl	80005ec <HAL_GetTick>
 80017ce:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d0:	6823      	ldr	r3, [r4, #0]
 80017d2:	019b      	lsls	r3, r3, #6
 80017d4:	f57f ae39 	bpl.w	800144a <HAL_RCC_OscConfig+0x32>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017d8:	f7fe ff08 	bl	80005ec <HAL_GetTick>
 80017dc:	1b40      	subs	r0, r0, r5
 80017de:	2802      	cmp	r0, #2
 80017e0:	d9f6      	bls.n	80017d0 <HAL_RCC_OscConfig+0x3b8>
 80017e2:	e65f      	b.n	80014a4 <HAL_RCC_OscConfig+0x8c>
 80017e4:	40021000 	.word	0x40021000
 80017e8:	42420068 	.word	0x42420068
 80017ec:	42420060 	.word	0x42420060

080017f0 <HAL_RCC_GetSysClockFreq>:
{
 80017f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f2:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80017f4:	466a      	mov	r2, sp
 80017f6:	4b2a      	ldr	r3, [pc, #168]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80017f8:	f103 0508 	add.w	r5, r3, #8
 80017fc:	4614      	mov	r4, r2
 80017fe:	6818      	ldr	r0, [r3, #0]
 8001800:	6859      	ldr	r1, [r3, #4]
 8001802:	3308      	adds	r3, #8
 8001804:	c403      	stmia	r4!, {r0, r1}
 8001806:	42ab      	cmp	r3, r5
 8001808:	4622      	mov	r2, r4
 800180a:	d1f7      	bne.n	80017fc <HAL_RCC_GetSysClockFreq+0xc>
 800180c:	6818      	ldr	r0, [r3, #0]
 800180e:	889b      	ldrh	r3, [r3, #4]
 8001810:	6020      	str	r0, [r4, #0]
 8001812:	80a3      	strh	r3, [r4, #4]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001814:	4b23      	ldr	r3, [pc, #140]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001816:	ac04      	add	r4, sp, #16
 8001818:	f103 0510 	add.w	r5, r3, #16
 800181c:	4622      	mov	r2, r4
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	6859      	ldr	r1, [r3, #4]
 8001822:	3308      	adds	r3, #8
 8001824:	c203      	stmia	r2!, {r0, r1}
 8001826:	42ab      	cmp	r3, r5
 8001828:	4614      	mov	r4, r2
 800182a:	d1f7      	bne.n	800181c <HAL_RCC_GetSysClockFreq+0x2c>
  tmpreg = RCC->CFGR;
 800182c:	491e      	ldr	r1, [pc, #120]	; (80018a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800182e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001830:	f003 020c 	and.w	r2, r3, #12
 8001834:	2a08      	cmp	r2, #8
 8001836:	d131      	bne.n	800189c <HAL_RCC_GetSysClockFreq+0xac>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001838:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800183c:	a808      	add	r0, sp, #32
 800183e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001840:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001842:	f812 6c20 	ldrb.w	r6, [r2, #-32]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001846:	d526      	bpl.n	8001896 <HAL_RCC_GetSysClockFreq+0xa6>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001848:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800184a:	f003 030f 	and.w	r3, r3, #15
 800184e:	4403      	add	r3, r0
 8001850:	f813 2c10 	ldrb.w	r2, [r3, #-16]
        if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8001854:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001856:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800185a:	4b14      	ldr	r3, [pc, #80]	; (80018ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800185c:	d016      	beq.n	800188c <HAL_RCC_GetSysClockFreq+0x9c>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800185e:	6acf      	ldr	r7, [r1, #44]	; 0x2c
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001860:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8001862:	f3c4 2403 	ubfx	r4, r4, #8, #4
 8001866:	3402      	adds	r4, #2
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001868:	fba4 4506 	umull	r4, r5, r4, r6
 800186c:	fba4 0103 	umull	r0, r1, r4, r3
 8001870:	fb03 1105 	mla	r1, r3, r5, r1
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8001874:	f3c7 1303 	ubfx	r3, r7, #4, #4
 8001878:	3301      	adds	r3, #1
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800187a:	fba3 2302 	umull	r2, r3, r3, r2
 800187e:	f7fe fceb 	bl	8000258 <__aeabi_uldivmod>
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8001882:	2e0d      	cmp	r6, #13
 8001884:	d100      	bne.n	8001888 <HAL_RCC_GetSysClockFreq+0x98>
            pllclk = pllclk / 2;
 8001886:	0840      	lsrs	r0, r0, #1
}
 8001888:	b009      	add	sp, #36	; 0x24
 800188a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800188c:	fb03 f006 	mul.w	r0, r3, r6
 8001890:	fbb0 f0f2 	udiv	r0, r0, r2
 8001894:	e7f5      	b.n	8001882 <HAL_RCC_GetSysClockFreq+0x92>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001896:	4806      	ldr	r0, [pc, #24]	; (80018b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001898:	4370      	muls	r0, r6
 800189a:	e7f5      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x98>
      sysclockfreq = HSE_VALUE;
 800189c:	4803      	ldr	r0, [pc, #12]	; (80018ac <HAL_RCC_GetSysClockFreq+0xbc>)
  return sysclockfreq;
 800189e:	e7f3      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x98>
 80018a0:	080056e4 	.word	0x080056e4
 80018a4:	080056f2 	.word	0x080056f2
 80018a8:	40021000 	.word	0x40021000
 80018ac:	007a1200 	.word	0x007a1200
 80018b0:	003d0900 	.word	0x003d0900

080018b4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018b4:	4a54      	ldr	r2, [pc, #336]	; (8001a08 <HAL_RCC_ClockConfig+0x154>)
{
 80018b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ba:	6813      	ldr	r3, [r2, #0]
{
 80018bc:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	428b      	cmp	r3, r1
{
 80018c4:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018c6:	d32a      	bcc.n	800191e <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c8:	6829      	ldr	r1, [r5, #0]
 80018ca:	078c      	lsls	r4, r1, #30
 80018cc:	d434      	bmi.n	8001938 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ce:	07ca      	lsls	r2, r1, #31
 80018d0:	d447      	bmi.n	8001962 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80018d2:	4a4d      	ldr	r2, [pc, #308]	; (8001a08 <HAL_RCC_ClockConfig+0x154>)
 80018d4:	6813      	ldr	r3, [r2, #0]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	429e      	cmp	r6, r3
 80018dc:	f0c0 8082 	bcc.w	80019e4 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e0:	682a      	ldr	r2, [r5, #0]
 80018e2:	4c4a      	ldr	r4, [pc, #296]	; (8001a0c <HAL_RCC_ClockConfig+0x158>)
 80018e4:	f012 0f04 	tst.w	r2, #4
 80018e8:	f040 8087 	bne.w	80019fa <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ec:	0713      	lsls	r3, r2, #28
 80018ee:	d506      	bpl.n	80018fe <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018f0:	6863      	ldr	r3, [r4, #4]
 80018f2:	692a      	ldr	r2, [r5, #16]
 80018f4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80018f8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018fc:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018fe:	f7ff ff77 	bl	80017f0 <HAL_RCC_GetSysClockFreq>
 8001902:	6863      	ldr	r3, [r4, #4]
 8001904:	4a42      	ldr	r2, [pc, #264]	; (8001a10 <HAL_RCC_ClockConfig+0x15c>)
 8001906:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800190a:	5cd3      	ldrb	r3, [r2, r3]
 800190c:	40d8      	lsrs	r0, r3
 800190e:	4b41      	ldr	r3, [pc, #260]	; (8001a14 <HAL_RCC_ClockConfig+0x160>)
 8001910:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001912:	200f      	movs	r0, #15
 8001914:	f7fe fe28 	bl	8000568 <HAL_InitTick>
  return HAL_OK;
 8001918:	2000      	movs	r0, #0
}
 800191a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191e:	6813      	ldr	r3, [r2, #0]
 8001920:	f023 0307 	bic.w	r3, r3, #7
 8001924:	430b      	orrs	r3, r1
 8001926:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001928:	6813      	ldr	r3, [r2, #0]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	4299      	cmp	r1, r3
 8001930:	d0ca      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001932:	2001      	movs	r0, #1
 8001934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001938:	4b34      	ldr	r3, [pc, #208]	; (8001a0c <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800193e:	bf1e      	ittt	ne
 8001940:	685a      	ldrne	r2, [r3, #4]
 8001942:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001946:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001948:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800194a:	bf42      	ittt	mi
 800194c:	685a      	ldrmi	r2, [r3, #4]
 800194e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001952:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	68a8      	ldr	r0, [r5, #8]
 8001958:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800195c:	4302      	orrs	r2, r0
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	e7b5      	b.n	80018ce <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001962:	686a      	ldr	r2, [r5, #4]
 8001964:	4c29      	ldr	r4, [pc, #164]	; (8001a0c <HAL_RCC_ClockConfig+0x158>)
 8001966:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001968:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800196a:	d11c      	bne.n	80019a6 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001970:	d0df      	beq.n	8001932 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001972:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001974:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001978:	f023 0303 	bic.w	r3, r3, #3
 800197c:	4313      	orrs	r3, r2
 800197e:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001980:	f7fe fe34 	bl	80005ec <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001984:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001986:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001988:	2b01      	cmp	r3, #1
 800198a:	d114      	bne.n	80019b6 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800198c:	6863      	ldr	r3, [r4, #4]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	2b04      	cmp	r3, #4
 8001994:	d09d      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001996:	f7fe fe29 	bl	80005ec <HAL_GetTick>
 800199a:	1bc0      	subs	r0, r0, r7
 800199c:	4540      	cmp	r0, r8
 800199e:	d9f5      	bls.n	800198c <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80019a0:	2003      	movs	r0, #3
 80019a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a6:	2a02      	cmp	r2, #2
 80019a8:	d102      	bne.n	80019b0 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019aa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019ae:	e7df      	b.n	8001970 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b0:	f013 0f02 	tst.w	r3, #2
 80019b4:	e7dc      	b.n	8001970 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d10f      	bne.n	80019da <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ba:	6863      	ldr	r3, [r4, #4]
 80019bc:	f003 030c 	and.w	r3, r3, #12
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	d086      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c4:	f7fe fe12 	bl	80005ec <HAL_GetTick>
 80019c8:	1bc0      	subs	r0, r0, r7
 80019ca:	4540      	cmp	r0, r8
 80019cc:	d9f5      	bls.n	80019ba <HAL_RCC_ClockConfig+0x106>
 80019ce:	e7e7      	b.n	80019a0 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019d0:	f7fe fe0c 	bl	80005ec <HAL_GetTick>
 80019d4:	1bc0      	subs	r0, r0, r7
 80019d6:	4540      	cmp	r0, r8
 80019d8:	d8e2      	bhi.n	80019a0 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019da:	6863      	ldr	r3, [r4, #4]
 80019dc:	f013 0f0c 	tst.w	r3, #12
 80019e0:	d1f6      	bne.n	80019d0 <HAL_RCC_ClockConfig+0x11c>
 80019e2:	e776      	b.n	80018d2 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019e4:	6813      	ldr	r3, [r2, #0]
 80019e6:	f023 0307 	bic.w	r3, r3, #7
 80019ea:	4333      	orrs	r3, r6
 80019ec:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ee:	6813      	ldr	r3, [r2, #0]
 80019f0:	f003 0307 	and.w	r3, r3, #7
 80019f4:	429e      	cmp	r6, r3
 80019f6:	d19c      	bne.n	8001932 <HAL_RCC_ClockConfig+0x7e>
 80019f8:	e772      	b.n	80018e0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019fa:	6863      	ldr	r3, [r4, #4]
 80019fc:	68e9      	ldr	r1, [r5, #12]
 80019fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a02:	430b      	orrs	r3, r1
 8001a04:	6063      	str	r3, [r4, #4]
 8001a06:	e771      	b.n	80018ec <HAL_RCC_ClockConfig+0x38>
 8001a08:	40022000 	.word	0x40022000
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	080057ff 	.word	0x080057ff
 8001a14:	20000054 	.word	0x20000054

08001a18 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a1a:	4a05      	ldr	r2, [pc, #20]	; (8001a30 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a22:	5cd3      	ldrb	r3, [r2, r3]
 8001a24:	4a03      	ldr	r2, [pc, #12]	; (8001a34 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a26:	6810      	ldr	r0, [r2, #0]
}    
 8001a28:	40d8      	lsrs	r0, r3
 8001a2a:	4770      	bx	lr
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	0800580f 	.word	0x0800580f
 8001a34:	20000054 	.word	0x20000054

08001a38 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a38:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a3a:	4a05      	ldr	r2, [pc, #20]	; (8001a50 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a42:	5cd3      	ldrb	r3, [r2, r3]
 8001a44:	4a03      	ldr	r2, [pc, #12]	; (8001a54 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a46:	6810      	ldr	r0, [r2, #0]
} 
 8001a48:	40d8      	lsrs	r0, r3
 8001a4a:	4770      	bx	lr
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	0800580f 	.word	0x0800580f
 8001a54:	20000054 	.word	0x20000054

08001a58 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a58:	6803      	ldr	r3, [r0, #0]
{
 8001a5a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a5e:	f013 0f01 	tst.w	r3, #1
{
 8001a62:	4605      	mov	r5, r0
 8001a64:	4c57      	ldr	r4, [pc, #348]	; (8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a66:	d01f      	beq.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x50>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a68:	69e3      	ldr	r3, [r4, #28]
 8001a6a:	00da      	lsls	r2, r3, #3
 8001a6c:	d447      	bmi.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001a6e:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a70:	69e3      	ldr	r3, [r4, #28]
 8001a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a76:	61e3      	str	r3, [r4, #28]
 8001a78:	69e3      	ldr	r3, [r4, #28]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a82:	4e51      	ldr	r6, [pc, #324]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8001a84:	6833      	ldr	r3, [r6, #0]
 8001a86:	05db      	lsls	r3, r3, #23
 8001a88:	d53b      	bpl.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a8a:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a8c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001a90:	d14b      	bne.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001a92:	6a23      	ldr	r3, [r4, #32]
 8001a94:	686a      	ldr	r2, [r5, #4]
 8001a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a9e:	b11f      	cbz	r7, 8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa0:	69e3      	ldr	r3, [r4, #28]
 8001aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001aa8:	682a      	ldr	r2, [r5, #0]
 8001aaa:	0793      	lsls	r3, r2, #30
 8001aac:	d505      	bpl.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001aae:	6863      	ldr	r3, [r4, #4]
 8001ab0:	68a9      	ldr	r1, [r5, #8]
 8001ab2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ab6:	430b      	orrs	r3, r1
 8001ab8:	6063      	str	r3, [r4, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8001aba:	0757      	lsls	r7, r2, #29
 8001abc:	d505      	bpl.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8001abe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ac0:	68e9      	ldr	r1, [r5, #12]
 8001ac2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001ac6:	430b      	orrs	r3, r1
 8001ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8001aca:	0716      	lsls	r6, r2, #28
 8001acc:	d505      	bpl.n	8001ada <HAL_RCCEx_PeriphCLKConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
    
    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8001ace:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ad0:	692a      	ldr	r2, [r5, #16]
 8001ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	62e3      	str	r3, [r4, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/ 
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8001ada:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001adc:	0398      	lsls	r0, r3, #14
 8001ade:	d466      	bmi.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x156>
 8001ae0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ae2:	0359      	lsls	r1, r3, #13
 8001ae4:	d463      	bmi.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x156>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001ae6:	6828      	ldr	r0, [r5, #0]
 8001ae8:	f010 0010 	ands.w	r0, r0, #16
 8001aec:	d01a      	beq.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001aee:	6863      	ldr	r3, [r4, #4]
 8001af0:	69ea      	ldr	r2, [r5, #28]
 8001af2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001af6:	4313      	orrs	r3, r2
 8001af8:	6063      	str	r3, [r4, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001afa:	2000      	movs	r0, #0
 8001afc:	e012      	b.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    FlagStatus       pwrclkchanged = RESET;
 8001afe:	2700      	movs	r7, #0
 8001b00:	e7bf      	b.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b02:	6833      	ldr	r3, [r6, #0]
 8001b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b08:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b0a:	f7fe fd6f 	bl	80005ec <HAL_GetTick>
 8001b0e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b10:	6833      	ldr	r3, [r6, #0]
 8001b12:	05d8      	lsls	r0, r3, #23
 8001b14:	d4b9      	bmi.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b16:	f7fe fd69 	bl	80005ec <HAL_GetTick>
 8001b1a:	eba0 0008 	sub.w	r0, r0, r8
 8001b1e:	2864      	cmp	r0, #100	; 0x64
 8001b20:	d9f6      	bls.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
          return HAL_TIMEOUT;
 8001b22:	2003      	movs	r0, #3
}
 8001b24:	b002      	add	sp, #8
 8001b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b2a:	686a      	ldr	r2, [r5, #4]
 8001b2c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d0ae      	beq.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b34:	2001      	movs	r0, #1
 8001b36:	4a25      	ldr	r2, [pc, #148]	; (8001bcc <HAL_RCCEx_PeriphCLKConfig+0x174>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b38:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b3a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b3c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b3e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b42:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001b44:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b46:	07d9      	lsls	r1, r3, #31
 8001b48:	d5a3      	bpl.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8001b4a:	f7fe fd4f 	bl	80005ec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001b52:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b54:	6a23      	ldr	r3, [r4, #32]
 8001b56:	079a      	lsls	r2, r3, #30
 8001b58:	d49b      	bmi.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7fe fd47 	bl	80005ec <HAL_GetTick>
 8001b5e:	1b80      	subs	r0, r0, r6
 8001b60:	4540      	cmp	r0, r8
 8001b62:	d9f7      	bls.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8001b64:	e7dd      	b.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0xca>
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	69a9      	ldr	r1, [r5, #24]
 8001b6a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8001b6e:	d004      	beq.n	8001b7a <HAL_RCCEx_PeriphCLKConfig+0x122>
        (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8001b70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001b72:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8001b76:	428a      	cmp	r2, r1
 8001b78:	d122      	bne.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x168>
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8001b7a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b80:	430b      	orrs	r3, r1
 8001b82:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8001b84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b86:	696a      	ldr	r2, [r5, #20]
 8001b88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001b8c:	4313      	orrs	r3, r2
      __HAL_RCC_PLLI2S_ENABLE();
 8001b8e:	2201      	movs	r2, #1
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8001b90:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_RCC_PLLI2S_ENABLE();
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001b94:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001b96:	f7fe fd29 	bl	80005ec <HAL_GetTick>
 8001b9a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	009a      	lsls	r2, r3, #2
 8001ba0:	d4a1      	bmi.n	8001ae6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001ba2:	f7fe fd23 	bl	80005ec <HAL_GetTick>
 8001ba6:	1b80      	subs	r0, r0, r6
 8001ba8:	2864      	cmp	r0, #100	; 0x64
 8001baa:	d9f7      	bls.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x144>
 8001bac:	e7b9      	b.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0xca>
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	d5d8      	bpl.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8001bb4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bb6:	696a      	ldr	r2, [r5, #20]
 8001bb8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d092      	beq.n	8001ae6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        return HAL_ERROR;
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	e7af      	b.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40007000 	.word	0x40007000
 8001bcc:	42420440 	.word	0x42420440
 8001bd0:	42420070 	.word	0x42420070

08001bd4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001bd4:	6803      	ldr	r3, [r0, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001bdc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bde:	695a      	ldr	r2, [r3, #20]
 8001be0:	f022 0201 	bic.w	r2, r2, #1
 8001be4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001be6:	2320      	movs	r3, #32
 8001be8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001bec:	4770      	bx	lr
	...

08001bf0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bf4:	6805      	ldr	r5, [r0, #0]
 8001bf6:	68c2      	ldr	r2, [r0, #12]
 8001bf8:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bfa:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bfc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c00:	4313      	orrs	r3, r2
 8001c02:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c04:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001c06:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c08:	430b      	orrs	r3, r1
 8001c0a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001c0c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001c10:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c14:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001c16:	4313      	orrs	r3, r2
 8001c18:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c1a:	696b      	ldr	r3, [r5, #20]
 8001c1c:	6982      	ldr	r2, [r0, #24]
 8001c1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c22:	4313      	orrs	r3, r2
 8001c24:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001c26:	4b40      	ldr	r3, [pc, #256]	; (8001d28 <UART_SetConfig+0x138>)
{
 8001c28:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001c2a:	429d      	cmp	r5, r3
 8001c2c:	f04f 0419 	mov.w	r4, #25
 8001c30:	d146      	bne.n	8001cc0 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001c32:	f7ff ff01 	bl	8001a38 <HAL_RCC_GetPCLK2Freq>
 8001c36:	fb04 f300 	mul.w	r3, r4, r0
 8001c3a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001c3e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001c42:	00b6      	lsls	r6, r6, #2
 8001c44:	fbb3 f3f6 	udiv	r3, r3, r6
 8001c48:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c4c:	011e      	lsls	r6, r3, #4
 8001c4e:	f7ff fef3 	bl	8001a38 <HAL_RCC_GetPCLK2Freq>
 8001c52:	4360      	muls	r0, r4
 8001c54:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	fbb0 f7f3 	udiv	r7, r0, r3
 8001c5e:	f7ff feeb 	bl	8001a38 <HAL_RCC_GetPCLK2Freq>
 8001c62:	4360      	muls	r0, r4
 8001c64:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c6e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c72:	fb08 7313 	mls	r3, r8, r3, r7
 8001c76:	011b      	lsls	r3, r3, #4
 8001c78:	3332      	adds	r3, #50	; 0x32
 8001c7a:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c7e:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001c82:	f7ff fed9 	bl	8001a38 <HAL_RCC_GetPCLK2Freq>
 8001c86:	4360      	muls	r0, r4
 8001c88:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001c8c:	0092      	lsls	r2, r2, #2
 8001c8e:	fbb0 faf2 	udiv	sl, r0, r2
 8001c92:	f7ff fed1 	bl	8001a38 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001c96:	4360      	muls	r0, r4
 8001c98:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ca2:	fbb3 f3f8 	udiv	r3, r3, r8
 8001ca6:	fb08 a313 	mls	r3, r8, r3, sl
 8001caa:	011b      	lsls	r3, r3, #4
 8001cac:	3332      	adds	r3, #50	; 0x32
 8001cae:	fbb3 f3f8 	udiv	r3, r3, r8
 8001cb2:	f003 030f 	and.w	r3, r3, #15
 8001cb6:	433b      	orrs	r3, r7
 8001cb8:	4433      	add	r3, r6
 8001cba:	60ab      	str	r3, [r5, #8]
 8001cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cc0:	f7ff feaa 	bl	8001a18 <HAL_RCC_GetPCLK1Freq>
 8001cc4:	fb04 f300 	mul.w	r3, r4, r0
 8001cc8:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001ccc:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001cd0:	00b6      	lsls	r6, r6, #2
 8001cd2:	fbb3 f3f6 	udiv	r3, r3, r6
 8001cd6:	fbb3 f3f8 	udiv	r3, r3, r8
 8001cda:	011e      	lsls	r6, r3, #4
 8001cdc:	f7ff fe9c 	bl	8001a18 <HAL_RCC_GetPCLK1Freq>
 8001ce0:	4360      	muls	r0, r4
 8001ce2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	fbb0 f7f3 	udiv	r7, r0, r3
 8001cec:	f7ff fe94 	bl	8001a18 <HAL_RCC_GetPCLK1Freq>
 8001cf0:	4360      	muls	r0, r4
 8001cf2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cfc:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d00:	fb08 7313 	mls	r3, r8, r3, r7
 8001d04:	011b      	lsls	r3, r3, #4
 8001d06:	3332      	adds	r3, #50	; 0x32
 8001d08:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d0c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001d10:	f7ff fe82 	bl	8001a18 <HAL_RCC_GetPCLK1Freq>
 8001d14:	4360      	muls	r0, r4
 8001d16:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001d1a:	0092      	lsls	r2, r2, #2
 8001d1c:	fbb0 faf2 	udiv	sl, r0, r2
 8001d20:	f7ff fe7a 	bl	8001a18 <HAL_RCC_GetPCLK1Freq>
 8001d24:	e7b7      	b.n	8001c96 <UART_SetConfig+0xa6>
 8001d26:	bf00      	nop
 8001d28:	40013800 	.word	0x40013800

08001d2c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d2e:	4604      	mov	r4, r0
 8001d30:	460e      	mov	r6, r1
 8001d32:	4617      	mov	r7, r2
 8001d34:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001d36:	6821      	ldr	r1, [r4, #0]
 8001d38:	680b      	ldr	r3, [r1, #0]
 8001d3a:	ea36 0303 	bics.w	r3, r6, r3
 8001d3e:	d101      	bne.n	8001d44 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001d40:	2000      	movs	r0, #0
}
 8001d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001d44:	1c6b      	adds	r3, r5, #1
 8001d46:	d0f7      	beq.n	8001d38 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001d48:	b995      	cbnz	r5, 8001d70 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d4a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001d4c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d54:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d56:	695a      	ldr	r2, [r3, #20]
 8001d58:	f022 0201 	bic.w	r2, r2, #1
 8001d5c:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001d5e:	2320      	movs	r3, #32
 8001d60:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001d64:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001d70:	f7fe fc3c 	bl	80005ec <HAL_GetTick>
 8001d74:	1bc0      	subs	r0, r0, r7
 8001d76:	4285      	cmp	r5, r0
 8001d78:	d2dd      	bcs.n	8001d36 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001d7a:	e7e6      	b.n	8001d4a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001d7c <HAL_UART_Init>:
{
 8001d7c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001d7e:	4604      	mov	r4, r0
 8001d80:	b340      	cbz	r0, 8001dd4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001d82:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001d86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d8a:	b91b      	cbnz	r3, 8001d94 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001d8c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001d90:	f002 f972 	bl	8004078 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001d94:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001d96:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001d98:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001d9c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001d9e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001da0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001da4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001da6:	f7ff ff23 	bl	8001bf0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001daa:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dac:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001db4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001db6:	695a      	ldr	r2, [r3, #20]
 8001db8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dbc:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dc4:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001dc6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dc8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001dca:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001dce:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001dd2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001dd4:	2001      	movs	r0, #1
}
 8001dd6:	bd10      	pop	{r4, pc}

08001dd8 <HAL_UART_Transmit>:
{
 8001dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ddc:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001dde:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001de2:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001de4:	2b20      	cmp	r3, #32
{
 8001de6:	460d      	mov	r5, r1
 8001de8:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001dea:	d14e      	bne.n	8001e8a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8001dec:	2900      	cmp	r1, #0
 8001dee:	d049      	beq.n	8001e84 <HAL_UART_Transmit+0xac>
 8001df0:	2a00      	cmp	r2, #0
 8001df2:	d047      	beq.n	8001e84 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001df4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d046      	beq.n	8001e8a <HAL_UART_Transmit+0xb2>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e06:	2321      	movs	r3, #33	; 0x21
 8001e08:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001e0c:	f7fe fbee 	bl	80005ec <HAL_GetTick>
 8001e10:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001e12:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e16:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001e1a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	b96b      	cbnz	r3, 8001e3c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e20:	463b      	mov	r3, r7
 8001e22:	4632      	mov	r2, r6
 8001e24:	2140      	movs	r1, #64	; 0x40
 8001e26:	4620      	mov	r0, r4
 8001e28:	f7ff ff80 	bl	8001d2c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001e2c:	b9a8      	cbnz	r0, 8001e5a <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001e2e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001e30:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001e34:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001e3c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e3e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001e40:	3b01      	subs	r3, #1
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e46:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e48:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e4e:	4620      	mov	r0, r4
 8001e50:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e52:	d10e      	bne.n	8001e72 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e54:	f7ff ff6a 	bl	8001d2c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001e58:	b110      	cbz	r0, 8001e60 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001e60:	882b      	ldrh	r3, [r5, #0]
 8001e62:	6822      	ldr	r2, [r4, #0]
 8001e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e68:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001e6a:	6923      	ldr	r3, [r4, #16]
 8001e6c:	b943      	cbnz	r3, 8001e80 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8001e6e:	3502      	adds	r5, #2
 8001e70:	e7d3      	b.n	8001e1a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e72:	f7ff ff5b 	bl	8001d2c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001e76:	2800      	cmp	r0, #0
 8001e78:	d1ef      	bne.n	8001e5a <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001e7a:	6823      	ldr	r3, [r4, #0]
 8001e7c:	782a      	ldrb	r2, [r5, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	3501      	adds	r5, #1
 8001e82:	e7ca      	b.n	8001e1a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001e84:	2001      	movs	r0, #1
 8001e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001e8a:	2002      	movs	r0, #2
}
 8001e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001e90 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001e90:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001e94:	2b20      	cmp	r3, #32
 8001e96:	d120      	bne.n	8001eda <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8001e98:	b1e9      	cbz	r1, 8001ed6 <HAL_UART_Receive_IT+0x46>
 8001e9a:	b1e2      	cbz	r2, 8001ed6 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8001e9c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d01a      	beq.n	8001eda <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001ea4:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001ea6:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea8:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001eaa:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eac:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001eae:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001eb2:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001eb4:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001eb6:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8001eb8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001ebc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001ec0:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001ec2:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8001ec4:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001ec6:	f041 0101 	orr.w	r1, r1, #1
 8001eca:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001ecc:	68d1      	ldr	r1, [r2, #12]
 8001ece:	f041 0120 	orr.w	r1, r1, #32
 8001ed2:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001ed4:	4770      	bx	lr
      return HAL_ERROR;
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	4770      	bx	lr
    return HAL_BUSY;
 8001eda:	2002      	movs	r0, #2
}
 8001edc:	4770      	bx	lr
	...

08001ee0 <HAL_UART_Transmit_DMA>:
{
 8001ee0:	b538      	push	{r3, r4, r5, lr}
 8001ee2:	4604      	mov	r4, r0
 8001ee4:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001ee6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001eea:	2a20      	cmp	r2, #32
 8001eec:	d12a      	bne.n	8001f44 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8001eee:	b339      	cbz	r1, 8001f40 <HAL_UART_Transmit_DMA+0x60>
 8001ef0:	b333      	cbz	r3, 8001f40 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8001ef2:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8001ef6:	2a01      	cmp	r2, #1
 8001ef8:	d024      	beq.n	8001f44 <HAL_UART_Transmit_DMA+0x64>
 8001efa:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001efc:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8001efe:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f02:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8001f04:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001f06:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f08:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f0a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001f0e:	4a0e      	ldr	r2, [pc, #56]	; (8001f48 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8001f10:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8001f12:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001f14:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001f16:	4a0d      	ldr	r2, [pc, #52]	; (8001f4c <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8001f18:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001f1a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001f1c:	4a0c      	ldr	r2, [pc, #48]	; (8001f50 <HAL_UART_Transmit_DMA+0x70>)
 8001f1e:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001f20:	6822      	ldr	r2, [r4, #0]
 8001f22:	3204      	adds	r2, #4
 8001f24:	f7fe feda 	bl	8000cdc <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001f28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f2c:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8001f2e:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001f30:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001f32:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8001f34:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001f38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f3c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8001f3e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8001f40:	2001      	movs	r0, #1
 8001f42:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8001f44:	2002      	movs	r0, #2
}
 8001f46:	bd38      	pop	{r3, r4, r5, pc}
 8001f48:	08001f57 	.word	0x08001f57
 8001f4c:	08001f85 	.word	0x08001f85
 8001f50:	0800200d 	.word	0x0800200d

08001f54 <HAL_UART_TxCpltCallback>:
 8001f54:	4770      	bx	lr

08001f56 <UART_DMATransmitCplt>:
{
 8001f56:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f58:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f5a:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f013 0320 	ands.w	r3, r3, #32
 8001f62:	d10a      	bne.n	8001f7a <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8001f64:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001f66:	6813      	ldr	r3, [r2, #0]
 8001f68:	695a      	ldr	r2, [r3, #20]
 8001f6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f6e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f70:	68da      	ldr	r2, [r3, #12]
 8001f72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f76:	60da      	str	r2, [r3, #12]
 8001f78:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	f7ff ffea 	bl	8001f54 <HAL_UART_TxCpltCallback>
 8001f80:	bd08      	pop	{r3, pc}

08001f82 <HAL_UART_TxHalfCpltCallback>:
 8001f82:	4770      	bx	lr

08001f84 <UART_DMATxHalfCplt>:
{
 8001f84:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8001f86:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001f88:	f7ff fffb 	bl	8001f82 <HAL_UART_TxHalfCpltCallback>
 8001f8c:	bd08      	pop	{r3, pc}

08001f8e <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001f8e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001f92:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001f94:	2b22      	cmp	r3, #34	; 0x22
 8001f96:	d136      	bne.n	8002006 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f98:	6883      	ldr	r3, [r0, #8]
 8001f9a:	6901      	ldr	r1, [r0, #16]
 8001f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fa0:	6802      	ldr	r2, [r0, #0]
 8001fa2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001fa4:	d123      	bne.n	8001fee <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001fa6:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001fa8:	b9e9      	cbnz	r1, 8001fe6 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001faa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fae:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001fb2:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8001fb4:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001fb6:	3c01      	subs	r4, #1
 8001fb8:	b2a4      	uxth	r4, r4
 8001fba:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001fbc:	b98c      	cbnz	r4, 8001fe2 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001fbe:	6803      	ldr	r3, [r0, #0]
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	f022 0220 	bic.w	r2, r2, #32
 8001fc6:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001fc8:	68da      	ldr	r2, [r3, #12]
 8001fca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fce:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001fd0:	695a      	ldr	r2, [r3, #20]
 8001fd2:	f022 0201 	bic.w	r2, r2, #1
 8001fd6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001fd8:	2320      	movs	r3, #32
 8001fda:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001fde:	f001 fded 	bl	8003bbc <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001fe2:	2000      	movs	r0, #0
}
 8001fe4:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	f823 2b01 	strh.w	r2, [r3], #1
 8001fec:	e7e1      	b.n	8001fb2 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001fee:	b921      	cbnz	r1, 8001ffa <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ff0:	1c59      	adds	r1, r3, #1
 8001ff2:	6852      	ldr	r2, [r2, #4]
 8001ff4:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001ff6:	701a      	strb	r2, [r3, #0]
 8001ff8:	e7dc      	b.n	8001fb4 <UART_Receive_IT+0x26>
 8001ffa:	6852      	ldr	r2, [r2, #4]
 8001ffc:	1c59      	adds	r1, r3, #1
 8001ffe:	6281      	str	r1, [r0, #40]	; 0x28
 8002000:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002004:	e7f7      	b.n	8001ff6 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002006:	2002      	movs	r0, #2
 8002008:	bd10      	pop	{r4, pc}

0800200a <HAL_UART_ErrorCallback>:
 800200a:	4770      	bx	lr

0800200c <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800200c:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 800200e:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002010:	680b      	ldr	r3, [r1, #0]
 8002012:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002014:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8002018:	2821      	cmp	r0, #33	; 0x21
 800201a:	d10a      	bne.n	8002032 <UART_DMAError+0x26>
 800201c:	0612      	lsls	r2, r2, #24
 800201e:	d508      	bpl.n	8002032 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8002020:	2200      	movs	r2, #0
 8002022:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800202a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800202c:	2220      	movs	r2, #32
 800202e:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8002032:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002034:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8002038:	2a22      	cmp	r2, #34	; 0x22
 800203a:	d106      	bne.n	800204a <UART_DMAError+0x3e>
 800203c:	065b      	lsls	r3, r3, #25
 800203e:	d504      	bpl.n	800204a <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8002040:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8002042:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8002044:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002046:	f7ff fdc5 	bl	8001bd4 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800204a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800204c:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800204e:	f043 0310 	orr.w	r3, r3, #16
 8002052:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002054:	f7ff ffd9 	bl	800200a <HAL_UART_ErrorCallback>
 8002058:	bd08      	pop	{r3, pc}
	...

0800205c <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800205c:	6803      	ldr	r3, [r0, #0]
{
 800205e:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002060:	681a      	ldr	r2, [r3, #0]
{
 8002062:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002064:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002066:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002068:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 800206a:	d107      	bne.n	800207c <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800206c:	0696      	lsls	r6, r2, #26
 800206e:	d55a      	bpl.n	8002126 <HAL_UART_IRQHandler+0xca>
 8002070:	068d      	lsls	r5, r1, #26
 8002072:	d558      	bpl.n	8002126 <HAL_UART_IRQHandler+0xca>
}
 8002074:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002078:	f7ff bf89 	b.w	8001f8e <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800207c:	f015 0501 	ands.w	r5, r5, #1
 8002080:	d102      	bne.n	8002088 <HAL_UART_IRQHandler+0x2c>
 8002082:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002086:	d04e      	beq.n	8002126 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002088:	07d3      	lsls	r3, r2, #31
 800208a:	d505      	bpl.n	8002098 <HAL_UART_IRQHandler+0x3c>
 800208c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800208e:	bf42      	ittt	mi
 8002090:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002092:	f043 0301 	orrmi.w	r3, r3, #1
 8002096:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002098:	0750      	lsls	r0, r2, #29
 800209a:	d504      	bpl.n	80020a6 <HAL_UART_IRQHandler+0x4a>
 800209c:	b11d      	cbz	r5, 80020a6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800209e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020a0:	f043 0302 	orr.w	r3, r3, #2
 80020a4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020a6:	0793      	lsls	r3, r2, #30
 80020a8:	d504      	bpl.n	80020b4 <HAL_UART_IRQHandler+0x58>
 80020aa:	b11d      	cbz	r5, 80020b4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020ae:	f043 0304 	orr.w	r3, r3, #4
 80020b2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020b4:	0716      	lsls	r6, r2, #28
 80020b6:	d504      	bpl.n	80020c2 <HAL_UART_IRQHandler+0x66>
 80020b8:	b11d      	cbz	r5, 80020c2 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020bc:	f043 0308 	orr.w	r3, r3, #8
 80020c0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d066      	beq.n	8002196 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020c8:	0695      	lsls	r5, r2, #26
 80020ca:	d504      	bpl.n	80020d6 <HAL_UART_IRQHandler+0x7a>
 80020cc:	0688      	lsls	r0, r1, #26
 80020ce:	d502      	bpl.n	80020d6 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80020d0:	4620      	mov	r0, r4
 80020d2:	f7ff ff5c 	bl	8001f8e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020d6:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80020d8:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020da:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020dc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80020de:	0711      	lsls	r1, r2, #28
 80020e0:	d402      	bmi.n	80020e8 <HAL_UART_IRQHandler+0x8c>
 80020e2:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80020e6:	d01a      	beq.n	800211e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80020e8:	f7ff fd74 	bl	8001bd4 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	695a      	ldr	r2, [r3, #20]
 80020f0:	0652      	lsls	r2, r2, #25
 80020f2:	d510      	bpl.n	8002116 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020f4:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80020f6:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020fc:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80020fe:	b150      	cbz	r0, 8002116 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002100:	4b25      	ldr	r3, [pc, #148]	; (8002198 <HAL_UART_IRQHandler+0x13c>)
 8002102:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002104:	f7fe fe28 	bl	8000d58 <HAL_DMA_Abort_IT>
 8002108:	2800      	cmp	r0, #0
 800210a:	d044      	beq.n	8002196 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800210c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800210e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002112:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002114:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002116:	4620      	mov	r0, r4
 8002118:	f7ff ff77 	bl	800200a <HAL_UART_ErrorCallback>
 800211c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800211e:	f7ff ff74 	bl	800200a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002122:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002124:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002126:	0616      	lsls	r6, r2, #24
 8002128:	d527      	bpl.n	800217a <HAL_UART_IRQHandler+0x11e>
 800212a:	060d      	lsls	r5, r1, #24
 800212c:	d525      	bpl.n	800217a <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800212e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002132:	2a21      	cmp	r2, #33	; 0x21
 8002134:	d12f      	bne.n	8002196 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002136:	68a2      	ldr	r2, [r4, #8]
 8002138:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800213c:	6a22      	ldr	r2, [r4, #32]
 800213e:	d117      	bne.n	8002170 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002140:	8811      	ldrh	r1, [r2, #0]
 8002142:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002146:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002148:	6921      	ldr	r1, [r4, #16]
 800214a:	b979      	cbnz	r1, 800216c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800214c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800214e:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002150:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002152:	3a01      	subs	r2, #1
 8002154:	b292      	uxth	r2, r2
 8002156:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002158:	b9ea      	cbnz	r2, 8002196 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800215a:	68da      	ldr	r2, [r3, #12]
 800215c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002160:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 800216c:	3201      	adds	r2, #1
 800216e:	e7ee      	b.n	800214e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002170:	1c51      	adds	r1, r2, #1
 8002172:	6221      	str	r1, [r4, #32]
 8002174:	7812      	ldrb	r2, [r2, #0]
 8002176:	605a      	str	r2, [r3, #4]
 8002178:	e7ea      	b.n	8002150 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800217a:	0650      	lsls	r0, r2, #25
 800217c:	d50b      	bpl.n	8002196 <HAL_UART_IRQHandler+0x13a>
 800217e:	064a      	lsls	r2, r1, #25
 8002180:	d509      	bpl.n	8002196 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002182:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002184:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800218a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800218c:	2320      	movs	r3, #32
 800218e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002192:	f7ff fedf 	bl	8001f54 <HAL_UART_TxCpltCallback>
 8002196:	bd70      	pop	{r4, r5, r6, pc}
 8002198:	0800219d 	.word	0x0800219d

0800219c <UART_DMAAbortOnError>:
{
 800219c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800219e:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021a0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80021a2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80021a4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80021a6:	f7ff ff30 	bl	800200a <HAL_UART_ErrorCallback>
 80021aa:	bd08      	pop	{r3, pc}

080021ac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80021ac:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80021ae:	f000 fe6d 	bl	8002e8c <vTaskStartScheduler>
  
  return osOK;
}
 80021b2:	2000      	movs	r0, #0
 80021b4:	bd08      	pop	{r3, pc}

080021b6 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80021b6:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80021b8:	f001 f8fa 	bl	80033b0 <xTaskGetSchedulerState>
 80021bc:	2801      	cmp	r0, #1
 80021be:	d003      	beq.n	80021c8 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80021c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80021c4:	f000 b8e6 	b.w	8002394 <xPortSysTickHandler>
 80021c8:	bd08      	pop	{r3, pc}

080021ca <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021ca:	f100 0308 	add.w	r3, r0, #8
 80021ce:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021d0:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021d4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021d6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021d8:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021da:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021dc:	6003      	str	r3, [r0, #0]
 80021de:	4770      	bx	lr

080021e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	6103      	str	r3, [r0, #16]
 80021e4:	4770      	bx	lr

080021e6 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80021e6:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021e8:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80021ea:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021ec:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80021f2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80021f4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80021f6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80021f8:	3301      	adds	r3, #1
 80021fa:	6003      	str	r3, [r0, #0]
 80021fc:	4770      	bx	lr

080021fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80021fe:	680a      	ldr	r2, [r1, #0]
{
 8002200:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002202:	1c53      	adds	r3, r2, #1
 8002204:	d10a      	bne.n	800221c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002206:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800220c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800220e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8002210:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002212:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002214:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002216:	3301      	adds	r3, #1
 8002218:	6003      	str	r3, [r0, #0]
 800221a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800221c:	f100 0308 	add.w	r3, r0, #8
 8002220:	685c      	ldr	r4, [r3, #4]
 8002222:	6825      	ldr	r5, [r4, #0]
 8002224:	42aa      	cmp	r2, r5
 8002226:	d3ef      	bcc.n	8002208 <vListInsert+0xa>
 8002228:	4623      	mov	r3, r4
 800222a:	e7f9      	b.n	8002220 <vListInsert+0x22>

0800222c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800222c:	6841      	ldr	r1, [r0, #4]
 800222e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002230:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002232:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002234:	6882      	ldr	r2, [r0, #8]
 8002236:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002238:	6859      	ldr	r1, [r3, #4]
 800223a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800223c:	bf08      	it	eq
 800223e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002240:	2200      	movs	r2, #0
 8002242:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8002244:	6818      	ldr	r0, [r3, #0]
 8002246:	3801      	subs	r0, #1
 8002248:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800224a:	4770      	bx	lr

0800224c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800224c:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <prvTaskExitError+0x2c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	3301      	adds	r3, #1
 8002252:	d008      	beq.n	8002266 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002258:	f383 8811 	msr	BASEPRI, r3
 800225c:	f3bf 8f6f 	isb	sy
 8002260:	f3bf 8f4f 	dsb	sy
 8002264:	e7fe      	b.n	8002264 <prvTaskExitError+0x18>
 8002266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800226a:	f383 8811 	msr	BASEPRI, r3
 800226e:	f3bf 8f6f 	isb	sy
 8002272:	f3bf 8f4f 	dsb	sy
 8002276:	e7fe      	b.n	8002276 <prvTaskExitError+0x2a>
 8002278:	20000008 	.word	0x20000008

0800227c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800227c:	4806      	ldr	r0, [pc, #24]	; (8002298 <prvPortStartFirstTask+0x1c>)
 800227e:	6800      	ldr	r0, [r0, #0]
 8002280:	6800      	ldr	r0, [r0, #0]
 8002282:	f380 8808 	msr	MSP, r0
 8002286:	b662      	cpsie	i
 8002288:	b661      	cpsie	f
 800228a:	f3bf 8f4f 	dsb	sy
 800228e:	f3bf 8f6f 	isb	sy
 8002292:	df00      	svc	0
 8002294:	bf00      	nop
 8002296:	0000      	.short	0x0000
 8002298:	e000ed08 	.word	0xe000ed08

0800229c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800229c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022a0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80022a4:	4b05      	ldr	r3, [pc, #20]	; (80022bc <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80022a6:	f021 0101 	bic.w	r1, r1, #1
 80022aa:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80022ae:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80022b2:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80022b6:	3840      	subs	r0, #64	; 0x40
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	0800224d 	.word	0x0800224d

080022c0 <SVC_Handler>:
	__asm volatile (
 80022c0:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <pxCurrentTCBConst2>)
 80022c2:	6819      	ldr	r1, [r3, #0]
 80022c4:	6808      	ldr	r0, [r1, #0]
 80022c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80022ca:	f380 8809 	msr	PSP, r0
 80022ce:	f3bf 8f6f 	isb	sy
 80022d2:	f04f 0000 	mov.w	r0, #0
 80022d6:	f380 8811 	msr	BASEPRI, r0
 80022da:	f04e 0e0d 	orr.w	lr, lr, #13
 80022de:	4770      	bx	lr

080022e0 <pxCurrentTCBConst2>:
 80022e0:	20005084 	.word	0x20005084

080022e4 <vPortEnterCritical>:
 80022e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e8:	f383 8811 	msr	BASEPRI, r3
 80022ec:	f3bf 8f6f 	isb	sy
 80022f0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80022f4:	4a0a      	ldr	r2, [pc, #40]	; (8002320 <vPortEnterCritical+0x3c>)
 80022f6:	6813      	ldr	r3, [r2, #0]
 80022f8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80022fa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80022fc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80022fe:	d10d      	bne.n	800231c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002300:	4b08      	ldr	r3, [pc, #32]	; (8002324 <vPortEnterCritical+0x40>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002308:	d008      	beq.n	800231c <vPortEnterCritical+0x38>
 800230a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230e:	f383 8811 	msr	BASEPRI, r3
 8002312:	f3bf 8f6f 	isb	sy
 8002316:	f3bf 8f4f 	dsb	sy
 800231a:	e7fe      	b.n	800231a <vPortEnterCritical+0x36>
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	20000008 	.word	0x20000008
 8002324:	e000ed04 	.word	0xe000ed04

08002328 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8002328:	4a08      	ldr	r2, [pc, #32]	; (800234c <vPortExitCritical+0x24>)
 800232a:	6813      	ldr	r3, [r2, #0]
 800232c:	b943      	cbnz	r3, 8002340 <vPortExitCritical+0x18>
 800232e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002332:	f383 8811 	msr	BASEPRI, r3
 8002336:	f3bf 8f6f 	isb	sy
 800233a:	f3bf 8f4f 	dsb	sy
 800233e:	e7fe      	b.n	800233e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8002340:	3b01      	subs	r3, #1
 8002342:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002344:	b90b      	cbnz	r3, 800234a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002346:	f383 8811 	msr	BASEPRI, r3
 800234a:	4770      	bx	lr
 800234c:	20000008 	.word	0x20000008

08002350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002350:	f3ef 8009 	mrs	r0, PSP
 8002354:	f3bf 8f6f 	isb	sy
 8002358:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <pxCurrentTCBConst>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002360:	6010      	str	r0, [r2, #0]
 8002362:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002366:	f04f 0050 	mov.w	r0, #80	; 0x50
 800236a:	f380 8811 	msr	BASEPRI, r0
 800236e:	f000 ff39 	bl	80031e4 <vTaskSwitchContext>
 8002372:	f04f 0000 	mov.w	r0, #0
 8002376:	f380 8811 	msr	BASEPRI, r0
 800237a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800237e:	6819      	ldr	r1, [r3, #0]
 8002380:	6808      	ldr	r0, [r1, #0]
 8002382:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002386:	f380 8809 	msr	PSP, r0
 800238a:	f3bf 8f6f 	isb	sy
 800238e:	4770      	bx	lr

08002390 <pxCurrentTCBConst>:
 8002390:	20005084 	.word	0x20005084

08002394 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002394:	b508      	push	{r3, lr}
	__asm volatile
 8002396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800239a:	f383 8811 	msr	BASEPRI, r3
 800239e:	f3bf 8f6f 	isb	sy
 80023a2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80023a6:	f000 fdb5 	bl	8002f14 <xTaskIncrementTick>
 80023aa:	b118      	cbz	r0, 80023b4 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80023ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023b0:	4b02      	ldr	r3, [pc, #8]	; (80023bc <xPortSysTickHandler+0x28>)
 80023b2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80023b4:	2300      	movs	r3, #0
 80023b6:	f383 8811 	msr	BASEPRI, r3
 80023ba:	bd08      	pop	{r3, pc}
 80023bc:	e000ed04 	.word	0xe000ed04

080023c0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80023c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <vPortSetupTimerInterrupt+0x1c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80023cc:	4a04      	ldr	r2, [pc, #16]	; (80023e0 <vPortSetupTimerInterrupt+0x20>)
 80023ce:	3b01      	subs	r3, #1
 80023d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80023d2:	2207      	movs	r2, #7
 80023d4:	4b03      	ldr	r3, [pc, #12]	; (80023e4 <vPortSetupTimerInterrupt+0x24>)
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	20000054 	.word	0x20000054
 80023e0:	e000e014 	.word	0xe000e014
 80023e4:	e000e010 	.word	0xe000e010

080023e8 <xPortStartScheduler>:
{
 80023e8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80023ea:	4b1f      	ldr	r3, [pc, #124]	; (8002468 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80023ec:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80023ee:	781a      	ldrb	r2, [r3, #0]
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80023f4:	22ff      	movs	r2, #255	; 0xff
 80023f6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80023f8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80023fa:	4a1c      	ldr	r2, [pc, #112]	; (800246c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002402:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002406:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800240a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800240c:	2207      	movs	r2, #7
 800240e:	4b18      	ldr	r3, [pc, #96]	; (8002470 <xPortStartScheduler+0x88>)
 8002410:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002412:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8002416:	1e54      	subs	r4, r2, #1
 8002418:	0600      	lsls	r0, r0, #24
 800241a:	d41c      	bmi.n	8002456 <xPortStartScheduler+0x6e>
 800241c:	b101      	cbz	r1, 8002420 <xPortStartScheduler+0x38>
 800241e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002424:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002428:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800242a:	9b01      	ldr	r3, [sp, #4]
 800242c:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <xPortStartScheduler+0x80>)
 800242e:	b2db      	uxtb	r3, r3
 8002430:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002432:	4b10      	ldr	r3, [pc, #64]	; (8002474 <xPortStartScheduler+0x8c>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800243a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002442:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8002444:	f7ff ffbc 	bl	80023c0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8002448:	2200      	movs	r2, #0
 800244a:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <xPortStartScheduler+0x90>)
 800244c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 800244e:	f7ff ff15 	bl	800227c <prvPortStartFirstTask>
	prvTaskExitError();
 8002452:	f7ff fefb 	bl	800224c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002456:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800245a:	2101      	movs	r1, #1
 800245c:	0052      	lsls	r2, r2, #1
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	f88d 2003 	strb.w	r2, [sp, #3]
 8002464:	4622      	mov	r2, r4
 8002466:	e7d4      	b.n	8002412 <xPortStartScheduler+0x2a>
 8002468:	e000e400 	.word	0xe000e400
 800246c:	20000244 	.word	0x20000244
 8002470:	20000248 	.word	0x20000248
 8002474:	e000ed20 	.word	0xe000ed20
 8002478:	20000008 	.word	0x20000008

0800247c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800247c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002480:	2b0f      	cmp	r3, #15
 8002482:	d90e      	bls.n	80024a2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002484:	4a10      	ldr	r2, [pc, #64]	; (80024c8 <vPortValidateInterruptPriority+0x4c>)
 8002486:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002488:	4a10      	ldr	r2, [pc, #64]	; (80024cc <vPortValidateInterruptPriority+0x50>)
 800248a:	7812      	ldrb	r2, [r2, #0]
 800248c:	429a      	cmp	r2, r3
 800248e:	d908      	bls.n	80024a2 <vPortValidateInterruptPriority+0x26>
	__asm volatile
 8002490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002494:	f383 8811 	msr	BASEPRI, r3
 8002498:	f3bf 8f6f 	isb	sy
 800249c:	f3bf 8f4f 	dsb	sy
 80024a0:	e7fe      	b.n	80024a0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80024a2:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <vPortValidateInterruptPriority+0x54>)
 80024a4:	4a0b      	ldr	r2, [pc, #44]	; (80024d4 <vPortValidateInterruptPriority+0x58>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d908      	bls.n	80024c4 <vPortValidateInterruptPriority+0x48>
 80024b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b6:	f383 8811 	msr	BASEPRI, r3
 80024ba:	f3bf 8f6f 	isb	sy
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	e7fe      	b.n	80024c2 <vPortValidateInterruptPriority+0x46>
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	e000e3f0 	.word	0xe000e3f0
 80024cc:	20000244 	.word	0x20000244
 80024d0:	e000ed0c 	.word	0xe000ed0c
 80024d4:	20000248 	.word	0x20000248

080024d8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80024d8:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80024da:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <prvInsertBlockIntoFreeList+0x40>)
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	4282      	cmp	r2, r0
 80024e0:	d318      	bcc.n	8002514 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80024e2:	685c      	ldr	r4, [r3, #4]
 80024e4:	1919      	adds	r1, r3, r4
 80024e6:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80024e8:	bf01      	itttt	eq
 80024ea:	6841      	ldreq	r1, [r0, #4]
 80024ec:	4618      	moveq	r0, r3
 80024ee:	1909      	addeq	r1, r1, r4
 80024f0:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80024f2:	6844      	ldr	r4, [r0, #4]
 80024f4:	1901      	adds	r1, r0, r4
 80024f6:	428a      	cmp	r2, r1
 80024f8:	d107      	bne.n	800250a <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80024fa:	4908      	ldr	r1, [pc, #32]	; (800251c <prvInsertBlockIntoFreeList+0x44>)
 80024fc:	6809      	ldr	r1, [r1, #0]
 80024fe:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002500:	bf1f      	itttt	ne
 8002502:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002504:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002506:	1909      	addne	r1, r1, r4
 8002508:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800250a:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800250c:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800250e:	bf18      	it	ne
 8002510:	6018      	strne	r0, [r3, #0]
 8002512:	bd10      	pop	{r4, pc}
 8002514:	4613      	mov	r3, r2
 8002516:	e7e1      	b.n	80024dc <prvInsertBlockIntoFreeList+0x4>
 8002518:	2000507c 	.word	0x2000507c
 800251c:	2000024c 	.word	0x2000024c

08002520 <pvPortMalloc>:
{
 8002520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002524:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8002526:	f000 fced 	bl	8002f04 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800252a:	493d      	ldr	r1, [pc, #244]	; (8002620 <pvPortMalloc+0x100>)
 800252c:	4d3d      	ldr	r5, [pc, #244]	; (8002624 <pvPortMalloc+0x104>)
 800252e:	680b      	ldr	r3, [r1, #0]
 8002530:	b9fb      	cbnz	r3, 8002572 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8002532:	4a3d      	ldr	r2, [pc, #244]	; (8002628 <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;
 8002534:	2000      	movs	r0, #0
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002536:	0756      	lsls	r6, r2, #29
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002538:	bf0f      	iteee	eq
 800253a:	f644 6320 	movweq	r3, #20000	; 0x4e20
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800253e:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002540:	4b3a      	ldrne	r3, [pc, #232]	; (800262c <pvPortMalloc+0x10c>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002542:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002546:	bf18      	it	ne
 8002548:	1a9b      	subne	r3, r3, r2
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800254a:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800254c:	4e38      	ldr	r6, [pc, #224]	; (8002630 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800254e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002550:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8002554:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002556:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8002558:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800255a:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 800255c:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800255e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002560:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002562:	4b34      	ldr	r3, [pc, #208]	; (8002634 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002564:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002566:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002568:	4b33      	ldr	r3, [pc, #204]	; (8002638 <pvPortMalloc+0x118>)
 800256a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800256c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002570:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002572:	682f      	ldr	r7, [r5, #0]
 8002574:	4227      	tst	r7, r4
 8002576:	d116      	bne.n	80025a6 <pvPortMalloc+0x86>
			if( xWantedSize > 0 )
 8002578:	2c00      	cmp	r4, #0
 800257a:	d040      	beq.n	80025fe <pvPortMalloc+0xde>
				xWantedSize += xHeapStructSize;
 800257c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002580:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002582:	bf1c      	itt	ne
 8002584:	f023 0307 	bicne.w	r3, r3, #7
 8002588:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800258a:	b163      	cbz	r3, 80025a6 <pvPortMalloc+0x86>
 800258c:	4a2a      	ldr	r2, [pc, #168]	; (8002638 <pvPortMalloc+0x118>)
 800258e:	6816      	ldr	r6, [r2, #0]
 8002590:	4690      	mov	r8, r2
 8002592:	42b3      	cmp	r3, r6
 8002594:	d807      	bhi.n	80025a6 <pvPortMalloc+0x86>
				pxBlock = xStart.pxNextFreeBlock;
 8002596:	4a26      	ldr	r2, [pc, #152]	; (8002630 <pvPortMalloc+0x110>)
 8002598:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800259a:	6868      	ldr	r0, [r5, #4]
 800259c:	4283      	cmp	r3, r0
 800259e:	d804      	bhi.n	80025aa <pvPortMalloc+0x8a>
				if( pxBlock != pxEnd )
 80025a0:	6809      	ldr	r1, [r1, #0]
 80025a2:	428d      	cmp	r5, r1
 80025a4:	d107      	bne.n	80025b6 <pvPortMalloc+0x96>
void *pvReturn = NULL;
 80025a6:	2400      	movs	r4, #0
 80025a8:	e029      	b.n	80025fe <pvPortMalloc+0xde>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80025aa:	682c      	ldr	r4, [r5, #0]
 80025ac:	2c00      	cmp	r4, #0
 80025ae:	d0f7      	beq.n	80025a0 <pvPortMalloc+0x80>
 80025b0:	462a      	mov	r2, r5
 80025b2:	4625      	mov	r5, r4
 80025b4:	e7f1      	b.n	800259a <pvPortMalloc+0x7a>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80025b6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80025b8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80025ba:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80025bc:	1ac2      	subs	r2, r0, r3
 80025be:	2a10      	cmp	r2, #16
 80025c0:	d90f      	bls.n	80025e2 <pvPortMalloc+0xc2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80025c2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80025c4:	0741      	lsls	r1, r0, #29
 80025c6:	d008      	beq.n	80025da <pvPortMalloc+0xba>
 80025c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025cc:	f383 8811 	msr	BASEPRI, r3
 80025d0:	f3bf 8f6f 	isb	sy
 80025d4:	f3bf 8f4f 	dsb	sy
 80025d8:	e7fe      	b.n	80025d8 <pvPortMalloc+0xb8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80025da:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80025dc:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80025de:	f7ff ff7b 	bl	80024d8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80025e2:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80025e4:	4913      	ldr	r1, [pc, #76]	; (8002634 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80025e6:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80025e8:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 80025ea:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80025ec:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80025ee:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80025f2:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80025f4:	bf38      	it	cc
 80025f6:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80025f8:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80025fa:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80025fc:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80025fe:	f000 fd1b 	bl	8003038 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002602:	0763      	lsls	r3, r4, #29
 8002604:	d008      	beq.n	8002618 <pvPortMalloc+0xf8>
 8002606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800260a:	f383 8811 	msr	BASEPRI, r3
 800260e:	f3bf 8f6f 	isb	sy
 8002612:	f3bf 8f4f 	dsb	sy
 8002616:	e7fe      	b.n	8002616 <pvPortMalloc+0xf6>
}
 8002618:	4620      	mov	r0, r4
 800261a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800261e:	bf00      	nop
 8002620:	2000024c 	.word	0x2000024c
 8002624:	20005070 	.word	0x20005070
 8002628:	20000250 	.word	0x20000250
 800262c:	20005070 	.word	0x20005070
 8002630:	2000507c 	.word	0x2000507c
 8002634:	20005078 	.word	0x20005078
 8002638:	20005074 	.word	0x20005074

0800263c <vPortFree>:
{
 800263c:	b510      	push	{r4, lr}
	if( pv != NULL )
 800263e:	4604      	mov	r4, r0
 8002640:	b370      	cbz	r0, 80026a0 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002642:	4a18      	ldr	r2, [pc, #96]	; (80026a4 <vPortFree+0x68>)
 8002644:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002648:	6812      	ldr	r2, [r2, #0]
 800264a:	4213      	tst	r3, r2
 800264c:	d108      	bne.n	8002660 <vPortFree+0x24>
 800264e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002652:	f383 8811 	msr	BASEPRI, r3
 8002656:	f3bf 8f6f 	isb	sy
 800265a:	f3bf 8f4f 	dsb	sy
 800265e:	e7fe      	b.n	800265e <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002660:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002664:	b141      	cbz	r1, 8002678 <vPortFree+0x3c>
 8002666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800266a:	f383 8811 	msr	BASEPRI, r3
 800266e:	f3bf 8f6f 	isb	sy
 8002672:	f3bf 8f4f 	dsb	sy
 8002676:	e7fe      	b.n	8002676 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002678:	ea23 0302 	bic.w	r3, r3, r2
 800267c:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002680:	f000 fc40 	bl	8002f04 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002684:	4a08      	ldr	r2, [pc, #32]	; (80026a8 <vPortFree+0x6c>)
 8002686:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800268a:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800268c:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002690:	440b      	add	r3, r1
 8002692:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002694:	f7ff ff20 	bl	80024d8 <prvInsertBlockIntoFreeList>
}
 8002698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800269c:	f000 bccc 	b.w	8003038 <xTaskResumeAll>
 80026a0:	bd10      	pop	{r4, pc}
 80026a2:	bf00      	nop
 80026a4:	20005070 	.word	0x20005070
 80026a8:	20005074 	.word	0x20005074

080026ac <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80026ac:	b570      	push	{r4, r5, r6, lr}
 80026ae:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80026b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80026b2:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026b4:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80026b6:	b942      	cbnz	r2, 80026ca <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80026b8:	6805      	ldr	r5, [r0, #0]
 80026ba:	b99d      	cbnz	r5, 80026e4 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80026bc:	6840      	ldr	r0, [r0, #4]
 80026be:	f000 fecf 	bl	8003460 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80026c2:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80026c4:	3601      	adds	r6, #1
 80026c6:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 80026c8:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80026ca:	b96d      	cbnz	r5, 80026e8 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80026cc:	6880      	ldr	r0, [r0, #8]
 80026ce:	f001 fedb 	bl	8004488 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80026d2:	68a3      	ldr	r3, [r4, #8]
 80026d4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80026d6:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026d8:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80026da:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026dc:	4293      	cmp	r3, r2
 80026de:	d301      	bcc.n	80026e4 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 80026e4:	2000      	movs	r0, #0
 80026e6:	e7ed      	b.n	80026c4 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026e8:	68c0      	ldr	r0, [r0, #12]
 80026ea:	f001 fecd 	bl	8004488 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80026ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026f0:	68e2      	ldr	r2, [r4, #12]
 80026f2:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026f4:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80026f6:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026f8:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80026fa:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80026fc:	bf3e      	ittt	cc
 80026fe:	6862      	ldrcc	r2, [r4, #4]
 8002700:	189b      	addcc	r3, r3, r2
 8002702:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8002704:	2d02      	cmp	r5, #2
 8002706:	d1ed      	bne.n	80026e4 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002708:	b10e      	cbz	r6, 800270e <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 800270a:	3e01      	subs	r6, #1
 800270c:	e7ea      	b.n	80026e4 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 800270e:	4630      	mov	r0, r6
 8002710:	e7d8      	b.n	80026c4 <prvCopyDataToQueue+0x18>

08002712 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002712:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8002716:	b410      	push	{r4}
 8002718:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800271a:	b162      	cbz	r2, 8002736 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800271c:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800271e:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002720:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002722:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002724:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002726:	bf28      	it	cs
 8002728:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 800272a:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800272c:	bf28      	it	cs
 800272e:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002730:	68d9      	ldr	r1, [r3, #12]
 8002732:	f001 bea9 	b.w	8004488 <memcpy>
}
 8002736:	bc10      	pop	{r4}
 8002738:	4770      	bx	lr

0800273a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800273a:	b570      	push	{r4, r5, r6, lr}
 800273c:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800273e:	f7ff fdd1 	bl	80022e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002742:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002746:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 800274a:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800274c:	2d00      	cmp	r5, #0
 800274e:	dc14      	bgt.n	800277a <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002750:	23ff      	movs	r3, #255	; 0xff
 8002752:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002756:	f7ff fde7 	bl	8002328 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800275a:	f7ff fdc3 	bl	80022e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800275e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002762:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8002766:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002768:	2d00      	cmp	r5, #0
 800276a:	dc12      	bgt.n	8002792 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800276c:	23ff      	movs	r3, #255	; 0xff
 800276e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8002772:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002776:	f7ff bdd7 	b.w	8002328 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800277a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800277c:	2b00      	cmp	r3, #0
 800277e:	d0e7      	beq.n	8002750 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002780:	4630      	mov	r0, r6
 8002782:	f000 fd83 	bl	800328c <xTaskRemoveFromEventList>
 8002786:	b108      	cbz	r0, 800278c <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002788:	f000 fe0c 	bl	80033a4 <vTaskMissedYield>
 800278c:	3d01      	subs	r5, #1
 800278e:	b26d      	sxtb	r5, r5
 8002790:	e7dc      	b.n	800274c <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002792:	6923      	ldr	r3, [r4, #16]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0e9      	beq.n	800276c <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002798:	4630      	mov	r0, r6
 800279a:	f000 fd77 	bl	800328c <xTaskRemoveFromEventList>
 800279e:	b108      	cbz	r0, 80027a4 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 80027a0:	f000 fe00 	bl	80033a4 <vTaskMissedYield>
 80027a4:	3d01      	subs	r5, #1
 80027a6:	b26d      	sxtb	r5, r5
 80027a8:	e7de      	b.n	8002768 <prvUnlockQueue+0x2e>
	...

080027ac <xQueueGenericReset>:
{
 80027ac:	b538      	push	{r3, r4, r5, lr}
 80027ae:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 80027b0:	4604      	mov	r4, r0
 80027b2:	b940      	cbnz	r0, 80027c6 <xQueueGenericReset+0x1a>
 80027b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b8:	f383 8811 	msr	BASEPRI, r3
 80027bc:	f3bf 8f6f 	isb	sy
 80027c0:	f3bf 8f4f 	dsb	sy
 80027c4:	e7fe      	b.n	80027c4 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 80027c6:	f7ff fd8d 	bl	80022e4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80027ca:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80027cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027ce:	6822      	ldr	r2, [r4, #0]
 80027d0:	4343      	muls	r3, r0
 80027d2:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80027d4:	1a1b      	subs	r3, r3, r0
 80027d6:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80027d8:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80027da:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027dc:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 80027de:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027e0:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80027e2:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 80027e4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80027e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80027ec:	b995      	cbnz	r5, 8002814 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027ee:	6923      	ldr	r3, [r4, #16]
 80027f0:	b163      	cbz	r3, 800280c <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027f2:	f104 0010 	add.w	r0, r4, #16
 80027f6:	f000 fd49 	bl	800328c <xTaskRemoveFromEventList>
 80027fa:	b138      	cbz	r0, 800280c <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 80027fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002800:	4b09      	ldr	r3, [pc, #36]	; (8002828 <xQueueGenericReset+0x7c>)
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800280c:	f7ff fd8c 	bl	8002328 <vPortExitCritical>
}
 8002810:	2001      	movs	r0, #1
 8002812:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002814:	f104 0010 	add.w	r0, r4, #16
 8002818:	f7ff fcd7 	bl	80021ca <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800281c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002820:	f7ff fcd3 	bl	80021ca <vListInitialise>
 8002824:	e7f2      	b.n	800280c <xQueueGenericReset+0x60>
 8002826:	bf00      	nop
 8002828:	e000ed04 	.word	0xe000ed04

0800282c <xQueueGenericCreate>:
	{
 800282c:	b570      	push	{r4, r5, r6, lr}
 800282e:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002830:	4606      	mov	r6, r0
 8002832:	b940      	cbnz	r0, 8002846 <xQueueGenericCreate+0x1a>
 8002834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002838:	f383 8811 	msr	BASEPRI, r3
 800283c:	f3bf 8f6f 	isb	sy
 8002840:	f3bf 8f4f 	dsb	sy
 8002844:	e7fe      	b.n	8002844 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002846:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002848:	3048      	adds	r0, #72	; 0x48
 800284a:	f7ff fe69 	bl	8002520 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800284e:	4604      	mov	r4, r0
 8002850:	b138      	cbz	r0, 8002862 <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8002852:	b945      	cbnz	r5, 8002866 <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002854:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8002856:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002858:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800285a:	2101      	movs	r1, #1
 800285c:	4620      	mov	r0, r4
 800285e:	f7ff ffa5 	bl	80027ac <xQueueGenericReset>
	}
 8002862:	4620      	mov	r0, r4
 8002864:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002866:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800286a:	6003      	str	r3, [r0, #0]
 800286c:	e7f3      	b.n	8002856 <xQueueGenericCreate+0x2a>
	...

08002870 <xQueueGenericSend>:
{
 8002870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002874:	4689      	mov	r9, r1
 8002876:	9201      	str	r2, [sp, #4]
 8002878:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800287a:	4604      	mov	r4, r0
 800287c:	b940      	cbnz	r0, 8002890 <xQueueGenericSend+0x20>
 800287e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002882:	f383 8811 	msr	BASEPRI, r3
 8002886:	f3bf 8f6f 	isb	sy
 800288a:	f3bf 8f4f 	dsb	sy
 800288e:	e7fe      	b.n	800288e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002890:	2900      	cmp	r1, #0
 8002892:	f040 8088 	bne.w	80029a6 <xQueueGenericSend+0x136>
 8002896:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 8084 	beq.w	80029a6 <xQueueGenericSend+0x136>
 800289e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a2:	f383 8811 	msr	BASEPRI, r3
 80028a6:	f3bf 8f6f 	isb	sy
 80028aa:	f3bf 8f4f 	dsb	sy
 80028ae:	e7fe      	b.n	80028ae <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80028b0:	9e01      	ldr	r6, [sp, #4]
 80028b2:	2e00      	cmp	r6, #0
 80028b4:	f000 8082 	beq.w	80029bc <xQueueGenericSend+0x14c>
 80028b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028bc:	f383 8811 	msr	BASEPRI, r3
 80028c0:	f3bf 8f6f 	isb	sy
 80028c4:	f3bf 8f4f 	dsb	sy
 80028c8:	e7fe      	b.n	80028c8 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 80028ca:	9d01      	ldr	r5, [sp, #4]
 80028cc:	b91d      	cbnz	r5, 80028d6 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 80028ce:	f7ff fd2b 	bl	8002328 <vPortExitCritical>
			return errQUEUE_FULL;
 80028d2:	2000      	movs	r0, #0
 80028d4:	e058      	b.n	8002988 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 80028d6:	b916      	cbnz	r6, 80028de <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 80028d8:	a802      	add	r0, sp, #8
 80028da:	f000 fd19 	bl	8003310 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 80028de:	f7ff fd23 	bl	8002328 <vPortExitCritical>
		vTaskSuspendAll();
 80028e2:	f000 fb0f 	bl	8002f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80028e6:	f7ff fcfd 	bl	80022e4 <vPortEnterCritical>
 80028ea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80028ee:	2bff      	cmp	r3, #255	; 0xff
 80028f0:	bf08      	it	eq
 80028f2:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 80028f6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80028fa:	2bff      	cmp	r3, #255	; 0xff
 80028fc:	bf08      	it	eq
 80028fe:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8002902:	f7ff fd11 	bl	8002328 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002906:	a901      	add	r1, sp, #4
 8002908:	a802      	add	r0, sp, #8
 800290a:	f000 fd11 	bl	8003330 <xTaskCheckForTimeOut>
 800290e:	2800      	cmp	r0, #0
 8002910:	d143      	bne.n	800299a <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002912:	f7ff fce7 	bl	80022e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002916:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002918:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800291a:	f7ff fd05 	bl	8002328 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800291e:	42ae      	cmp	r6, r5
 8002920:	d135      	bne.n	800298e <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002922:	9901      	ldr	r1, [sp, #4]
 8002924:	f104 0010 	add.w	r0, r4, #16
 8002928:	f000 fc96 	bl	8003258 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800292c:	4620      	mov	r0, r4
 800292e:	f7ff ff04 	bl	800273a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002932:	f000 fb81 	bl	8003038 <xTaskResumeAll>
 8002936:	b938      	cbnz	r0, 8002948 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8002938:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800293c:	f8ca 3000 	str.w	r3, [sl]
 8002940:	f3bf 8f4f 	dsb	sy
 8002944:	f3bf 8f6f 	isb	sy
 8002948:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800294a:	f7ff fccb 	bl	80022e4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800294e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002950:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002952:	429a      	cmp	r2, r3
 8002954:	d301      	bcc.n	800295a <xQueueGenericSend+0xea>
 8002956:	2f02      	cmp	r7, #2
 8002958:	d1b7      	bne.n	80028ca <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800295a:	463a      	mov	r2, r7
 800295c:	4649      	mov	r1, r9
 800295e:	4620      	mov	r0, r4
 8002960:	f7ff fea4 	bl	80026ac <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002964:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002966:	b11b      	cbz	r3, 8002970 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002968:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800296c:	f000 fc8e 	bl	800328c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8002970:	b138      	cbz	r0, 8002982 <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8002972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002976:	4b18      	ldr	r3, [pc, #96]	; (80029d8 <xQueueGenericSend+0x168>)
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	f3bf 8f4f 	dsb	sy
 800297e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002982:	f7ff fcd1 	bl	8002328 <vPortExitCritical>
				return pdPASS;
 8002986:	2001      	movs	r0, #1
}
 8002988:	b004      	add	sp, #16
 800298a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 800298e:	4620      	mov	r0, r4
 8002990:	f7ff fed3 	bl	800273a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002994:	f000 fb50 	bl	8003038 <xTaskResumeAll>
 8002998:	e7d6      	b.n	8002948 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 800299a:	4620      	mov	r0, r4
 800299c:	f7ff fecd 	bl	800273a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80029a0:	f000 fb4a 	bl	8003038 <xTaskResumeAll>
 80029a4:	e795      	b.n	80028d2 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029a6:	2f02      	cmp	r7, #2
 80029a8:	d102      	bne.n	80029b0 <xQueueGenericSend+0x140>
 80029aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d10a      	bne.n	80029c6 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029b0:	f000 fcfe 	bl	80033b0 <xTaskGetSchedulerState>
 80029b4:	2800      	cmp	r0, #0
 80029b6:	f43f af7b 	beq.w	80028b0 <xQueueGenericSend+0x40>
 80029ba:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80029bc:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80029c0:	f8df a014 	ldr.w	sl, [pc, #20]	; 80029d8 <xQueueGenericSend+0x168>
 80029c4:	e7c1      	b.n	800294a <xQueueGenericSend+0xda>
 80029c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ca:	f383 8811 	msr	BASEPRI, r3
 80029ce:	f3bf 8f6f 	isb	sy
 80029d2:	f3bf 8f4f 	dsb	sy
 80029d6:	e7fe      	b.n	80029d6 <xQueueGenericSend+0x166>
 80029d8:	e000ed04 	.word	0xe000ed04

080029dc <xQueueGenericSendFromISR>:
{
 80029dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029e0:	4688      	mov	r8, r1
 80029e2:	4691      	mov	r9, r2
 80029e4:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80029e6:	4604      	mov	r4, r0
 80029e8:	b940      	cbnz	r0, 80029fc <xQueueGenericSendFromISR+0x20>
 80029ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ee:	f383 8811 	msr	BASEPRI, r3
 80029f2:	f3bf 8f6f 	isb	sy
 80029f6:	f3bf 8f4f 	dsb	sy
 80029fa:	e7fe      	b.n	80029fa <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029fc:	bb09      	cbnz	r1, 8002a42 <xQueueGenericSendFromISR+0x66>
 80029fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002a00:	b1fb      	cbz	r3, 8002a42 <xQueueGenericSendFromISR+0x66>
 8002a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a06:	f383 8811 	msr	BASEPRI, r3
 8002a0a:	f3bf 8f6f 	isb	sy
 8002a0e:	f3bf 8f4f 	dsb	sy
 8002a12:	e7fe      	b.n	8002a12 <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a14:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002a18:	f000 fc38 	bl	800328c <xTaskRemoveFromEventList>
 8002a1c:	2800      	cmp	r0, #0
 8002a1e:	d034      	beq.n	8002a8a <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8002a20:	f1b9 0f00 	cmp.w	r9, #0
 8002a24:	d031      	beq.n	8002a8a <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002a26:	2001      	movs	r0, #1
 8002a28:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8002a2c:	f386 8811 	msr	BASEPRI, r6
}
 8002a30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002a34:	3501      	adds	r5, #1
 8002a36:	b26d      	sxtb	r5, r5
 8002a38:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002a3c:	e025      	b.n	8002a8a <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8002a3e:	2000      	movs	r0, #0
 8002a40:	e7f4      	b.n	8002a2c <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a42:	2f02      	cmp	r7, #2
 8002a44:	d102      	bne.n	8002a4c <xQueueGenericSendFromISR+0x70>
 8002a46:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d120      	bne.n	8002a8e <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a4c:	f7ff fd16 	bl	800247c <vPortValidateInterruptPriority>
	__asm volatile
 8002a50:	f3ef 8611 	mrs	r6, BASEPRI
 8002a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a58:	f383 8811 	msr	BASEPRI, r3
 8002a5c:	f3bf 8f6f 	isb	sy
 8002a60:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a64:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002a66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d301      	bcc.n	8002a70 <xQueueGenericSendFromISR+0x94>
 8002a6c:	2f02      	cmp	r7, #2
 8002a6e:	d1e6      	bne.n	8002a3e <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002a70:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a74:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8002a76:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a78:	4641      	mov	r1, r8
 8002a7a:	4620      	mov	r0, r4
 8002a7c:	f7ff fe16 	bl	80026ac <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002a80:	1c6b      	adds	r3, r5, #1
 8002a82:	d1d7      	bne.n	8002a34 <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1c4      	bne.n	8002a14 <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	e7ce      	b.n	8002a2c <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8002a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a92:	f383 8811 	msr	BASEPRI, r3
 8002a96:	f3bf 8f6f 	isb	sy
 8002a9a:	f3bf 8f4f 	dsb	sy
 8002a9e:	e7fe      	b.n	8002a9e <xQueueGenericSendFromISR+0xc2>

08002aa0 <xQueueGenericReceive>:
{
 8002aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002aa4:	4688      	mov	r8, r1
 8002aa6:	9201      	str	r2, [sp, #4]
 8002aa8:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8002aaa:	4604      	mov	r4, r0
 8002aac:	b940      	cbnz	r0, 8002ac0 <xQueueGenericReceive+0x20>
 8002aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ab2:	f383 8811 	msr	BASEPRI, r3
 8002ab6:	f3bf 8f6f 	isb	sy
 8002aba:	f3bf 8f4f 	dsb	sy
 8002abe:	e7fe      	b.n	8002abe <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ac0:	2900      	cmp	r1, #0
 8002ac2:	f040 80a5 	bne.w	8002c10 <xQueueGenericReceive+0x170>
 8002ac6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 80a1 	beq.w	8002c10 <xQueueGenericReceive+0x170>
 8002ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad2:	f383 8811 	msr	BASEPRI, r3
 8002ad6:	f3bf 8f6f 	isb	sy
 8002ada:	f3bf 8f4f 	dsb	sy
 8002ade:	e7fe      	b.n	8002ade <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ae0:	9e01      	ldr	r6, [sp, #4]
 8002ae2:	2e00      	cmp	r6, #0
 8002ae4:	f000 809a 	beq.w	8002c1c <xQueueGenericReceive+0x17c>
 8002ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aec:	f383 8811 	msr	BASEPRI, r3
 8002af0:	f3bf 8f6f 	isb	sy
 8002af4:	f3bf 8f4f 	dsb	sy
 8002af8:	e7fe      	b.n	8002af8 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002afa:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8002afc:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d06d      	beq.n	8002bde <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b02:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002b06:	e05f      	b.n	8002bc8 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b08:	9d01      	ldr	r5, [sp, #4]
 8002b0a:	b91d      	cbnz	r5, 8002b14 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8002b0c:	f7ff fc0c 	bl	8002328 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002b10:	4628      	mov	r0, r5
 8002b12:	e067      	b.n	8002be4 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 8002b14:	b916      	cbnz	r6, 8002b1c <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 8002b16:	a802      	add	r0, sp, #8
 8002b18:	f000 fbfa 	bl	8003310 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002b1c:	f7ff fc04 	bl	8002328 <vPortExitCritical>
		vTaskSuspendAll();
 8002b20:	f000 f9f0 	bl	8002f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b24:	f7ff fbde 	bl	80022e4 <vPortEnterCritical>
 8002b28:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002b2c:	2bff      	cmp	r3, #255	; 0xff
 8002b2e:	bf08      	it	eq
 8002b30:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8002b34:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002b38:	2bff      	cmp	r3, #255	; 0xff
 8002b3a:	bf08      	it	eq
 8002b3c:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8002b40:	f7ff fbf2 	bl	8002328 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b44:	a901      	add	r1, sp, #4
 8002b46:	a802      	add	r0, sp, #8
 8002b48:	f000 fbf2 	bl	8003330 <xTaskCheckForTimeOut>
 8002b4c:	2800      	cmp	r0, #0
 8002b4e:	d152      	bne.n	8002bf6 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8002b50:	f7ff fbc8 	bl	80022e4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002b54:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002b56:	f7ff fbe7 	bl	8002328 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b5a:	2d00      	cmp	r5, #0
 8002b5c:	d145      	bne.n	8002bea <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	b933      	cbnz	r3, 8002b70 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 8002b62:	f7ff fbbf 	bl	80022e4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002b66:	6860      	ldr	r0, [r4, #4]
 8002b68:	f000 fc32 	bl	80033d0 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8002b6c:	f7ff fbdc 	bl	8002328 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b70:	9901      	ldr	r1, [sp, #4]
 8002b72:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002b76:	f000 fb6f 	bl	8003258 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	f7ff fddd 	bl	800273a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002b80:	f000 fa5a 	bl	8003038 <xTaskResumeAll>
 8002b84:	b938      	cbnz	r0, 8002b96 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 8002b86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002b8a:	f8ca 3000 	str.w	r3, [sl]
 8002b8e:	f3bf 8f4f 	dsb	sy
 8002b92:	f3bf 8f6f 	isb	sy
 8002b96:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002b98:	f7ff fba4 	bl	80022e4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b9c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b9e:	2d00      	cmp	r5, #0
 8002ba0:	d0b2      	beq.n	8002b08 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ba2:	4641      	mov	r1, r8
 8002ba4:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8002ba6:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ba8:	f7ff fdb3 	bl	8002712 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8002bac:	f1b9 0f00 	cmp.w	r9, #0
 8002bb0:	d1a3      	bne.n	8002afa <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002bb2:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8002bb4:	3d01      	subs	r5, #1
 8002bb6:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002bb8:	b913      	cbnz	r3, 8002bc0 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8002bba:	f000 fca1 	bl	8003500 <pvTaskIncrementMutexHeldCount>
 8002bbe:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bc0:	6923      	ldr	r3, [r4, #16]
 8002bc2:	b163      	cbz	r3, 8002bde <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bc4:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bc8:	f000 fb60 	bl	800328c <xTaskRemoveFromEventList>
 8002bcc:	b138      	cbz	r0, 8002bde <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 8002bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bd2:	4b14      	ldr	r3, [pc, #80]	; (8002c24 <xQueueGenericReceive+0x184>)
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	f3bf 8f4f 	dsb	sy
 8002bda:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002bde:	f7ff fba3 	bl	8002328 <vPortExitCritical>
				return pdPASS;
 8002be2:	2001      	movs	r0, #1
}
 8002be4:	b004      	add	sp, #16
 8002be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002bea:	4620      	mov	r0, r4
 8002bec:	f7ff fda5 	bl	800273a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002bf0:	f000 fa22 	bl	8003038 <xTaskResumeAll>
 8002bf4:	e7cf      	b.n	8002b96 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 8002bf6:	4620      	mov	r0, r4
 8002bf8:	f7ff fd9f 	bl	800273a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002bfc:	f000 fa1c 	bl	8003038 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8002c00:	f7ff fb70 	bl	80022e4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002c04:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002c06:	f7ff fb8f 	bl	8002328 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c0a:	2d00      	cmp	r5, #0
 8002c0c:	d1c3      	bne.n	8002b96 <xQueueGenericReceive+0xf6>
 8002c0e:	e77f      	b.n	8002b10 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c10:	f000 fbce 	bl	80033b0 <xTaskGetSchedulerState>
 8002c14:	2800      	cmp	r0, #0
 8002c16:	f43f af63 	beq.w	8002ae0 <xQueueGenericReceive+0x40>
 8002c1a:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002c1c:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8002c1e:	f8df a004 	ldr.w	sl, [pc, #4]	; 8002c24 <xQueueGenericReceive+0x184>
 8002c22:	e7b9      	b.n	8002b98 <xQueueGenericReceive+0xf8>
 8002c24:	e000ed04 	.word	0xe000ed04

08002c28 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c28:	4a06      	ldr	r2, [pc, #24]	; (8002c44 <prvResetNextTaskUnblockTime+0x1c>)
 8002c2a:	6813      	ldr	r3, [r2, #0]
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <prvResetNextTaskUnblockTime+0x20>)
 8002c30:	b919      	cbnz	r1, 8002c3a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002c32:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002c3e:	68d2      	ldr	r2, [r2, #12]
 8002c40:	6852      	ldr	r2, [r2, #4]
 8002c42:	e7f8      	b.n	8002c36 <prvResetNextTaskUnblockTime+0xe>
 8002c44:	20005088 	.word	0x20005088
 8002c48:	20005160 	.word	0x20005160

08002c4c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002c4e:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c50:	4e1b      	ldr	r6, [pc, #108]	; (8002cc0 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8002c52:	681d      	ldr	r5, [r3, #0]
{
 8002c54:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c56:	6830      	ldr	r0, [r6, #0]
{
 8002c58:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c5a:	3004      	adds	r0, #4
 8002c5c:	f7ff fae6 	bl	800222c <uxListRemove>
 8002c60:	4633      	mov	r3, r6
 8002c62:	b940      	cbnz	r0, 8002c76 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002c64:	2001      	movs	r0, #1
 8002c66:	6831      	ldr	r1, [r6, #0]
 8002c68:	4e16      	ldr	r6, [pc, #88]	; (8002cc4 <prvAddCurrentTaskToDelayedList+0x78>)
 8002c6a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8002c6c:	6832      	ldr	r2, [r6, #0]
 8002c6e:	4088      	lsls	r0, r1
 8002c70:	ea22 0200 	bic.w	r2, r2, r0
 8002c74:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c76:	1c62      	adds	r2, r4, #1
 8002c78:	d107      	bne.n	8002c8a <prvAddCurrentTaskToDelayedList+0x3e>
 8002c7a:	b137      	cbz	r7, 8002c8a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c7c:	6819      	ldr	r1, [r3, #0]
 8002c7e:	4812      	ldr	r0, [pc, #72]	; (8002cc8 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002c80:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002c82:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c86:	f7ff baae 	b.w	80021e6 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002c8a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c8c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8002c8e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c90:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002c92:	d907      	bls.n	8002ca4 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c94:	4a0d      	ldr	r2, [pc, #52]	; (8002ccc <prvAddCurrentTaskToDelayedList+0x80>)
 8002c96:	6810      	ldr	r0, [r2, #0]
 8002c98:	6819      	ldr	r1, [r3, #0]
}
 8002c9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c9e:	3104      	adds	r1, #4
 8002ca0:	f7ff baad 	b.w	80021fe <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ca4:	4a0a      	ldr	r2, [pc, #40]	; (8002cd0 <prvAddCurrentTaskToDelayedList+0x84>)
 8002ca6:	6810      	ldr	r0, [r2, #0]
 8002ca8:	6819      	ldr	r1, [r3, #0]
 8002caa:	3104      	adds	r1, #4
 8002cac:	f7ff faa7 	bl	80021fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002cb0:	4b08      	ldr	r3, [pc, #32]	; (8002cd4 <prvAddCurrentTaskToDelayedList+0x88>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002cb6:	bf38      	it	cc
 8002cb8:	601c      	strcc	r4, [r3, #0]
 8002cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cbc:	200051a8 	.word	0x200051a8
 8002cc0:	20005084 	.word	0x20005084
 8002cc4:	20005130 	.word	0x20005130
 8002cc8:	20005180 	.word	0x20005180
 8002ccc:	2000508c 	.word	0x2000508c
 8002cd0:	20005088 	.word	0x20005088
 8002cd4:	20005160 	.word	0x20005160

08002cd8 <prvTaskIsTaskSuspended.part.0>:
 8002cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cdc:	f383 8811 	msr	BASEPRI, r3
 8002ce0:	f3bf 8f6f 	isb	sy
 8002ce4:	f3bf 8f4f 	dsb	sy
 8002ce8:	e7fe      	b.n	8002ce8 <prvTaskIsTaskSuspended.part.0+0x10>
	...

08002cec <xTaskCreate>:
	{
 8002cec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002cf0:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002cf4:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002cf6:	4650      	mov	r0, sl
	{
 8002cf8:	460f      	mov	r7, r1
 8002cfa:	4699      	mov	r9, r3
 8002cfc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002cfe:	f7ff fc0f 	bl	8002520 <pvPortMalloc>
			if( pxStack != NULL )
 8002d02:	4605      	mov	r5, r0
 8002d04:	2800      	cmp	r0, #0
 8002d06:	f000 8096 	beq.w	8002e36 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002d0a:	2054      	movs	r0, #84	; 0x54
 8002d0c:	f7ff fc08 	bl	8002520 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002d10:	4604      	mov	r4, r0
 8002d12:	2800      	cmp	r0, #0
 8002d14:	f000 808c 	beq.w	8002e30 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002d18:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8002d1c:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002d1e:	4455      	add	r5, sl
 8002d20:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002d22:	f025 0a07 	bic.w	sl, r5, #7
 8002d26:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8002d2a:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d2c:	7859      	ldrb	r1, [r3, #1]
 8002d2e:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002d32:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002d36:	b109      	cbz	r1, 8002d3c <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d38:	42bb      	cmp	r3, r7
 8002d3a:	d1f7      	bne.n	8002d2c <xTaskCreate+0x40>
 8002d3c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d3e:	f04f 0b00 	mov.w	fp, #0
 8002d42:	2d06      	cmp	r5, #6
 8002d44:	bf28      	it	cs
 8002d46:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d48:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8002d4a:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8002d4c:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d4e:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d50:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8002d54:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d58:	f7ff fa42 	bl	80021e0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d5c:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002d60:	f104 0018 	add.w	r0, r4, #24
 8002d64:	f7ff fa3c 	bl	80021e0 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002d68:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002d6c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d6e:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d70:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002d72:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002d76:	464a      	mov	r2, r9
 8002d78:	4641      	mov	r1, r8
 8002d7a:	4650      	mov	r0, sl
 8002d7c:	f7ff fa8e 	bl	800229c <pxPortInitialiseStack>
 8002d80:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002d82:	b106      	cbz	r6, 8002d86 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002d84:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8002d86:	f7ff faad 	bl	80022e4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8002d8a:	4b32      	ldr	r3, [pc, #200]	; (8002e54 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8002d8c:	4e32      	ldr	r6, [pc, #200]	; (8002e58 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8002e84 <xTaskCreate+0x198>
 8002d94:	3201      	adds	r2, #1
 8002d96:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002d98:	6835      	ldr	r5, [r6, #0]
 8002d9a:	2d00      	cmp	r5, #0
 8002d9c:	d14e      	bne.n	8002e3c <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8002d9e:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d11d      	bne.n	8002de2 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002da6:	eb08 0005 	add.w	r0, r8, r5
 8002daa:	3514      	adds	r5, #20
 8002dac:	f7ff fa0d 	bl	80021ca <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002db0:	2d8c      	cmp	r5, #140	; 0x8c
 8002db2:	d1f8      	bne.n	8002da6 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8002db4:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8002e88 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8002db8:	4d28      	ldr	r5, [pc, #160]	; (8002e5c <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8002dba:	4648      	mov	r0, r9
 8002dbc:	f7ff fa05 	bl	80021ca <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002dc0:	4628      	mov	r0, r5
 8002dc2:	f7ff fa02 	bl	80021ca <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002dc6:	4826      	ldr	r0, [pc, #152]	; (8002e60 <xTaskCreate+0x174>)
 8002dc8:	f7ff f9ff 	bl	80021ca <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002dcc:	4825      	ldr	r0, [pc, #148]	; (8002e64 <xTaskCreate+0x178>)
 8002dce:	f7ff f9fc 	bl	80021ca <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8002dd2:	4825      	ldr	r0, [pc, #148]	; (8002e68 <xTaskCreate+0x17c>)
 8002dd4:	f7ff f9f9 	bl	80021ca <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002dd8:	4b24      	ldr	r3, [pc, #144]	; (8002e6c <xTaskCreate+0x180>)
 8002dda:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002dde:	4b24      	ldr	r3, [pc, #144]	; (8002e70 <xTaskCreate+0x184>)
 8002de0:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002de2:	2501      	movs	r5, #1
		uxTaskNumber++;
 8002de4:	4a23      	ldr	r2, [pc, #140]	; (8002e74 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8002de6:	4924      	ldr	r1, [pc, #144]	; (8002e78 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8002de8:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002dea:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8002dec:	3301      	adds	r3, #1
 8002dee:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002df0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002df2:	fa05 f302 	lsl.w	r3, r5, r2
 8002df6:	4303      	orrs	r3, r0
 8002df8:	2014      	movs	r0, #20
 8002dfa:	600b      	str	r3, [r1, #0]
 8002dfc:	fb00 8002 	mla	r0, r0, r2, r8
 8002e00:	4639      	mov	r1, r7
 8002e02:	f7ff f9f0 	bl	80021e6 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002e06:	f7ff fa8f 	bl	8002328 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002e0a:	4b1c      	ldr	r3, [pc, #112]	; (8002e7c <xTaskCreate+0x190>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b163      	cbz	r3, 8002e2a <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002e10:	6833      	ldr	r3, [r6, #0]
 8002e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d207      	bcs.n	8002e2a <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8002e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e1e:	4b18      	ldr	r3, [pc, #96]	; (8002e80 <xTaskCreate+0x194>)
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	f3bf 8f4f 	dsb	sy
 8002e26:	f3bf 8f6f 	isb	sy
	}
 8002e2a:	4628      	mov	r0, r5
 8002e2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8002e30:	4628      	mov	r0, r5
 8002e32:	f7ff fc03 	bl	800263c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002e36:	f04f 35ff 	mov.w	r5, #4294967295
 8002e3a:	e7f6      	b.n	8002e2a <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <xTaskCreate+0x190>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1ce      	bne.n	8002de2 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e44:	6833      	ldr	r3, [r6, #0]
 8002e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002e4a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8002e4c:	bf98      	it	ls
 8002e4e:	6034      	strls	r4, [r6, #0]
 8002e50:	e7c7      	b.n	8002de2 <xTaskCreate+0xf6>
 8002e52:	bf00      	nop
 8002e54:	2000511c 	.word	0x2000511c
 8002e58:	20005084 	.word	0x20005084
 8002e5c:	20005148 	.word	0x20005148
 8002e60:	20005168 	.word	0x20005168
 8002e64:	20005194 	.word	0x20005194
 8002e68:	20005180 	.word	0x20005180
 8002e6c:	20005088 	.word	0x20005088
 8002e70:	2000508c 	.word	0x2000508c
 8002e74:	2000512c 	.word	0x2000512c
 8002e78:	20005130 	.word	0x20005130
 8002e7c:	2000517c 	.word	0x2000517c
 8002e80:	e000ed04 	.word	0xe000ed04
 8002e84:	20005090 	.word	0x20005090
 8002e88:	20005134 	.word	0x20005134

08002e8c <vTaskStartScheduler>:
{
 8002e8c:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8002e8e:	2400      	movs	r4, #0
 8002e90:	4b16      	ldr	r3, [pc, #88]	; (8002eec <vTaskStartScheduler+0x60>)
 8002e92:	9400      	str	r4, [sp, #0]
 8002e94:	9301      	str	r3, [sp, #4]
 8002e96:	2280      	movs	r2, #128	; 0x80
 8002e98:	4623      	mov	r3, r4
 8002e9a:	4915      	ldr	r1, [pc, #84]	; (8002ef0 <vTaskStartScheduler+0x64>)
 8002e9c:	4815      	ldr	r0, [pc, #84]	; (8002ef4 <vTaskStartScheduler+0x68>)
 8002e9e:	f7ff ff25 	bl	8002cec <xTaskCreate>
	if( xReturn == pdPASS )
 8002ea2:	2801      	cmp	r0, #1
 8002ea4:	d114      	bne.n	8002ed0 <vTaskStartScheduler+0x44>
 8002ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eaa:	f383 8811 	msr	BASEPRI, r3
 8002eae:	f3bf 8f6f 	isb	sy
 8002eb2:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8002eba:	4b0f      	ldr	r3, [pc, #60]	; (8002ef8 <vTaskStartScheduler+0x6c>)
 8002ebc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002ebe:	4b0f      	ldr	r3, [pc, #60]	; (8002efc <vTaskStartScheduler+0x70>)
 8002ec0:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002ec2:	4b0f      	ldr	r3, [pc, #60]	; (8002f00 <vTaskStartScheduler+0x74>)
 8002ec4:	601c      	str	r4, [r3, #0]
}
 8002ec6:	b002      	add	sp, #8
 8002ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002ecc:	f7ff ba8c 	b.w	80023e8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002ed0:	3001      	adds	r0, #1
 8002ed2:	d108      	bne.n	8002ee6 <vTaskStartScheduler+0x5a>
 8002ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ed8:	f383 8811 	msr	BASEPRI, r3
 8002edc:	f3bf 8f6f 	isb	sy
 8002ee0:	f3bf 8f4f 	dsb	sy
 8002ee4:	e7fe      	b.n	8002ee4 <vTaskStartScheduler+0x58>
}
 8002ee6:	b002      	add	sp, #8
 8002ee8:	bd10      	pop	{r4, pc}
 8002eea:	bf00      	nop
 8002eec:	2000515c 	.word	0x2000515c
 8002ef0:	08005738 	.word	0x08005738
 8002ef4:	08003171 	.word	0x08003171
 8002ef8:	20005160 	.word	0x20005160
 8002efc:	2000517c 	.word	0x2000517c
 8002f00:	200051a8 	.word	0x200051a8

08002f04 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002f04:	4a02      	ldr	r2, [pc, #8]	; (8002f10 <vTaskSuspendAll+0xc>)
 8002f06:	6813      	ldr	r3, [r2, #0]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20005128 	.word	0x20005128

08002f14 <xTaskIncrementTick>:
{
 8002f14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f18:	4b3c      	ldr	r3, [pc, #240]	; (800300c <xTaskIncrementTick+0xf8>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d153      	bne.n	8002fc8 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8002f20:	4b3b      	ldr	r3, [pc, #236]	; (8003010 <xTaskIncrementTick+0xfc>)
 8002f22:	681c      	ldr	r4, [r3, #0]
 8002f24:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002f26:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8002f28:	b9bc      	cbnz	r4, 8002f5a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002f2a:	4b3a      	ldr	r3, [pc, #232]	; (8003014 <xTaskIncrementTick+0x100>)
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	6812      	ldr	r2, [r2, #0]
 8002f30:	b142      	cbz	r2, 8002f44 <xTaskIncrementTick+0x30>
 8002f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f36:	f383 8811 	msr	BASEPRI, r3
 8002f3a:	f3bf 8f6f 	isb	sy
 8002f3e:	f3bf 8f4f 	dsb	sy
 8002f42:	e7fe      	b.n	8002f42 <xTaskIncrementTick+0x2e>
 8002f44:	4a34      	ldr	r2, [pc, #208]	; (8003018 <xTaskIncrementTick+0x104>)
 8002f46:	6819      	ldr	r1, [r3, #0]
 8002f48:	6810      	ldr	r0, [r2, #0]
 8002f4a:	6018      	str	r0, [r3, #0]
 8002f4c:	6011      	str	r1, [r2, #0]
 8002f4e:	4a33      	ldr	r2, [pc, #204]	; (800301c <xTaskIncrementTick+0x108>)
 8002f50:	6813      	ldr	r3, [r2, #0]
 8002f52:	3301      	adds	r3, #1
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	f7ff fe67 	bl	8002c28 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002f5a:	4d31      	ldr	r5, [pc, #196]	; (8003020 <xTaskIncrementTick+0x10c>)
 8002f5c:	f04f 0b00 	mov.w	fp, #0
 8002f60:	682b      	ldr	r3, [r5, #0]
 8002f62:	4f30      	ldr	r7, [pc, #192]	; (8003024 <xTaskIncrementTick+0x110>)
 8002f64:	429c      	cmp	r4, r3
 8002f66:	d33e      	bcc.n	8002fe6 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f68:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003014 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8002f6c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8003034 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f70:	f8d8 2000 	ldr.w	r2, [r8]
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	bb72      	cbnz	r2, 8002fd6 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f78:	f04f 32ff 	mov.w	r2, #4294967295
 8002f7c:	602a      	str	r2, [r5, #0]
					break;
 8002f7e:	e032      	b.n	8002fe6 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f80:	f106 0a04 	add.w	sl, r6, #4
 8002f84:	4650      	mov	r0, sl
 8002f86:	f7ff f951 	bl	800222c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f8a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002f8c:	b119      	cbz	r1, 8002f96 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f8e:	f106 0018 	add.w	r0, r6, #24
 8002f92:	f7ff f94b 	bl	800222c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f96:	2201      	movs	r2, #1
 8002f98:	f04f 0e14 	mov.w	lr, #20
 8002f9c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002f9e:	f8d9 3000 	ldr.w	r3, [r9]
 8002fa2:	fa02 f100 	lsl.w	r1, r2, r0
 8002fa6:	4319      	orrs	r1, r3
 8002fa8:	4b1f      	ldr	r3, [pc, #124]	; (8003028 <xTaskIncrementTick+0x114>)
 8002faa:	f8c9 1000 	str.w	r1, [r9]
 8002fae:	fb0e 3000 	mla	r0, lr, r0, r3
 8002fb2:	4651      	mov	r1, sl
 8002fb4:	f7ff f917 	bl	80021e6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002fb8:	6838      	ldr	r0, [r7, #0]
 8002fba:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002fbc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002fbe:	4291      	cmp	r1, r2
 8002fc0:	bf28      	it	cs
 8002fc2:	f04f 0b01 	movcs.w	fp, #1
 8002fc6:	e7d3      	b.n	8002f70 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002fc8:	4a18      	ldr	r2, [pc, #96]	; (800302c <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 8002fca:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8002fce:	6813      	ldr	r3, [r2, #0]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	6013      	str	r3, [r2, #0]
 8002fd4:	e011      	b.n	8002ffa <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002fd6:	f8d8 2000 	ldr.w	r2, [r8]
 8002fda:	68d2      	ldr	r2, [r2, #12]
 8002fdc:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002fde:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002fe0:	428c      	cmp	r4, r1
 8002fe2:	d2cd      	bcs.n	8002f80 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8002fe4:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	4b0f      	ldr	r3, [pc, #60]	; (8003028 <xTaskIncrementTick+0x114>)
 8002fea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002fec:	2214      	movs	r2, #20
 8002fee:	434a      	muls	r2, r1
 8002ff0:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002ff2:	2a02      	cmp	r2, #2
 8002ff4:	bf28      	it	cs
 8002ff6:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002ffa:	4a0d      	ldr	r2, [pc, #52]	; (8003030 <xTaskIncrementTick+0x11c>)
 8002ffc:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002ffe:	2a00      	cmp	r2, #0
 8003000:	bf18      	it	ne
 8003002:	f04f 0b01 	movne.w	fp, #1
}
 8003006:	4658      	mov	r0, fp
 8003008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800300c:	20005128 	.word	0x20005128
 8003010:	200051a8 	.word	0x200051a8
 8003014:	20005088 	.word	0x20005088
 8003018:	2000508c 	.word	0x2000508c
 800301c:	20005164 	.word	0x20005164
 8003020:	20005160 	.word	0x20005160
 8003024:	20005084 	.word	0x20005084
 8003028:	20005090 	.word	0x20005090
 800302c:	20005124 	.word	0x20005124
 8003030:	200051ac 	.word	0x200051ac
 8003034:	20005130 	.word	0x20005130

08003038 <xTaskResumeAll>:
{
 8003038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 800303c:	4c31      	ldr	r4, [pc, #196]	; (8003104 <xTaskResumeAll+0xcc>)
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	b943      	cbnz	r3, 8003054 <xTaskResumeAll+0x1c>
 8003042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003046:	f383 8811 	msr	BASEPRI, r3
 800304a:	f3bf 8f6f 	isb	sy
 800304e:	f3bf 8f4f 	dsb	sy
 8003052:	e7fe      	b.n	8003052 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8003054:	f7ff f946 	bl	80022e4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003058:	6823      	ldr	r3, [r4, #0]
 800305a:	3b01      	subs	r3, #1
 800305c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800305e:	6824      	ldr	r4, [r4, #0]
 8003060:	b12c      	cbz	r4, 800306e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8003062:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003064:	f7ff f960 	bl	8002328 <vPortExitCritical>
}
 8003068:	4620      	mov	r0, r4
 800306a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800306e:	4b26      	ldr	r3, [pc, #152]	; (8003108 <xTaskResumeAll+0xd0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f5      	beq.n	8003062 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003076:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8003120 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 800307a:	4f24      	ldr	r7, [pc, #144]	; (800310c <xTaskResumeAll+0xd4>)
 800307c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003124 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003080:	f8d9 3000 	ldr.w	r3, [r9]
 8003084:	b9e3      	cbnz	r3, 80030c0 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8003086:	b10c      	cbz	r4, 800308c <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8003088:	f7ff fdce 	bl	8002c28 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800308c:	4d20      	ldr	r5, [pc, #128]	; (8003110 <xTaskResumeAll+0xd8>)
 800308e:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003090:	b144      	cbz	r4, 80030a4 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8003092:	2701      	movs	r7, #1
 8003094:	4e1f      	ldr	r6, [pc, #124]	; (8003114 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8003096:	f7ff ff3d 	bl	8002f14 <xTaskIncrementTick>
 800309a:	b100      	cbz	r0, 800309e <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 800309c:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800309e:	3c01      	subs	r4, #1
 80030a0:	d1f9      	bne.n	8003096 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 80030a2:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80030a4:	4b1b      	ldr	r3, [pc, #108]	; (8003114 <xTaskResumeAll+0xdc>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0da      	beq.n	8003062 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 80030ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030b0:	4b19      	ldr	r3, [pc, #100]	; (8003118 <xTaskResumeAll+0xe0>)
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	f3bf 8f4f 	dsb	sy
 80030b8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80030bc:	2401      	movs	r4, #1
 80030be:	e7d1      	b.n	8003064 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80030c0:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 80030c4:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80030c6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030c8:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030ca:	f104 0018 	add.w	r0, r4, #24
 80030ce:	f7ff f8ad 	bl	800222c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030d2:	4630      	mov	r0, r6
 80030d4:	f7ff f8aa 	bl	800222c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80030d8:	2014      	movs	r0, #20
 80030da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80030dc:	6839      	ldr	r1, [r7, #0]
 80030de:	fa05 f302 	lsl.w	r3, r5, r2
 80030e2:	430b      	orrs	r3, r1
 80030e4:	fb00 8002 	mla	r0, r0, r2, r8
 80030e8:	4631      	mov	r1, r6
 80030ea:	603b      	str	r3, [r7, #0]
 80030ec:	f7ff f87b 	bl	80021e6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80030f0:	4b0a      	ldr	r3, [pc, #40]	; (800311c <xTaskResumeAll+0xe4>)
 80030f2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80030fa:	bf24      	itt	cs
 80030fc:	4b05      	ldrcs	r3, [pc, #20]	; (8003114 <xTaskResumeAll+0xdc>)
 80030fe:	601d      	strcs	r5, [r3, #0]
 8003100:	e7be      	b.n	8003080 <xTaskResumeAll+0x48>
 8003102:	bf00      	nop
 8003104:	20005128 	.word	0x20005128
 8003108:	2000511c 	.word	0x2000511c
 800310c:	20005130 	.word	0x20005130
 8003110:	20005124 	.word	0x20005124
 8003114:	200051ac 	.word	0x200051ac
 8003118:	e000ed04 	.word	0xe000ed04
 800311c:	20005084 	.word	0x20005084
 8003120:	20005168 	.word	0x20005168
 8003124:	20005090 	.word	0x20005090

08003128 <vTaskDelay>:
	{
 8003128:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800312a:	b940      	cbnz	r0, 800313e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 800312c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003130:	4b0d      	ldr	r3, [pc, #52]	; (8003168 <vTaskDelay+0x40>)
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	f3bf 8f4f 	dsb	sy
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <vTaskDelay+0x44>)
 8003140:	6819      	ldr	r1, [r3, #0]
 8003142:	b141      	cbz	r1, 8003156 <vTaskDelay+0x2e>
 8003144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003148:	f383 8811 	msr	BASEPRI, r3
 800314c:	f3bf 8f6f 	isb	sy
 8003150:	f3bf 8f4f 	dsb	sy
 8003154:	e7fe      	b.n	8003154 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003156:	f7ff fed5 	bl	8002f04 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800315a:	f7ff fd77 	bl	8002c4c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800315e:	f7ff ff6b 	bl	8003038 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003162:	2800      	cmp	r0, #0
 8003164:	d0e2      	beq.n	800312c <vTaskDelay+0x4>
 8003166:	bd08      	pop	{r3, pc}
 8003168:	e000ed04 	.word	0xe000ed04
 800316c:	20005128 	.word	0x20005128

08003170 <prvIdleTask>:
{
 8003170:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003172:	4e17      	ldr	r6, [pc, #92]	; (80031d0 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003174:	4c17      	ldr	r4, [pc, #92]	; (80031d4 <prvIdleTask+0x64>)
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	b963      	cbnz	r3, 8003194 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800317a:	4b17      	ldr	r3, [pc, #92]	; (80031d8 <prvIdleTask+0x68>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d9f8      	bls.n	8003174 <prvIdleTask+0x4>
				taskYIELD();
 8003182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003186:	4b15      	ldr	r3, [pc, #84]	; (80031dc <prvIdleTask+0x6c>)
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	f3bf 8f4f 	dsb	sy
 800318e:	f3bf 8f6f 	isb	sy
 8003192:	e7ef      	b.n	8003174 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8003194:	f7ff feb6 	bl	8002f04 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003198:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 800319a:	f7ff ff4d 	bl	8003038 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800319e:	2d00      	cmp	r5, #0
 80031a0:	d0e9      	beq.n	8003176 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 80031a2:	f7ff f89f 	bl	80022e4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80031a6:	68f3      	ldr	r3, [r6, #12]
 80031a8:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031aa:	1d28      	adds	r0, r5, #4
 80031ac:	f7ff f83e 	bl	800222c <uxListRemove>
					--uxCurrentNumberOfTasks;
 80031b0:	4a0b      	ldr	r2, [pc, #44]	; (80031e0 <prvIdleTask+0x70>)
 80031b2:	6813      	ldr	r3, [r2, #0]
 80031b4:	3b01      	subs	r3, #1
 80031b6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80031be:	f7ff f8b3 	bl	8002328 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80031c2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80031c4:	f7ff fa3a 	bl	800263c <vPortFree>
			vPortFree( pxTCB );
 80031c8:	4628      	mov	r0, r5
 80031ca:	f7ff fa37 	bl	800263c <vPortFree>
 80031ce:	e7d2      	b.n	8003176 <prvIdleTask+0x6>
 80031d0:	20005194 	.word	0x20005194
 80031d4:	20005120 	.word	0x20005120
 80031d8:	20005090 	.word	0x20005090
 80031dc:	e000ed04 	.word	0xe000ed04
 80031e0:	2000511c 	.word	0x2000511c

080031e4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80031e4:	4b17      	ldr	r3, [pc, #92]	; (8003244 <vTaskSwitchContext+0x60>)
{
 80031e6:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	4b17      	ldr	r3, [pc, #92]	; (8003248 <vTaskSwitchContext+0x64>)
 80031ec:	b112      	cbz	r2, 80031f4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80031ee:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 80031f4:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80031f6:	4b15      	ldr	r3, [pc, #84]	; (800324c <vTaskSwitchContext+0x68>)
 80031f8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	2214      	movs	r2, #20
 8003200:	b2db      	uxtb	r3, r3
 8003202:	f1c3 031f 	rsb	r3, r3, #31
 8003206:	435a      	muls	r2, r3
 8003208:	4911      	ldr	r1, [pc, #68]	; (8003250 <vTaskSwitchContext+0x6c>)
 800320a:	588c      	ldr	r4, [r1, r2]
 800320c:	1888      	adds	r0, r1, r2
 800320e:	b944      	cbnz	r4, 8003222 <vTaskSwitchContext+0x3e>
	__asm volatile
 8003210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003214:	f383 8811 	msr	BASEPRI, r3
 8003218:	f3bf 8f6f 	isb	sy
 800321c:	f3bf 8f4f 	dsb	sy
 8003220:	e7fe      	b.n	8003220 <vTaskSwitchContext+0x3c>
 8003222:	6844      	ldr	r4, [r0, #4]
 8003224:	3208      	adds	r2, #8
 8003226:	6864      	ldr	r4, [r4, #4]
 8003228:	440a      	add	r2, r1
 800322a:	4294      	cmp	r4, r2
 800322c:	bf08      	it	eq
 800322e:	6862      	ldreq	r2, [r4, #4]
 8003230:	6044      	str	r4, [r0, #4]
 8003232:	bf08      	it	eq
 8003234:	6042      	streq	r2, [r0, #4]
 8003236:	2214      	movs	r2, #20
 8003238:	fb02 1303 	mla	r3, r2, r3, r1
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <vTaskSwitchContext+0x70>)
 8003242:	e7d5      	b.n	80031f0 <vTaskSwitchContext+0xc>
 8003244:	20005128 	.word	0x20005128
 8003248:	200051ac 	.word	0x200051ac
 800324c:	20005130 	.word	0x20005130
 8003250:	20005090 	.word	0x20005090
 8003254:	20005084 	.word	0x20005084

08003258 <vTaskPlaceOnEventList>:
{
 8003258:	b510      	push	{r4, lr}
 800325a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 800325c:	b940      	cbnz	r0, 8003270 <vTaskPlaceOnEventList+0x18>
 800325e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003262:	f383 8811 	msr	BASEPRI, r3
 8003266:	f3bf 8f6f 	isb	sy
 800326a:	f3bf 8f4f 	dsb	sy
 800326e:	e7fe      	b.n	800326e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003270:	4b05      	ldr	r3, [pc, #20]	; (8003288 <vTaskPlaceOnEventList+0x30>)
 8003272:	6819      	ldr	r1, [r3, #0]
 8003274:	3118      	adds	r1, #24
 8003276:	f7fe ffc2 	bl	80021fe <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800327a:	4620      	mov	r0, r4
}
 800327c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003280:	2101      	movs	r1, #1
 8003282:	f7ff bce3 	b.w	8002c4c <prvAddCurrentTaskToDelayedList>
 8003286:	bf00      	nop
 8003288:	20005084 	.word	0x20005084

0800328c <xTaskRemoveFromEventList>:
{
 800328c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800328e:	68c3      	ldr	r3, [r0, #12]
 8003290:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8003292:	b944      	cbnz	r4, 80032a6 <xTaskRemoveFromEventList+0x1a>
 8003294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	e7fe      	b.n	80032a4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80032a6:	f104 0518 	add.w	r5, r4, #24
 80032aa:	4628      	mov	r0, r5
 80032ac:	f7fe ffbe 	bl	800222c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032b0:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <xTaskRemoveFromEventList+0x6c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	b9e3      	cbnz	r3, 80032f0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80032b6:	1d25      	adds	r5, r4, #4
 80032b8:	4628      	mov	r0, r5
 80032ba:	f7fe ffb7 	bl	800222c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80032be:	2301      	movs	r3, #1
 80032c0:	490e      	ldr	r1, [pc, #56]	; (80032fc <xTaskRemoveFromEventList+0x70>)
 80032c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80032c4:	6808      	ldr	r0, [r1, #0]
 80032c6:	4093      	lsls	r3, r2
 80032c8:	4303      	orrs	r3, r0
 80032ca:	2014      	movs	r0, #20
 80032cc:	600b      	str	r3, [r1, #0]
 80032ce:	4629      	mov	r1, r5
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <xTaskRemoveFromEventList+0x74>)
 80032d2:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80032d6:	f7fe ff86 	bl	80021e6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <xTaskRemoveFromEventList+0x78>)
 80032dc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e2:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80032e4:	bf85      	ittet	hi
 80032e6:	2001      	movhi	r0, #1
 80032e8:	4b07      	ldrhi	r3, [pc, #28]	; (8003308 <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 80032ea:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80032ec:	6018      	strhi	r0, [r3, #0]
}
 80032ee:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80032f0:	4629      	mov	r1, r5
 80032f2:	4806      	ldr	r0, [pc, #24]	; (800330c <xTaskRemoveFromEventList+0x80>)
 80032f4:	e7ef      	b.n	80032d6 <xTaskRemoveFromEventList+0x4a>
 80032f6:	bf00      	nop
 80032f8:	20005128 	.word	0x20005128
 80032fc:	20005130 	.word	0x20005130
 8003300:	20005090 	.word	0x20005090
 8003304:	20005084 	.word	0x20005084
 8003308:	200051ac 	.word	0x200051ac
 800330c:	20005168 	.word	0x20005168

08003310 <vTaskSetTimeOutState>:
{
 8003310:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8003312:	b908      	cbnz	r0, 8003318 <vTaskSetTimeOutState+0x8>
 8003314:	f7ff fce0 	bl	8002cd8 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003318:	4b03      	ldr	r3, [pc, #12]	; (8003328 <vTaskSetTimeOutState+0x18>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800331e:	4b03      	ldr	r3, [pc, #12]	; (800332c <vTaskSetTimeOutState+0x1c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6043      	str	r3, [r0, #4]
 8003324:	bd08      	pop	{r3, pc}
 8003326:	bf00      	nop
 8003328:	20005164 	.word	0x20005164
 800332c:	200051a8 	.word	0x200051a8

08003330 <xTaskCheckForTimeOut>:
{
 8003330:	b538      	push	{r3, r4, r5, lr}
 8003332:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8003334:	4604      	mov	r4, r0
 8003336:	b940      	cbnz	r0, 800334a <xTaskCheckForTimeOut+0x1a>
 8003338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333c:	f383 8811 	msr	BASEPRI, r3
 8003340:	f3bf 8f6f 	isb	sy
 8003344:	f3bf 8f4f 	dsb	sy
 8003348:	e7fe      	b.n	8003348 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800334a:	b941      	cbnz	r1, 800335e <xTaskCheckForTimeOut+0x2e>
 800334c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003350:	f383 8811 	msr	BASEPRI, r3
 8003354:	f3bf 8f6f 	isb	sy
 8003358:	f3bf 8f4f 	dsb	sy
 800335c:	e7fe      	b.n	800335c <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800335e:	f7fe ffc1 	bl	80022e4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8003362:	4b0e      	ldr	r3, [pc, #56]	; (800339c <xTaskCheckForTimeOut+0x6c>)
 8003364:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8003366:	682b      	ldr	r3, [r5, #0]
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	d010      	beq.n	800338e <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800336c:	4a0c      	ldr	r2, [pc, #48]	; (80033a0 <xTaskCheckForTimeOut+0x70>)
 800336e:	6820      	ldr	r0, [r4, #0]
 8003370:	6812      	ldr	r2, [r2, #0]
 8003372:	4290      	cmp	r0, r2
 8003374:	6862      	ldr	r2, [r4, #4]
 8003376:	d001      	beq.n	800337c <xTaskCheckForTimeOut+0x4c>
 8003378:	4291      	cmp	r1, r2
 800337a:	d20d      	bcs.n	8003398 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800337c:	1a88      	subs	r0, r1, r2
 800337e:	4283      	cmp	r3, r0
 8003380:	d90a      	bls.n	8003398 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8003382:	1a5b      	subs	r3, r3, r1
 8003384:	4413      	add	r3, r2
 8003386:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003388:	4620      	mov	r0, r4
 800338a:	f7ff ffc1 	bl	8003310 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 800338e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003390:	f7fe ffca 	bl	8002328 <vPortExitCritical>
}
 8003394:	4620      	mov	r0, r4
 8003396:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8003398:	2401      	movs	r4, #1
 800339a:	e7f9      	b.n	8003390 <xTaskCheckForTimeOut+0x60>
 800339c:	200051a8 	.word	0x200051a8
 80033a0:	20005164 	.word	0x20005164

080033a4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80033a4:	2201      	movs	r2, #1
 80033a6:	4b01      	ldr	r3, [pc, #4]	; (80033ac <vTaskMissedYield+0x8>)
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	4770      	bx	lr
 80033ac:	200051ac 	.word	0x200051ac

080033b0 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80033b0:	4b05      	ldr	r3, [pc, #20]	; (80033c8 <xTaskGetSchedulerState+0x18>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	b133      	cbz	r3, 80033c4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033b6:	4b05      	ldr	r3, [pc, #20]	; (80033cc <xTaskGetSchedulerState+0x1c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80033bc:	bf0c      	ite	eq
 80033be:	2002      	moveq	r0, #2
 80033c0:	2000      	movne	r0, #0
 80033c2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80033c4:	2001      	movs	r0, #1
	}
 80033c6:	4770      	bx	lr
 80033c8:	2000517c 	.word	0x2000517c
 80033cc:	20005128 	.word	0x20005128

080033d0 <vTaskPriorityInherit>:
	{
 80033d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80033d4:	4604      	mov	r4, r0
 80033d6:	2800      	cmp	r0, #0
 80033d8:	d039      	beq.n	800344e <vTaskPriorityInherit+0x7e>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80033da:	4d1e      	ldr	r5, [pc, #120]	; (8003454 <vTaskPriorityInherit+0x84>)
 80033dc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80033de:	682a      	ldr	r2, [r5, #0]
 80033e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d233      	bcs.n	800344e <vTaskPriorityInherit+0x7e>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80033e6:	2714      	movs	r7, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80033e8:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80033ea:	4e1b      	ldr	r6, [pc, #108]	; (8003458 <vTaskPriorityInherit+0x88>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80033ec:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033ee:	bfa8      	it	ge
 80033f0:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80033f2:	fb07 6303 	mla	r3, r7, r3, r6
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033f6:	bfa2      	ittt	ge
 80033f8:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 80033fa:	f1c2 0207 	rsbge	r2, r2, #7
 80033fe:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003400:	6942      	ldr	r2, [r0, #20]
 8003402:	429a      	cmp	r2, r3
 8003404:	d120      	bne.n	8003448 <vTaskPriorityInherit+0x78>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003406:	f100 0804 	add.w	r8, r0, #4
 800340a:	4640      	mov	r0, r8
 800340c:	f7fe ff0e 	bl	800222c <uxListRemove>
 8003410:	4a12      	ldr	r2, [pc, #72]	; (800345c <vTaskPriorityInherit+0x8c>)
 8003412:	b948      	cbnz	r0, 8003428 <vTaskPriorityInherit+0x58>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003414:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003416:	4347      	muls	r7, r0
 8003418:	59f3      	ldr	r3, [r6, r7]
 800341a:	b92b      	cbnz	r3, 8003428 <vTaskPriorityInherit+0x58>
 800341c:	2101      	movs	r1, #1
 800341e:	6813      	ldr	r3, [r2, #0]
 8003420:	4081      	lsls	r1, r0
 8003422:	ea23 0301 	bic.w	r3, r3, r1
 8003426:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003428:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 800342a:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800342c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800342e:	2301      	movs	r3, #1
 8003430:	4083      	lsls	r3, r0
 8003432:	430b      	orrs	r3, r1
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003438:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800343a:	4641      	mov	r1, r8
 800343c:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8003440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8003444:	f7fe becf 	b.w	80021e6 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003448:	682b      	ldr	r3, [r5, #0]
 800344a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344c:	62c3      	str	r3, [r0, #44]	; 0x2c
 800344e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003452:	bf00      	nop
 8003454:	20005084 	.word	0x20005084
 8003458:	20005090 	.word	0x20005090
 800345c:	20005130 	.word	0x20005130

08003460 <xTaskPriorityDisinherit>:
	{
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8003462:	4604      	mov	r4, r0
 8003464:	b908      	cbnz	r0, 800346a <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8003466:	2000      	movs	r0, #0
 8003468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800346a:	4b22      	ldr	r3, [pc, #136]	; (80034f4 <xTaskPriorityDisinherit+0x94>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4298      	cmp	r0, r3
 8003470:	d008      	beq.n	8003484 <xTaskPriorityDisinherit+0x24>
 8003472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003476:	f383 8811 	msr	BASEPRI, r3
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	f3bf 8f4f 	dsb	sy
 8003482:	e7fe      	b.n	8003482 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003484:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003486:	b943      	cbnz	r3, 800349a <xTaskPriorityDisinherit+0x3a>
 8003488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348c:	f383 8811 	msr	BASEPRI, r3
 8003490:	f3bf 8f6f 	isb	sy
 8003494:	f3bf 8f4f 	dsb	sy
 8003498:	e7fe      	b.n	8003498 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800349a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800349c:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 800349e:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80034a0:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80034a2:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80034a4:	d0df      	beq.n	8003466 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1dd      	bne.n	8003466 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80034aa:	1d05      	adds	r5, r0, #4
 80034ac:	4628      	mov	r0, r5
 80034ae:	f7fe febd 	bl	800222c <uxListRemove>
 80034b2:	4e11      	ldr	r6, [pc, #68]	; (80034f8 <xTaskPriorityDisinherit+0x98>)
 80034b4:	4a11      	ldr	r2, [pc, #68]	; (80034fc <xTaskPriorityDisinherit+0x9c>)
 80034b6:	b950      	cbnz	r0, 80034ce <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80034b8:	2114      	movs	r1, #20
 80034ba:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80034bc:	4379      	muls	r1, r7
 80034be:	5873      	ldr	r3, [r6, r1]
 80034c0:	b92b      	cbnz	r3, 80034ce <xTaskPriorityDisinherit+0x6e>
 80034c2:	2001      	movs	r0, #1
 80034c4:	6813      	ldr	r3, [r2, #0]
 80034c6:	40b8      	lsls	r0, r7
 80034c8:	ea23 0300 	bic.w	r3, r3, r0
 80034cc:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80034ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034d0:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80034d4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034d6:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80034d8:	2401      	movs	r4, #1
 80034da:	6811      	ldr	r1, [r2, #0]
 80034dc:	fa04 f003 	lsl.w	r0, r4, r3
 80034e0:	4308      	orrs	r0, r1
 80034e2:	6010      	str	r0, [r2, #0]
 80034e4:	2014      	movs	r0, #20
 80034e6:	4629      	mov	r1, r5
 80034e8:	fb00 6003 	mla	r0, r0, r3, r6
 80034ec:	f7fe fe7b 	bl	80021e6 <vListInsertEnd>
					xReturn = pdTRUE;
 80034f0:	4620      	mov	r0, r4
	}
 80034f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034f4:	20005084 	.word	0x20005084
 80034f8:	20005090 	.word	0x20005090
 80034fc:	20005130 	.word	0x20005130

08003500 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8003500:	4b04      	ldr	r3, [pc, #16]	; (8003514 <pvTaskIncrementMutexHeldCount+0x14>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	b11a      	cbz	r2, 800350e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8003506:	6819      	ldr	r1, [r3, #0]
 8003508:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800350a:	3201      	adds	r2, #1
 800350c:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800350e:	6818      	ldr	r0, [r3, #0]
	}
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20005084 	.word	0x20005084

08003518 <xScanButtonsTask>:
#include "structures.h"
#include "useful.h"

extern UART_HandleTypeDef huart1;

void xScanButtonsTask(void* arguments){
 8003518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	uint8_t prevBtnState = 0;
	uint8_t curBtnState = 0;
	uint8_t prevSysState = 0;
 800351c:	2500      	movs	r5, #0
	uint8_t prevBtnState = 0;
 800351e:	462f      	mov	r7, r5

	for(;;){
		curBtnState = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8003520:	4e21      	ldr	r6, [pc, #132]	; (80035a8 <xScanButtonsTask+0x90>)
				prevBtnState = curBtnState;
				if (prevBtnState){
					if (prevSysState == 0){
						prevSysState = 1;
						HAL_GPIO_WritePin(A_LED_PORT, A_LED_PIN, GPIO_PIN_SET);
						CMD_RF_ON;
 8003522:	f8df 808c 	ldr.w	r8, [pc, #140]	; 80035b0 <xScanButtonsTask+0x98>
						vTaskDelay(50 / portTICK_RATE_MS);

						HAL_UART_Transmit(&huart1, (uint8_t*) "AT+C001\r", 8, 0x2000);
 8003526:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80035b4 <xScanButtonsTask+0x9c>
		curBtnState = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 800352a:	2120      	movs	r1, #32
 800352c:	4630      	mov	r0, r6
 800352e:	f7fd ff63 	bl	80013f8 <HAL_GPIO_ReadPin>
		if (curBtnState != prevBtnState){
 8003532:	4287      	cmp	r7, r0
		curBtnState = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8003534:	4604      	mov	r4, r0
		if (curBtnState != prevBtnState){
 8003536:	d028      	beq.n	800358a <xScanButtonsTask+0x72>
			vTaskDelay(1 / portTICK_RATE_MS);
 8003538:	2001      	movs	r0, #1
 800353a:	f7ff fdf5 	bl	8003128 <vTaskDelay>
			curBtnState = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 800353e:	2120      	movs	r1, #32
 8003540:	4630      	mov	r0, r6
 8003542:	f7fd ff59 	bl	80013f8 <HAL_GPIO_ReadPin>
			if (curBtnState != prevBtnState){
 8003546:	4287      	cmp	r7, r0
			curBtnState = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8003548:	4604      	mov	r4, r0
			if (curBtnState != prevBtnState){
 800354a:	d01e      	beq.n	800358a <xScanButtonsTask+0x72>
				if (prevBtnState){
 800354c:	b1e8      	cbz	r0, 800358a <xScanButtonsTask+0x72>
					if (prevSysState == 0){
 800354e:	bb0d      	cbnz	r5, 8003594 <xScanButtonsTask+0x7c>
						HAL_GPIO_WritePin(A_LED_PORT, A_LED_PIN, GPIO_PIN_SET);
 8003550:	2201      	movs	r2, #1
 8003552:	2180      	movs	r1, #128	; 0x80
 8003554:	4630      	mov	r0, r6
 8003556:	f7fd ff55 	bl	8001404 <HAL_GPIO_WritePin>
						CMD_RF_ON;
 800355a:	462a      	mov	r2, r5
 800355c:	2104      	movs	r1, #4
 800355e:	4640      	mov	r0, r8
 8003560:	f7fd ff50 	bl	8001404 <HAL_GPIO_WritePin>
						vTaskDelay(50 / portTICK_RATE_MS);
 8003564:	2032      	movs	r0, #50	; 0x32
 8003566:	f7ff fddf 	bl	8003128 <vTaskDelay>
						HAL_UART_Transmit(&huart1, (uint8_t*) "AT+C001\r", 8, 0x2000);
 800356a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800356e:	2208      	movs	r2, #8
 8003570:	4649      	mov	r1, r9
 8003572:	480e      	ldr	r0, [pc, #56]	; (80035ac <xScanButtonsTask+0x94>)
 8003574:	f7fe fc30 	bl	8001dd8 <HAL_UART_Transmit>

						vTaskDelay(50 / portTICK_RATE_MS);
 8003578:	2032      	movs	r0, #50	; 0x32
 800357a:	f7ff fdd5 	bl	8003128 <vTaskDelay>
						CMD_RF_OFF;
 800357e:	2201      	movs	r2, #1
 8003580:	2104      	movs	r1, #4
 8003582:	4640      	mov	r0, r8
 8003584:	f7fd ff3e 	bl	8001404 <HAL_GPIO_WritePin>
						prevSysState = 1;
 8003588:	2501      	movs	r5, #1
					}
				}
			}
		}

		vTaskDelay(5 / portTICK_RATE_MS);
 800358a:	2005      	movs	r0, #5
 800358c:	f7ff fdcc 	bl	8003128 <vTaskDelay>
		curBtnState = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8003590:	4627      	mov	r7, r4
 8003592:	e7ca      	b.n	800352a <xScanButtonsTask+0x12>
						HAL_GPIO_WritePin(A_LED_PORT, A_LED_PIN, GPIO_PIN_RESET);
 8003594:	2200      	movs	r2, #0
 8003596:	2180      	movs	r1, #128	; 0x80
 8003598:	4630      	mov	r0, r6
 800359a:	f7fd ff33 	bl	8001404 <HAL_GPIO_WritePin>
						prevSysState = 0;
 800359e:	2500      	movs	r5, #0
						init_rf433();
 80035a0:	f000 ff00 	bl	80043a4 <init_rf433>
 80035a4:	e7f1      	b.n	800358a <xScanButtonsTask+0x72>
 80035a6:	bf00      	nop
 80035a8:	40010c00 	.word	0x40010c00
 80035ac:	200053b4 	.word	0x200053b4
 80035b0:	40011400 	.word	0x40011400
 80035b4:	0800573d 	.word	0x0800573d

080035b8 <xAnalyzeTask>:
extern GPIO_TypeDef *UP_PORT[4];
extern uint32_t UP_PIN[4];
extern GPIO_TypeDef *DOWN_PORT[4];
extern uint32_t DOWN_PIN[4];

void xAnalyzeTask(void *arguments){
 80035b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	portBASE_TYPE xStatus;
	uint8_t i = 0;
	uint8_t analyzeCounter[4] = {0};
 80035bc:	2500      	movs	r5, #0
	uint8_t prescalerCounter = 0;

	xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 80035be:	4e78      	ldr	r6, [pc, #480]	; (80037a0 <xAnalyzeTask+0x1e8>)
void xAnalyzeTask(void *arguments){
 80035c0:	b085      	sub	sp, #20
	xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 80035c2:	6830      	ldr	r0, [r6, #0]
 80035c4:	462b      	mov	r3, r5
 80035c6:	f04f 32ff 	mov.w	r2, #4294967295
 80035ca:	4629      	mov	r1, r5
	uint8_t analyzeCounter[4] = {0};
 80035cc:	9503      	str	r5, [sp, #12]
	xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 80035ce:	f7ff fa67 	bl	8002aa0 <xQueueGenericReceive>
 80035d2:	9600      	str	r6, [sp, #0]
				vTaskDelay(1000 / portTICK_RATE_MS);
			}
			else{
				if (prescalerCounter >= 5){
					prescalerCounter = 0;
					workState = FREE;
 80035d4:	4e73      	ldr	r6, [pc, #460]	; (80037a4 <xAnalyzeTask+0x1ec>)
		xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 80035d6:	2300      	movs	r3, #0
 80035d8:	9800      	ldr	r0, [sp, #0]
 80035da:	f04f 32ff 	mov.w	r2, #4294967295
 80035de:	4619      	mov	r1, r3
 80035e0:	6800      	ldr	r0, [r0, #0]
 80035e2:	f7ff fa5d 	bl	8002aa0 <xQueueGenericReceive>
		if (xStatus == pdPASS){
 80035e6:	2801      	cmp	r0, #1
 80035e8:	d1f5      	bne.n	80035d6 <xAnalyzeTask+0x1e>
			if (airSystemType == 0){ //     
 80035ea:	4b6f      	ldr	r3, [pc, #444]	; (80037a8 <xAnalyzeTask+0x1f0>)
 80035ec:	781c      	ldrb	r4, [r3, #0]
 80035ee:	2c00      	cmp	r4, #0
 80035f0:	d163      	bne.n	80036ba <xAnalyzeTask+0x102>
					if (pressIsLower[i]){
 80035f2:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80037c4 <xAnalyzeTask+0x20c>
 80035f6:	4f6d      	ldr	r7, [pc, #436]	; (80037ac <xAnalyzeTask+0x1f4>)
 80035f8:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 80037c8 <xAnalyzeTask+0x210>
				workState = FREE;
 80035fc:	7034      	strb	r4, [r6, #0]
					if (pressIsLower[i]){
 80035fe:	f814 a009 	ldrb.w	sl, [r4, r9]
						if (filteredPressure[i] < nessPressure[i]){
 8003602:	f837 2014 	ldrh.w	r2, [r7, r4, lsl #1]
 8003606:	f838 3014 	ldrh.w	r3, [r8, r4, lsl #1]
					if (pressIsLower[i]){
 800360a:	f1ba 0f00 	cmp.w	sl, #0
 800360e:	d045      	beq.n	800369c <xAnalyzeTask+0xe4>
						if (filteredPressure[i] < nessPressure[i]){
 8003610:	429a      	cmp	r2, r3
 8003612:	d213      	bcs.n	800363c <xAnalyzeTask+0x84>
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003614:	4b66      	ldr	r3, [pc, #408]	; (80037b0 <xAnalyzeTask+0x1f8>)
 8003616:	2200      	movs	r2, #0
 8003618:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 800361c:	4b65      	ldr	r3, [pc, #404]	; (80037b4 <xAnalyzeTask+0x1fc>)
 800361e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003622:	f7fd feef 	bl	8001404 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_SET);
 8003626:	2201      	movs	r2, #1
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003628:	4b63      	ldr	r3, [pc, #396]	; (80037b8 <xAnalyzeTask+0x200>)
 800362a:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 800362e:	4b63      	ldr	r3, [pc, #396]	; (80037bc <xAnalyzeTask+0x204>)
 8003630:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003634:	f7fd fee6 	bl	8001404 <HAL_GPIO_WritePin>
							workState = WORKING;
 8003638:	2301      	movs	r3, #1
 800363a:	7033      	strb	r3, [r6, #0]
 800363c:	3401      	adds	r4, #1
				for (i = 0; i < 4; i++){
 800363e:	2c04      	cmp	r4, #4
 8003640:	d1dd      	bne.n	80035fe <xAnalyzeTask+0x46>
				if (workState == FREE){
 8003642:	7832      	ldrb	r2, [r6, #0]
 8003644:	4b5e      	ldr	r3, [pc, #376]	; (80037c0 <xAnalyzeTask+0x208>)
 8003646:	bbb2      	cbnz	r2, 80036b6 <xAnalyzeTask+0xfe>
				vTaskDelay(500 / portTICK_RATE_MS);
 8003648:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
					pressureCompensation = ON;
 800364c:	701a      	strb	r2, [r3, #0]
				vTaskDelay(500 / portTICK_RATE_MS);
 800364e:	2400      	movs	r4, #0
 8003650:	f7ff fd6a 	bl	8003128 <vTaskDelay>
					HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003654:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80037b8 <xAnalyzeTask+0x200>
 8003658:	4f58      	ldr	r7, [pc, #352]	; (80037bc <xAnalyzeTask+0x204>)
 800365a:	f838 1024 	ldrh.w	r1, [r8, r4, lsl #2]
 800365e:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003662:	2200      	movs	r2, #0
 8003664:	3401      	adds	r4, #1
 8003666:	f7fd fecd 	bl	8001404 <HAL_GPIO_WritePin>
				for (i = 0; i < 4; i++){
 800366a:	2c04      	cmp	r4, #4
 800366c:	d1f5      	bne.n	800365a <xAnalyzeTask+0xa2>
				vTaskDelay(500 / portTICK_RATE_MS);
 800366e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003672:	f7ff fd59 	bl	8003128 <vTaskDelay>
 8003676:	2400      	movs	r4, #0
					HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003678:	f8df 8134 	ldr.w	r8, [pc, #308]	; 80037b0 <xAnalyzeTask+0x1f8>
 800367c:	4f4d      	ldr	r7, [pc, #308]	; (80037b4 <xAnalyzeTask+0x1fc>)
 800367e:	f838 1024 	ldrh.w	r1, [r8, r4, lsl #2]
 8003682:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003686:	2200      	movs	r2, #0
 8003688:	3401      	adds	r4, #1
 800368a:	f7fd febb 	bl	8001404 <HAL_GPIO_WritePin>
				for (i = 0; i < 4; i++){
 800368e:	2c04      	cmp	r4, #4
 8003690:	d1f5      	bne.n	800367e <xAnalyzeTask+0xc6>
				vTaskDelay(1000 / portTICK_RATE_MS);
 8003692:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003696:	f7ff fd47 	bl	8003128 <vTaskDelay>
 800369a:	e79c      	b.n	80035d6 <xAnalyzeTask+0x1e>
						if (filteredPressure[i] > nessPressure[i]){
 800369c:	429a      	cmp	r2, r3
 800369e:	d9cd      	bls.n	800363c <xAnalyzeTask+0x84>
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_SET);
 80036a0:	4b43      	ldr	r3, [pc, #268]	; (80037b0 <xAnalyzeTask+0x1f8>)
 80036a2:	2201      	movs	r2, #1
 80036a4:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 80036a8:	4b42      	ldr	r3, [pc, #264]	; (80037b4 <xAnalyzeTask+0x1fc>)
 80036aa:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80036ae:	f7fd fea9 	bl	8001404 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 80036b2:	4652      	mov	r2, sl
 80036b4:	e7b8      	b.n	8003628 <xAnalyzeTask+0x70>
					pressureCompensation = ON;
 80036b6:	2201      	movs	r2, #1
 80036b8:	e7c6      	b.n	8003648 <xAnalyzeTask+0x90>
				if (prescalerCounter >= 5){
 80036ba:	2d04      	cmp	r5, #4
 80036bc:	d96c      	bls.n	8003798 <xAnalyzeTask+0x1e0>
					workState = FREE;
 80036be:	2400      	movs	r4, #0
 80036c0:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 80037b4 <xAnalyzeTask+0x1fc>
 80036c4:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80037b0 <xAnalyzeTask+0x1f8>
 80036c8:	4f3c      	ldr	r7, [pc, #240]	; (80037bc <xAnalyzeTask+0x204>)
 80036ca:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 80037b8 <xAnalyzeTask+0x200>
 80036ce:	7034      	strb	r4, [r6, #0]
 80036d0:	ad03      	add	r5, sp, #12

					for (i = 0; i < 4; i++){
						if (analyzeCounter[i] < 5){
 80036d2:	782a      	ldrb	r2, [r5, #0]
 80036d4:	00a3      	lsls	r3, r4, #2
 80036d6:	2a04      	cmp	r2, #4
 80036d8:	9301      	str	r3, [sp, #4]
 80036da:	d84a      	bhi.n	8003772 <xAnalyzeTask+0x1ba>
							workState = WORKING;
 80036dc:	2301      	movs	r3, #1
							if (pressIsLower[i]){
 80036de:	4939      	ldr	r1, [pc, #228]	; (80037c4 <xAnalyzeTask+0x20c>)
							workState = WORKING;
 80036e0:	7033      	strb	r3, [r6, #0]
							if (pressIsLower[i]){
 80036e2:	f814 b001 	ldrb.w	fp, [r4, r1]
 80036e6:	4938      	ldr	r1, [pc, #224]	; (80037c8 <xAnalyzeTask+0x210>)
 80036e8:	f1bb 0f00 	cmp.w	fp, #0
 80036ec:	d02d      	beq.n	800374a <xAnalyzeTask+0x192>
								if (filteredPressure[i] < nessPressure[i]){
 80036ee:	482f      	ldr	r0, [pc, #188]	; (80037ac <xAnalyzeTask+0x1f4>)
 80036f0:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
 80036f4:	f830 0014 	ldrh.w	r0, [r0, r4, lsl #1]
 80036f8:	4288      	cmp	r0, r1
 80036fa:	d222      	bcs.n	8003742 <xAnalyzeTask+0x18a>
									analyzeCounter[i] = 0;
 80036fc:	f04f 0b00 	mov.w	fp, #0
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_SET);
 8003700:	461a      	mov	r2, r3
									analyzeCounter[i] = 0;
 8003702:	f885 b000 	strb.w	fp, [r5]
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
								}
								else{
									analyzeCounter[i] += 1;
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003706:	f8b8 1000 	ldrh.w	r1, [r8]
 800370a:	f8d9 0000 	ldr.w	r0, [r9]
 800370e:	f7fd fe79 	bl	8001404 <HAL_GPIO_WritePin>
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003712:	2200      	movs	r2, #0
							}
							else{
								if (filteredPressure[i] > nessPressure[i]){
									analyzeCounter[i] = 0;
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_SET);
 8003714:	00a3      	lsls	r3, r4, #2
 8003716:	f83a 1003 	ldrh.w	r1, [sl, r3]
							}
						}
						else{
							analyzeCounter[i] = 0;
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 800371a:	6838      	ldr	r0, [r7, #0]
 800371c:	3401      	adds	r4, #1
 800371e:	f7fd fe71 	bl	8001404 <HAL_GPIO_WritePin>
					for (i = 0; i < 4; i++){
 8003722:	2c04      	cmp	r4, #4
 8003724:	f105 0501 	add.w	r5, r5, #1
 8003728:	f109 0904 	add.w	r9, r9, #4
 800372c:	f108 0804 	add.w	r8, r8, #4
 8003730:	f107 0704 	add.w	r7, r7, #4
 8003734:	d1cd      	bne.n	80036d2 <xAnalyzeTask+0x11a>
						}
					}

					if (workState == FREE){
 8003736:	7832      	ldrb	r2, [r6, #0]
 8003738:	4b21      	ldr	r3, [pc, #132]	; (80037c0 <xAnalyzeTask+0x208>)
 800373a:	bb4a      	cbnz	r2, 8003790 <xAnalyzeTask+0x1d8>
						prescalerCounter = 10;
						pressureCompensation = OFF;
 800373c:	701a      	strb	r2, [r3, #0]
						prescalerCounter = 10;
 800373e:	250a      	movs	r5, #10
 8003740:	e749      	b.n	80035d6 <xAnalyzeTask+0x1e>
									analyzeCounter[i] += 1;
 8003742:	1c53      	adds	r3, r2, #1
 8003744:	702b      	strb	r3, [r5, #0]
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003746:	2200      	movs	r2, #0
 8003748:	e7dd      	b.n	8003706 <xAnalyzeTask+0x14e>
 800374a:	9301      	str	r3, [sp, #4]
								if (filteredPressure[i] > nessPressure[i]){
 800374c:	4b17      	ldr	r3, [pc, #92]	; (80037ac <xAnalyzeTask+0x1f4>)
 800374e:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
 8003752:	f833 0014 	ldrh.w	r0, [r3, r4, lsl #1]
 8003756:	4288      	cmp	r0, r1
 8003758:	d9f3      	bls.n	8003742 <xAnalyzeTask+0x18a>
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 800375a:	465a      	mov	r2, fp
									analyzeCounter[i] = 0;
 800375c:	f885 b000 	strb.w	fp, [r5]
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003760:	f8b8 1000 	ldrh.w	r1, [r8]
 8003764:	f8d9 0000 	ldr.w	r0, [r9]
 8003768:	f7fd fe4c 	bl	8001404 <HAL_GPIO_WritePin>
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_SET);
 800376c:	9b01      	ldr	r3, [sp, #4]
 800376e:	461a      	mov	r2, r3
 8003770:	e7d0      	b.n	8003714 <xAnalyzeTask+0x15c>
							analyzeCounter[i] = 0;
 8003772:	f04f 0b00 	mov.w	fp, #0
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003776:	f8b8 1000 	ldrh.w	r1, [r8]
 800377a:	465a      	mov	r2, fp
							analyzeCounter[i] = 0;
 800377c:	f885 b000 	strb.w	fp, [r5]
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003780:	f8d9 0000 	ldr.w	r0, [r9]
 8003784:	f7fd fe3e 	bl	8001404 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003788:	465a      	mov	r2, fp
 800378a:	f83a 1024 	ldrh.w	r1, [sl, r4, lsl #2]
 800378e:	e7c4      	b.n	800371a <xAnalyzeTask+0x162>
					}
					else{
						pressureCompensation = ON;
 8003790:	2201      	movs	r2, #1
					prescalerCounter = 0;
 8003792:	2500      	movs	r5, #0
						pressureCompensation = ON;
 8003794:	701a      	strb	r2, [r3, #0]
 8003796:	e71e      	b.n	80035d6 <xAnalyzeTask+0x1e>
					}
				}
				else{
					prescalerCounter++;
 8003798:	1c6c      	adds	r4, r5, #1
 800379a:	b2e5      	uxtb	r5, r4
 800379c:	e71b      	b.n	80035d6 <xAnalyzeTask+0x1e>
 800379e:	bf00      	nop
 80037a0:	2000533c 	.word	0x2000533c
 80037a4:	20005270 	.word	0x20005270
 80037a8:	200051b0 	.word	0x200051b0
 80037ac:	2000004c 	.word	0x2000004c
 80037b0:	2000002c 	.word	0x2000002c
 80037b4:	2000003c 	.word	0x2000003c
 80037b8:	2000000c 	.word	0x2000000c
 80037bc:	2000001c 	.word	0x2000001c
 80037c0:	2000526c 	.word	0x2000526c
 80037c4:	20005271 	.word	0x20005271
 80037c8:	20005264 	.word	0x20005264

080037cc <xBlynkTask>:
extern struct controllerData controllerSettings;

extern uint16_t server_UID;
uint32_t unique_ID[3] = {0};

void xBlynkTask(void* arguments){
 80037cc:	b508      	push	{r3, lr}
	for(;;){
		HAL_GPIO_TogglePin(BLYNK_LED_PORT, BLYNK_LED_PIN);
 80037ce:	4c05      	ldr	r4, [pc, #20]	; (80037e4 <xBlynkTask+0x18>)
 80037d0:	4620      	mov	r0, r4
 80037d2:	2140      	movs	r1, #64	; 0x40
 80037d4:	f7fd fe1b 	bl	800140e <HAL_GPIO_TogglePin>
		vTaskDelay(500 / portTICK_RATE_MS);
 80037d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80037dc:	f7ff fca4 	bl	8003128 <vTaskDelay>
 80037e0:	e7f6      	b.n	80037d0 <xBlynkTask+0x4>
 80037e2:	bf00      	nop
 80037e4:	40010c00 	.word	0x40010c00

080037e8 <init_RF433>:
	}
	vTaskDelete(NULL);
}

void init_RF433(){
	CMD_RF_OFF;
 80037e8:	2201      	movs	r2, #1
 80037ea:	2104      	movs	r1, #4
 80037ec:	4801      	ldr	r0, [pc, #4]	; (80037f4 <init_RF433+0xc>)
 80037ee:	f7fd be09 	b.w	8001404 <HAL_GPIO_WritePin>
 80037f2:	bf00      	nop
 80037f4:	40011400 	.word	0x40011400

080037f8 <controller_initialize>:
	return;
}

void controller_initialize(){
 80037f8:	b537      	push	{r0, r1, r2, r4, r5, lr}

	// 
	HAL_UART_Receive_IT(&huart1, &recCommandByte, 1);
 80037fa:	492e      	ldr	r1, [pc, #184]	; (80038b4 <controller_initialize+0xbc>)
 80037fc:	2201      	movs	r2, #1
	HAL_ADCEx_InjectedStart_IT(&hadc1);

	//   
	mRead_flash();

	  HAL_GetUID(unique_ID);
 80037fe:	4c2e      	ldr	r4, [pc, #184]	; (80038b8 <controller_initialize+0xc0>)
	HAL_UART_Receive_IT(&huart1, &recCommandByte, 1);
 8003800:	482e      	ldr	r0, [pc, #184]	; (80038bc <controller_initialize+0xc4>)
 8003802:	f7fe fb45 	bl	8001e90 <HAL_UART_Receive_IT>
	HAL_ADCEx_InjectedStart_IT(&hadc1);
 8003806:	482e      	ldr	r0, [pc, #184]	; (80038c0 <controller_initialize+0xc8>)
 8003808:	f7fd f86a 	bl	80008e0 <HAL_ADCEx_InjectedStart_IT>
	mRead_flash();
 800380c:	f000 f89c 	bl	8003948 <mRead_flash>
	  HAL_GetUID(unique_ID);
 8003810:	4620      	mov	r0, r4
 8003812:	f7fc ff03 	bl	800061c <HAL_GetUID>
	  server_UID = (unique_ID[0] + unique_ID[1] + unique_ID[2]) / 65536;
 8003816:	e894 000c 	ldmia.w	r4, {r2, r3}
 800381a:	4413      	add	r3, r2
 800381c:	68a2      	ldr	r2, [r4, #8]
 800381e:	4413      	add	r3, r2
 8003820:	4a28      	ldr	r2, [pc, #160]	; (80038c4 <controller_initialize+0xcc>)
 8003822:	0c1b      	lsrs	r3, r3, #16
 8003824:	8013      	strh	r3, [r2, #0]
	print_settings();
#endif

	// 
	//init_RF433();
	init_RF433();
 8003826:	f7ff ffdf 	bl	80037e8 <init_RF433>

	vSemaphoreCreateBinary(xPressureCompensationSemaphore);
 800382a:	2203      	movs	r2, #3
 800382c:	2100      	movs	r1, #0
 800382e:	2001      	movs	r0, #1
 8003830:	f7fe fffc 	bl	800282c <xQueueGenericCreate>
 8003834:	4a24      	ldr	r2, [pc, #144]	; (80038c8 <controller_initialize+0xd0>)
 8003836:	6010      	str	r0, [r2, #0]
 8003838:	b120      	cbz	r0, 8003844 <controller_initialize+0x4c>
 800383a:	2300      	movs	r3, #0
 800383c:	461a      	mov	r2, r3
 800383e:	4619      	mov	r1, r3
 8003840:	f7ff f816 	bl	8002870 <xQueueGenericSend>
		uint32_t fre=xPortGetFreeHeapSize();
		sprintf(message, "Free heap: %ld\r\n", fre);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
	#endif

	xTaskCreate(xBlynkTask,
 8003844:	2400      	movs	r4, #0
 8003846:	2501      	movs	r5, #1
 8003848:	4623      	mov	r3, r4
 800384a:	9401      	str	r4, [sp, #4]
 800384c:	9500      	str	r5, [sp, #0]
 800384e:	22c8      	movs	r2, #200	; 0xc8
 8003850:	491e      	ldr	r1, [pc, #120]	; (80038cc <controller_initialize+0xd4>)
 8003852:	481f      	ldr	r0, [pc, #124]	; (80038d0 <controller_initialize+0xd8>)
 8003854:	f7ff fa4a 	bl	8002cec <xTaskCreate>
		fre=xPortGetFreeHeapSize();
		sprintf(message, "heap after Blynk: %ld\r\n", fre);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
	#endif

	xTaskCreate(xScanButtonsTask,
 8003858:	4623      	mov	r3, r4
 800385a:	9401      	str	r4, [sp, #4]
 800385c:	9500      	str	r5, [sp, #0]
 800385e:	22c8      	movs	r2, #200	; 0xc8
 8003860:	491c      	ldr	r1, [pc, #112]	; (80038d4 <controller_initialize+0xdc>)
 8003862:	481d      	ldr	r0, [pc, #116]	; (80038d8 <controller_initialize+0xe0>)
 8003864:	f7ff fa42 	bl	8002cec <xTaskCreate>
		fre=xPortGetFreeHeapSize();
		sprintf(message, "heap after Scan: %ld\r\n", fre);
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 0xFFFF);
	#endif

	xTaskCreate(xStoreADCDataTask,
 8003868:	4623      	mov	r3, r4
 800386a:	9401      	str	r4, [sp, #4]
 800386c:	9500      	str	r5, [sp, #0]
 800386e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003872:	491a      	ldr	r1, [pc, #104]	; (80038dc <controller_initialize+0xe4>)
 8003874:	481a      	ldr	r0, [pc, #104]	; (80038e0 <controller_initialize+0xe8>)
 8003876:	f7ff fa39 	bl	8002cec <xTaskCreate>
		fre=xPortGetFreeHeapSize();
		sprintf(message, "heap after SADCData: %ld\r\n", fre);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
	#endif

	xTaskCreate(xProcessCommandTask,
 800387a:	2303      	movs	r3, #3
 800387c:	9401      	str	r4, [sp, #4]
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003884:	4623      	mov	r3, r4
 8003886:	4917      	ldr	r1, [pc, #92]	; (80038e4 <controller_initialize+0xec>)
 8003888:	4817      	ldr	r0, [pc, #92]	; (80038e8 <controller_initialize+0xf0>)
 800388a:	f7ff fa2f 	bl	8002cec <xTaskCreate>
		fre=xPortGetFreeHeapSize();
		sprintf(message, "heap after ProcCmd: %ld\r\n", fre);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
	#endif

	xTaskCreate(xAnalyzeTask,
 800388e:	4623      	mov	r3, r4
 8003890:	9401      	str	r4, [sp, #4]
 8003892:	9500      	str	r5, [sp, #0]
 8003894:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003898:	4914      	ldr	r1, [pc, #80]	; (80038ec <controller_initialize+0xf4>)
 800389a:	4815      	ldr	r0, [pc, #84]	; (80038f0 <controller_initialize+0xf8>)
 800389c:	f7ff fa26 	bl	8002cec <xTaskCreate>
		fre=xPortGetFreeHeapSize();
		sprintf(message, "heap after AnTask: %ld\r\n", fre);
		HAL_UART_Transmit(&huart1, (uint8_t*) message, strlen(message), 0xFFFF);
	#endif

  	xRecCommandQueue = xQueueCreate(COMMAND_QUEUE_SIZE, MAX_COMMAND_LENGTH);
 80038a0:	4622      	mov	r2, r4
 80038a2:	2140      	movs	r1, #64	; 0x40
 80038a4:	2002      	movs	r0, #2
 80038a6:	f7fe ffc1 	bl	800282c <xQueueGenericCreate>
 80038aa:	4b12      	ldr	r3, [pc, #72]	; (80038f4 <controller_initialize+0xfc>)
 80038ac:	6018      	str	r0, [r3, #0]
  	#if DEBUG_SERIAL
  		fre=xPortGetFreeHeapSize();
  		sprintf(message, "heap after queue: %ld\r\n", fre);
  		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
  	#endif
}
 80038ae:	b003      	add	sp, #12
 80038b0:	bd30      	pop	{r4, r5, pc}
 80038b2:	bf00      	nop
 80038b4:	20005404 	.word	0x20005404
 80038b8:	200051b4 	.word	0x200051b4
 80038bc:	200053b4 	.word	0x200053b4
 80038c0:	20005384 	.word	0x20005384
 80038c4:	2000526e 	.word	0x2000526e
 80038c8:	2000533c 	.word	0x2000533c
 80038cc:	08005746 	.word	0x08005746
 80038d0:	080037cd 	.word	0x080037cd
 80038d4:	0800574c 	.word	0x0800574c
 80038d8:	08003519 	.word	0x08003519
 80038dc:	08005751 	.word	0x08005751
 80038e0:	080041c1 	.word	0x080041c1
 80038e4:	0800575a 	.word	0x0800575a
 80038e8:	08003c6d 	.word	0x08003c6d
 80038ec:	08005762 	.word	0x08005762
 80038f0:	080035b9 	.word	0x080035b9
 80038f4:	20005400 	.word	0x20005400

080038f8 <mWrite_flash>:

extern UART_HandleTypeDef huart1;

extern struct controllerData controllerSettings;

void mWrite_flash(void){
 80038f8:	b570      	push	{r4, r5, r6, lr}
 80038fa:	b086      	sub	sp, #24
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t pageError;
	uint16_t i;

	HAL_FLASH_Unlock();
 80038fc:	f7fd fb9e 	bl	800103c <HAL_FLASH_Unlock>

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8003900:	2300      	movs	r3, #0
 8003902:	9302      	str	r3, [sp, #8]
	EraseInitStruct.PageAddress = SETTINGS_FLASH_PAGE_ADDR;
	EraseInitStruct.NbPages = 1;
 8003904:	2301      	movs	r3, #1
	EraseInitStruct.PageAddress = SETTINGS_FLASH_PAGE_ADDR;
 8003906:	4c0d      	ldr	r4, [pc, #52]	; (800393c <mWrite_flash+0x44>)

	if(HAL_FLASHEx_Erase(&EraseInitStruct, &pageError) != HAL_OK){
 8003908:	a901      	add	r1, sp, #4
 800390a:	a802      	add	r0, sp, #8
	EraseInitStruct.PageAddress = SETTINGS_FLASH_PAGE_ADDR;
 800390c:	9404      	str	r4, [sp, #16]
	EraseInitStruct.NbPages = 1;
 800390e:	9305      	str	r3, [sp, #20]
	if(HAL_FLASHEx_Erase(&EraseInitStruct, &pageError) != HAL_OK){
 8003910:	f7fd fc44 	bl	800119c <HAL_FLASHEx_Erase>
	}

	uint32_t *source_addr = (void *)&controllerSettings;
	uint32_t *dest_addr = (uint32_t *) SETTINGS_FLASH_PAGE_ADDR;
	for (i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(uint32_t)dest_addr, *source_addr)!= HAL_OK){
 8003914:	4e0a      	ldr	r6, [pc, #40]	; (8003940 <mWrite_flash+0x48>)
	for (i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 8003916:	4d0b      	ldr	r5, [pc, #44]	; (8003944 <mWrite_flash+0x4c>)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(uint32_t)dest_addr, *source_addr)!= HAL_OK){
 8003918:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 800391c:	f5a3 33fe 	sub.w	r3, r3, #130048	; 0x1fc00
 8003920:	599a      	ldr	r2, [r3, r6]
 8003922:	4621      	mov	r1, r4
 8003924:	2300      	movs	r3, #0
 8003926:	2002      	movs	r0, #2
			#if DEBUG_SERIAL
				HAL_UART_Transmit(&huart1, (uint8_t*) "Write Flash Error\r\n", 19, 0x1000);
			#endif
		}
		source_addr++;
		dest_addr++;
 8003928:	3404      	adds	r4, #4
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(uint32_t)dest_addr, *source_addr)!= HAL_OK){
 800392a:	f7fd fbcd 	bl	80010c8 <HAL_FLASH_Program>
	for (i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 800392e:	42ac      	cmp	r4, r5
 8003930:	d1f2      	bne.n	8003918 <mWrite_flash+0x20>
	}

	HAL_FLASH_Lock();
 8003932:	f7fd fb95 	bl	8001060 <HAL_FLASH_Lock>

	#if DEBUG_SERIAL
		HAL_UART_Transmit(&huart1, (uint8_t*) "Flash ok\r\n", 10, 0x1000);
	#endif
}
 8003936:	b006      	add	sp, #24
 8003938:	bd70      	pop	{r4, r5, r6, pc}
 800393a:	bf00      	nop
 800393c:	0801fc00 	.word	0x0801fc00
 8003940:	200051c0 	.word	0x200051c0
 8003944:	0801fc24 	.word	0x0801fc24

08003948 <mRead_flash>:

void mRead_flash(void){
 8003948:	b510      	push	{r4, lr}
	#if DEBUG_SERIAL
		HAL_UART_Transmit(&huart1, (uint8_t*) "reading flash\r\n", 15, 0x1000);
	#endif
	uint32_t *source_addr = (uint32_t *)SETTINGS_FLASH_PAGE_ADDR;
 800394a:	4b06      	ldr	r3, [pc, #24]	; (8003964 <mRead_flash+0x1c>)
    uint32_t *dest_addr = (void*)&controllerSettings;

    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
        *dest_addr = *(__IO uint32_t*)source_addr;
 800394c:	4806      	ldr	r0, [pc, #24]	; (8003968 <mRead_flash+0x20>)
    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 800394e:	4907      	ldr	r1, [pc, #28]	; (800396c <mRead_flash+0x24>)
        *dest_addr = *(__IO uint32_t*)source_addr;
 8003950:	681c      	ldr	r4, [r3, #0]
 8003952:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
        source_addr++;
 8003956:	3304      	adds	r3, #4
        *dest_addr = *(__IO uint32_t*)source_addr;
 8003958:	f5a2 32fe 	sub.w	r2, r2, #130048	; 0x1fc00
    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 800395c:	428b      	cmp	r3, r1
        *dest_addr = *(__IO uint32_t*)source_addr;
 800395e:	5014      	str	r4, [r2, r0]
    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 8003960:	d1f6      	bne.n	8003950 <mRead_flash+0x8>
    }

	#if DEBUG_SERIAL
		HAL_UART_Transmit(&huart1, (uint8_t*) "Flash read\r\n", 12, 0x1000);
	#endif
}
 8003962:	bd10      	pop	{r4, pc}
 8003964:	0801fc00 	.word	0x0801fc00
 8003968:	200051c0 	.word	0x200051c0
 800396c:	0801fc24 	.word	0x0801fc24

08003970 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003970:	2238      	movs	r2, #56	; 0x38
{
 8003972:	b530      	push	{r4, r5, lr}
 8003974:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003976:	eb0d 0002 	add.w	r0, sp, r2
 800397a:	2100      	movs	r1, #0
 800397c:	f000 fd8f 	bl	800449e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003980:	2214      	movs	r2, #20
 8003982:	2100      	movs	r1, #0
 8003984:	a801      	add	r0, sp, #4
 8003986:	f000 fd8a 	bl	800449e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800398a:	2220      	movs	r2, #32
 800398c:	2100      	movs	r1, #0
 800398e:	a806      	add	r0, sp, #24
 8003990:	f000 fd85 	bl	800449e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003994:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003998:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800399a:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800399c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800399e:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80039a0:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039a4:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80039a6:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039a8:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80039aa:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039ac:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039ae:	f7fd fd33 	bl	8001418 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039b2:	230f      	movs	r3, #15
 80039b4:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039b6:	2300      	movs	r3, #0
 80039b8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80039ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80039be:	4621      	mov	r1, r4
 80039c0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80039c2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80039c4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039c6:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80039c8:	f7fd ff74 	bl	80018b4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80039cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039d0:	a806      	add	r0, sp, #24
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80039d2:	9308      	str	r3, [sp, #32]
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80039d4:	9406      	str	r4, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039d6:	f7fe f83f 	bl	8001a58 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the Systick interrupt time 
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80039da:	4b02      	ldr	r3, [pc, #8]	; (80039e4 <SystemClock_Config+0x74>)
 80039dc:	601d      	str	r5, [r3, #0]
}
 80039de:	b01d      	add	sp, #116	; 0x74
 80039e0:	bd30      	pop	{r4, r5, pc}
 80039e2:	bf00      	nop
 80039e4:	42420070 	.word	0x42420070

080039e8 <main>:
{
 80039e8:	b580      	push	{r7, lr}
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039ea:	4d6b      	ldr	r5, [pc, #428]	; (8003b98 <main+0x1b0>)
{
 80039ec:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 80039ee:	f7fc fddf 	bl	80005b0 <HAL_Init>
  SystemClock_Config();
 80039f2:	f7ff ffbd 	bl	8003970 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f6:	2210      	movs	r2, #16
 80039f8:	2100      	movs	r1, #0
 80039fa:	a806      	add	r0, sp, #24
 80039fc:	f000 fd4f 	bl	800449e <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a00:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003a02:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a04:	f043 0320 	orr.w	r3, r3, #32
 8003a08:	61ab      	str	r3, [r5, #24]
 8003a0a:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003a0c:	f641 410f 	movw	r1, #7183	; 0x1c0f
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	9302      	str	r3, [sp, #8]
 8003a16:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a18:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003a1a:	4860      	ldr	r0, [pc, #384]	; (8003b9c <main+0x1b4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1c:	f043 0310 	orr.w	r3, r3, #16
 8003a20:	61ab      	str	r3, [r5, #24]
 8003a22:	69ab      	ldr	r3, [r5, #24]
  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a24:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a26:	f003 0310 	and.w	r3, r3, #16
 8003a2a:	9303      	str	r3, [sp, #12]
 8003a2c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a2e:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a30:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a32:	f043 0304 	orr.w	r3, r3, #4
 8003a36:	61ab      	str	r3, [r5, #24]
 8003a38:	69ab      	ldr	r3, [r5, #24]

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3a:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a3e:	f003 0304 	and.w	r3, r3, #4
 8003a42:	9304      	str	r3, [sp, #16]
 8003a44:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a46:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a48:	2704      	movs	r7, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4a:	f043 0308 	orr.w	r3, r3, #8
 8003a4e:	61ab      	str	r3, [r5, #24]
 8003a50:	69ab      	ldr	r3, [r5, #24]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	9305      	str	r3, [sp, #20]
 8003a58:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003a5a:	f7fd fcd3 	bl	8001404 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a64:	484e      	ldr	r0, [pc, #312]	; (8003ba0 <main+0x1b8>)
 8003a66:	f7fd fccd 	bl	8001404 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	2104      	movs	r1, #4
 8003a6e:	484d      	ldr	r0, [pc, #308]	; (8003ba4 <main+0x1bc>)
 8003a70:	f7fd fcc8 	bl	8001404 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003a74:	2200      	movs	r2, #0
 8003a76:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8003a7a:	484b      	ldr	r0, [pc, #300]	; (8003ba8 <main+0x1c0>)
 8003a7c:	f7fd fcc2 	bl	8001404 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003a80:	f641 430f 	movw	r3, #7183	; 0x1c0f
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a84:	a906      	add	r1, sp, #24
 8003a86:	4845      	ldr	r0, [pc, #276]	; (8003b9c <main+0x1b4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003a88:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a8a:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003a8e:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a90:	f7fd fbd2 	bl	8001238 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a94:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a98:	a906      	add	r1, sp, #24
 8003a9a:	4840      	ldr	r0, [pc, #256]	; (8003b9c <main+0x1b4>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a9c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a9e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aa2:	f7fd fbc9 	bl	8001238 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aaa:	a906      	add	r1, sp, #24
 8003aac:	483c      	ldr	r0, [pc, #240]	; (8003ba0 <main+0x1b8>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003aae:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ab0:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab4:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab8:	f7fd fbbe 	bl	8001238 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003abc:	a906      	add	r1, sp, #24
 8003abe:	4839      	ldr	r0, [pc, #228]	; (8003ba4 <main+0x1bc>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003ac0:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac2:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac4:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ac6:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ac8:	f7fd fbb6 	bl	8001238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003acc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad0:	a906      	add	r1, sp, #24
 8003ad2:	4835      	ldr	r0, [pc, #212]	; (8003ba8 <main+0x1c0>)
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003ad4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ad6:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ada:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003adc:	f7fd fbac 	bl	8001238 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ae0:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8003ae2:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ae4:	4333      	orrs	r3, r6
 8003ae6:	616b      	str	r3, [r5, #20]
 8003ae8:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8003aea:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003aec:	4033      	ands	r3, r6
 8003aee:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8003af0:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003af2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8003af4:	f7fd f85c 	bl	8000bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003af8:	200e      	movs	r0, #14
 8003afa:	f7fd f88d 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8003afe:	2220      	movs	r2, #32
 8003b00:	4621      	mov	r1, r4
 8003b02:	a806      	add	r0, sp, #24
 8003b04:	f000 fccb 	bl	800449e <memset>
  hadc1.Instance = ADC1;
 8003b08:	4d28      	ldr	r5, [pc, #160]	; (8003bac <main+0x1c4>)
 8003b0a:	4b29      	ldr	r3, [pc, #164]	; (8003bb0 <main+0x1c8>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003b0c:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 8003b0e:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003b10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b14:	60ab      	str	r3, [r5, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b16:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003b1a:	60ec      	str	r4, [r5, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b1c:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b1e:	616c      	str	r4, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b20:	606c      	str	r4, [r5, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003b22:	612e      	str	r6, [r5, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003b24:	f7fc fe5c 	bl	80007e0 <HAL_ADC_Init>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8003b28:	2306      	movs	r3, #6
 8003b2a:	9308      	str	r3, [sp, #32]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8003b2c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b30:	a906      	add	r1, sp, #24
 8003b32:	4628      	mov	r0, r5
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8003b34:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8003b36:	9606      	str	r6, [sp, #24]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8003b38:	9607      	str	r6, [sp, #28]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8003b3a:	970a      	str	r7, [sp, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8003b3c:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8003b3e:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigInjected.InjectedOffset = 0;
 8003b40:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b42:	f7fc ff37 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b46:	a906      	add	r1, sp, #24
 8003b48:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8003b4a:	f8cd 8018 	str.w	r8, [sp, #24]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8003b4e:	f8cd 801c 	str.w	r8, [sp, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b52:	f7fc ff2f 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8003b56:	2303      	movs	r3, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b58:	a906      	add	r1, sp, #24
 8003b5a:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8003b5c:	9306      	str	r3, [sp, #24]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8003b5e:	9307      	str	r3, [sp, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b60:	f7fc ff28 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b64:	a906      	add	r1, sp, #24
 8003b66:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8003b68:	9706      	str	r7, [sp, #24]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8003b6a:	9707      	str	r7, [sp, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b6c:	f7fc ff22 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  huart1.Init.BaudRate = 19200;//9600;
 8003b70:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
  huart1.Instance = USART1;
 8003b74:	480f      	ldr	r0, [pc, #60]	; (8003bb4 <main+0x1cc>)
  huart1.Init.BaudRate = 19200;//9600;
 8003b76:	4a10      	ldr	r2, [pc, #64]	; (8003bb8 <main+0x1d0>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b78:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = 19200;//9600;
 8003b7a:	e880 000c 	stmia.w	r0, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b7e:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b80:	60c4      	str	r4, [r0, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b82:	6143      	str	r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b84:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b86:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b88:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b8a:	f7fe f8f7 	bl	8001d7c <HAL_UART_Init>
  controller_initialize();
 8003b8e:	f7ff fe33 	bl	80037f8 <controller_initialize>
  osKernelStart();
 8003b92:	f7fe fb0b 	bl	80021ac <osKernelStart>
 8003b96:	e7fe      	b.n	8003b96 <main+0x1ae>
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	40011000 	.word	0x40011000
 8003ba0:	40010800 	.word	0x40010800
 8003ba4:	40011400 	.word	0x40011400
 8003ba8:	40010c00 	.word	0x40010c00
 8003bac:	20005384 	.word	0x20005384
 8003bb0:	40012400 	.word	0x40012400
 8003bb4:	200053b4 	.word	0x200053b4
 8003bb8:	40013800 	.word	0x40013800

08003bbc <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	if(huart->Instance == USART1){
 8003bbc:	6802      	ldr	r2, [r0, #0]
 8003bbe:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <HAL_UART_RxCpltCallback+0x5c>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003bc0:	b513      	push	{r0, r1, r4, lr}
	if(huart->Instance == USART1){
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d125      	bne.n	8003c12 <HAL_UART_RxCpltCallback+0x56>
		if (recCommandByte != '\r'){
 8003bc6:	4b15      	ldr	r3, [pc, #84]	; (8003c1c <HAL_UART_RxCpltCallback+0x60>)
 8003bc8:	781a      	ldrb	r2, [r3, #0]
 8003bca:	2a0d      	cmp	r2, #13
 8003bcc:	d01c      	beq.n	8003c08 <HAL_UART_RxCpltCallback+0x4c>
			recCommandBuffer[p_recCommandBuffer] = recCommandByte;
 8003bce:	4c14      	ldr	r4, [pc, #80]	; (8003c20 <HAL_UART_RxCpltCallback+0x64>)
 8003bd0:	4914      	ldr	r1, [pc, #80]	; (8003c24 <HAL_UART_RxCpltCallback+0x68>)
 8003bd2:	7823      	ldrb	r3, [r4, #0]
 8003bd4:	54ca      	strb	r2, [r1, r3]
			p_recCommandBuffer++;
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	b2db      	uxtb	r3, r3

			if (p_recCommandBuffer == MAX_COMMAND_LENGTH) p_recCommandBuffer = 0;
 8003bda:	2b40      	cmp	r3, #64	; 0x40
 8003bdc:	bf08      	it	eq
 8003bde:	2300      	moveq	r3, #0

			if(recCommandByte == '\n'){
 8003be0:	2a0a      	cmp	r2, #10
			if (p_recCommandBuffer == MAX_COMMAND_LENGTH) p_recCommandBuffer = 0;
 8003be2:	7023      	strb	r3, [r4, #0]
			if(recCommandByte == '\n'){
 8003be4:	d10e      	bne.n	8003c04 <HAL_UART_RxCpltCallback+0x48>
				memcpy(commandToProcessBuffer, recCommandBuffer, p_recCommandBuffer);
 8003be6:	7822      	ldrb	r2, [r4, #0]
 8003be8:	490e      	ldr	r1, [pc, #56]	; (8003c24 <HAL_UART_RxCpltCallback+0x68>)
 8003bea:	480f      	ldr	r0, [pc, #60]	; (8003c28 <HAL_UART_RxCpltCallback+0x6c>)
 8003bec:	f000 fc4c 	bl	8004488 <memcpy>
				portBASE_TYPE r1;
				xQueueSendToBackFromISR(xRecCommandQueue, &commandToProcessBuffer, &r1);
 8003bf0:	480e      	ldr	r0, [pc, #56]	; (8003c2c <HAL_UART_RxCpltCallback+0x70>)
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	aa01      	add	r2, sp, #4
 8003bf6:	490c      	ldr	r1, [pc, #48]	; (8003c28 <HAL_UART_RxCpltCallback+0x6c>)
 8003bf8:	6800      	ldr	r0, [r0, #0]
 8003bfa:	f7fe feef 	bl	80029dc <xQueueGenericSendFromISR>
				p_recCommandBuffer = 0;
			}
			else if (recCommandByte == 0xFF) {
				p_recCommandBuffer = 0;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	7023      	strb	r3, [r4, #0]
 8003c02:	e001      	b.n	8003c08 <HAL_UART_RxCpltCallback+0x4c>
			else if (recCommandByte == 0xFF) {
 8003c04:	2aff      	cmp	r2, #255	; 0xff
 8003c06:	d0fa      	beq.n	8003bfe <HAL_UART_RxCpltCallback+0x42>
			}
		}

		HAL_UART_Receive_IT(&huart1, &recCommandByte, 1);
 8003c08:	2201      	movs	r2, #1
 8003c0a:	4904      	ldr	r1, [pc, #16]	; (8003c1c <HAL_UART_RxCpltCallback+0x60>)
 8003c0c:	4808      	ldr	r0, [pc, #32]	; (8003c30 <HAL_UART_RxCpltCallback+0x74>)
 8003c0e:	f7fe f93f 	bl	8001e90 <HAL_UART_Receive_IT>
	}
}
 8003c12:	b002      	add	sp, #8
 8003c14:	bd10      	pop	{r4, pc}
 8003c16:	bf00      	nop
 8003c18:	40013800 	.word	0x40013800
 8003c1c:	20005404 	.word	0x20005404
 8003c20:	200053fe 	.word	0x200053fe
 8003c24:	200052b0 	.word	0x200052b0
 8003c28:	200052f0 	.word	0x200052f0
 8003c2c:	20005400 	.word	0x20005400
 8003c30:	200053b4 	.word	0x200053b4

08003c34 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc1){
 8003c34:	b538      	push	{r3, r4, r5, lr}
	  ADCRawData[0]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);
 8003c36:	2101      	movs	r1, #1
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc1){
 8003c38:	4605      	mov	r5, r0
	  ADCRawData[0]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);
 8003c3a:	f7fc feab 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
 8003c3e:	4c09      	ldr	r4, [pc, #36]	; (8003c64 <HAL_ADCEx_InjectedConvCpltCallback+0x30>)
	  ADCRawData[1]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);
 8003c40:	2102      	movs	r1, #2
	  ADCRawData[0]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);
 8003c42:	8020      	strh	r0, [r4, #0]
	  ADCRawData[1]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);
 8003c44:	4628      	mov	r0, r5
 8003c46:	f7fc fea5 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
	  ADCRawData[2]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_3);
 8003c4a:	2103      	movs	r1, #3
	  ADCRawData[1]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);
 8003c4c:	8060      	strh	r0, [r4, #2]
	  ADCRawData[2]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_3);
 8003c4e:	4628      	mov	r0, r5
 8003c50:	f7fc fea0 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
	  ADCRawData[3]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_4);
 8003c54:	2104      	movs	r1, #4
	  ADCRawData[2]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_3);
 8003c56:	80a0      	strh	r0, [r4, #4]
	  ADCRawData[3]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_4);
 8003c58:	4628      	mov	r0, r5
 8003c5a:	f7fc fe9b 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
 8003c5e:	80e0      	strh	r0, [r4, #6]
 8003c60:	bd38      	pop	{r3, r4, r5, pc}
 8003c62:	bf00      	nop
 8003c64:	20005334 	.word	0x20005334

08003c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c68:	4770      	bx	lr
	...

08003c6c <xProcessCommandTask>:

extern uint16_t server_UID;
extern uint16_t filteredPressure[4];
extern uint8_t airSystemType;

void xProcessCommandTask(void* arguments){
 8003c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c70:	b096      	sub	sp, #88	; 0x58
		portBASE_TYPE xStatus;
		uint8_t command[MAX_COMMAND_LENGTH] = {0};
 8003c72:	2240      	movs	r2, #64	; 0x40
 8003c74:	2100      	movs	r1, #0
 8003c76:	a806      	add	r0, sp, #24
 8003c78:	f000 fc11 	bl	800449e <memset>
		uint8_t messageLength = 0;
		uint16_t id = 0;
 8003c7c:	2300      	movs	r3, #0
		char co = 0;
		char valve = 0;
		uint16_t channel = 0;

		char prev_command = 0;
 8003c7e:	461e      	mov	r6, r3
							if (id == server_UID){
								pressureCompensation = OFF;
							}
						}
						else if (command[1] == ','){
							sscanf((char*)command, "s,%hu,%hu,%hu,%hu,%hu,%c,\n", &id, &nessPressure[0], &nessPressure[1], &nessPressure[2], &nessPressure[3], &systemType);
 8003c80:	f8df 8330 	ldr.w	r8, [pc, #816]	; 8003fb4 <xProcessCommandTask+0x348>
							else 				   		C4_DOWN_OFF;
 8003c84:	f8df 9330 	ldr.w	r9, [pc, #816]	; 8003fb8 <xProcessCommandTask+0x34c>
		uint16_t id = 0;
 8003c88:	f8ad 3014 	strh.w	r3, [sp, #20]
		char co = 0;
 8003c8c:	f88d 3011 	strb.w	r3, [sp, #17]
		char valve = 0;
 8003c90:	f88d 3012 	strb.w	r3, [sp, #18]
		uint16_t channel = 0;
 8003c94:	f8ad 3016 	strh.w	r3, [sp, #22]
		char systemType = 0;
 8003c98:	f88d 3013 	strb.w	r3, [sp, #19]
							sscanf((char*)command, "s,%hu,%hu,%hu,%hu,%hu,%c,\n", &id, &nessPressure[0], &nessPressure[1], &nessPressure[2], &nessPressure[3], &systemType);
 8003c9c:	f1a8 0a02 	sub.w	sl, r8, #2
			xStatus = xQueueReceive(xRecCommandQueue, command, portMAX_DELAY);
 8003ca0:	4cab      	ldr	r4, [pc, #684]	; (8003f50 <xProcessCommandTask+0x2e4>)
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca8:	a906      	add	r1, sp, #24
 8003caa:	6820      	ldr	r0, [r4, #0]
 8003cac:	f7fe fef8 	bl	8002aa0 <xQueueGenericReceive>
			if (xStatus == pdPASS){
 8003cb0:	2801      	cmp	r0, #1
			xStatus = xQueueReceive(xRecCommandQueue, command, portMAX_DELAY);
 8003cb2:	4605      	mov	r5, r0
			if (xStatus == pdPASS){
 8003cb4:	d1f5      	bne.n	8003ca2 <xProcessCommandTask+0x36>
				lastTimeCommand = 0;
 8003cb6:	2400      	movs	r4, #0
 8003cb8:	4ba6      	ldr	r3, [pc, #664]	; (8003f54 <xProcessCommandTask+0x2e8>)
 8003cba:	701c      	strb	r4, [r3, #0]
				switch(command[0]){
 8003cbc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003cc0:	2b73      	cmp	r3, #115	; 0x73
 8003cc2:	f000 808d 	beq.w	8003de0 <xProcessCommandTask+0x174>
 8003cc6:	2b78      	cmp	r3, #120	; 0x78
 8003cc8:	f000 80d3 	beq.w	8003e72 <xProcessCommandTask+0x206>
 8003ccc:	2b6d      	cmp	r3, #109	; 0x6d
 8003cce:	d1e7      	bne.n	8003ca0 <xProcessCommandTask+0x34>
						sscanf((char*)command, "m,%hu,%c,%c,\n", &id, &co, &valve);
 8003cd0:	f10d 0312 	add.w	r3, sp, #18
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	aa05      	add	r2, sp, #20
 8003cd8:	f10d 0311 	add.w	r3, sp, #17
 8003cdc:	499e      	ldr	r1, [pc, #632]	; (8003f58 <xProcessCommandTask+0x2ec>)
 8003cde:	a806      	add	r0, sp, #24
 8003ce0:	f000 fc0a 	bl	80044f8 <siscanf>
						valve = command[10];
 8003ce4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
						if (id == server_UID){
 8003ce8:	f8bd 2014 	ldrh.w	r2, [sp, #20]
						valve = command[10];
 8003cec:	f88d 3012 	strb.w	r3, [sp, #18]
						co = co - '0';
 8003cf0:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8003cf4:	3b30      	subs	r3, #48	; 0x30
 8003cf6:	f88d 3011 	strb.w	r3, [sp, #17]
						if (id == server_UID){
 8003cfa:	4b98      	ldr	r3, [pc, #608]	; (8003f5c <xProcessCommandTask+0x2f0>)
 8003cfc:	881b      	ldrh	r3, [r3, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d112      	bne.n	8003d28 <xProcessCommandTask+0xbc>
								sendData[i] = filteredPressure[i];
 8003d02:	4997      	ldr	r1, [pc, #604]	; (8003f60 <xProcessCommandTask+0x2f4>)
							messageLength = sprintf(message, "m,%hu,%hu,%hu,%hu,%hu,\n", controllerSettings.clientID,
 8003d04:	4a97      	ldr	r2, [pc, #604]	; (8003f64 <xProcessCommandTask+0x2f8>)
 8003d06:	88c8      	ldrh	r0, [r1, #6]
 8003d08:	880b      	ldrh	r3, [r1, #0]
 8003d0a:	8892      	ldrh	r2, [r2, #4]
 8003d0c:	9002      	str	r0, [sp, #8]
 8003d0e:	8888      	ldrh	r0, [r1, #4]
 8003d10:	9001      	str	r0, [sp, #4]
 8003d12:	8849      	ldrh	r1, [r1, #2]
 8003d14:	4894      	ldr	r0, [pc, #592]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003d16:	9100      	str	r1, [sp, #0]
 8003d18:	4994      	ldr	r1, [pc, #592]	; (8003f6c <xProcessCommandTask+0x300>)
 8003d1a:	f000 fbc9 	bl	80044b0 <siprintf>
							HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8003d1e:	4992      	ldr	r1, [pc, #584]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003d20:	b2c2      	uxtb	r2, r0
 8003d22:	4893      	ldr	r0, [pc, #588]	; (8003f70 <xProcessCommandTask+0x304>)
 8003d24:	f7fe f8dc 	bl	8001ee0 <HAL_UART_Transmit_DMA>
						if (valve != prev_command){
 8003d28:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8003d2c:	4296      	cmp	r6, r2
 8003d2e:	d0b7      	beq.n	8003ca0 <xProcessCommandTask+0x34>
							pressureCompensation = OFF;
 8003d30:	2100      	movs	r1, #0
 8003d32:	4b90      	ldr	r3, [pc, #576]	; (8003f74 <xProcessCommandTask+0x308>)
							if (valve & 0b00000001) 	C1_UP_ON;
 8003d34:	f012 0201 	ands.w	r2, r2, #1
							pressureCompensation = OFF;
 8003d38:	7019      	strb	r1, [r3, #0]
							if (valve & 0b00000001) 	C1_UP_ON;
 8003d3a:	bf18      	it	ne
 8003d3c:	2201      	movne	r2, #1
							else 				   		C1_UP_OFF;
 8003d3e:	2108      	movs	r1, #8
 8003d40:	488d      	ldr	r0, [pc, #564]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003d42:	f7fd fb5f 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00000010) 	C1_DOWN_ON;
 8003d46:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C1_DOWN_OFF;
 8003d4a:	2104      	movs	r1, #4
							if (valve & 0b00000010) 	C1_DOWN_ON;
 8003d4c:	f012 0202 	ands.w	r2, r2, #2
 8003d50:	bf18      	it	ne
 8003d52:	2201      	movne	r2, #1
							else 				   		C1_DOWN_OFF;
 8003d54:	4888      	ldr	r0, [pc, #544]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003d56:	f7fd fb55 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00000100) 	C2_UP_ON;
 8003d5a:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C2_UP_OFF;
 8003d5e:	2102      	movs	r1, #2
							if (valve & 0b00000100) 	C2_UP_ON;
 8003d60:	f012 0204 	ands.w	r2, r2, #4
 8003d64:	bf18      	it	ne
 8003d66:	2201      	movne	r2, #1
							else 				   		C2_UP_OFF;
 8003d68:	4883      	ldr	r0, [pc, #524]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003d6a:	f7fd fb4b 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00001000) 	C2_DOWN_ON;
 8003d6e:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C2_DOWN_OFF;
 8003d72:	2101      	movs	r1, #1
							if (valve & 0b00001000) 	C2_DOWN_ON;
 8003d74:	f012 0208 	ands.w	r2, r2, #8
 8003d78:	bf18      	it	ne
 8003d7a:	2201      	movne	r2, #1
							else 				   		C2_DOWN_OFF;
 8003d7c:	487e      	ldr	r0, [pc, #504]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003d7e:	f7fd fb41 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00010000) 	C3_UP_ON;
 8003d82:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C3_UP_OFF;
 8003d86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
							if (valve & 0b00010000) 	C3_UP_ON;
 8003d8a:	f012 0210 	ands.w	r2, r2, #16
 8003d8e:	bf18      	it	ne
 8003d90:	2201      	movne	r2, #1
							else 				   		C3_UP_OFF;
 8003d92:	4879      	ldr	r0, [pc, #484]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003d94:	f7fd fb36 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00100000) 	C3_DOWN_ON;
 8003d98:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C3_DOWN_OFF;
 8003d9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
							if (valve & 0b00100000) 	C3_DOWN_ON;
 8003da0:	f012 0220 	ands.w	r2, r2, #32
 8003da4:	bf18      	it	ne
 8003da6:	2201      	movne	r2, #1
							else 				   		C3_DOWN_OFF;
 8003da8:	4873      	ldr	r0, [pc, #460]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003daa:	f7fd fb2b 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b01000000) 	C4_UP_ON;
 8003dae:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C4_UP_OFF;
 8003db2:	f44f 6180 	mov.w	r1, #1024	; 0x400
							if (valve & 0b01000000) 	C4_UP_ON;
 8003db6:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8003dba:	bf18      	it	ne
 8003dbc:	2201      	movne	r2, #1
							else 				   		C4_UP_OFF;
 8003dbe:	486e      	ldr	r0, [pc, #440]	; (8003f78 <xProcessCommandTask+0x30c>)
 8003dc0:	f7fd fb20 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b10000000) 	C4_DOWN_ON;
 8003dc4:	f99d 3012 	ldrsb.w	r3, [sp, #18]
							else 				   		C4_DOWN_OFF;
 8003dc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
							if (valve & 0b10000000) 	C4_DOWN_ON;
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bfb4      	ite	lt
 8003dd0:	2201      	movlt	r2, #1
							else 				   		C4_DOWN_OFF;
 8003dd2:	2200      	movge	r2, #0
 8003dd4:	4648      	mov	r0, r9
 8003dd6:	f7fd fb15 	bl	8001404 <HAL_GPIO_WritePin>
							prev_command = valve;
 8003dda:	f89d 6012 	ldrb.w	r6, [sp, #18]
 8003dde:	e75f      	b.n	8003ca0 <xProcessCommandTask+0x34>
						if (command[1] == 'x'){
 8003de0:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003de4:	2b78      	cmp	r3, #120	; 0x78
 8003de6:	d10e      	bne.n	8003e06 <xProcessCommandTask+0x19a>
							sscanf((char*)command, "sx,%hu,\n", &id);
 8003de8:	aa05      	add	r2, sp, #20
 8003dea:	4964      	ldr	r1, [pc, #400]	; (8003f7c <xProcessCommandTask+0x310>)
 8003dec:	a806      	add	r0, sp, #24
 8003dee:	f000 fb83 	bl	80044f8 <siscanf>
							if (id == server_UID){
 8003df2:	4b5a      	ldr	r3, [pc, #360]	; (8003f5c <xProcessCommandTask+0x2f0>)
 8003df4:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8003df8:	881b      	ldrh	r3, [r3, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	f47f af50 	bne.w	8003ca0 <xProcessCommandTask+0x34>
								pressureCompensation = OFF;
 8003e00:	4b5c      	ldr	r3, [pc, #368]	; (8003f74 <xProcessCommandTask+0x308>)
 8003e02:	701c      	strb	r4, [r3, #0]
 8003e04:	e74c      	b.n	8003ca0 <xProcessCommandTask+0x34>
						else if (command[1] == ','){
 8003e06:	2b2c      	cmp	r3, #44	; 0x2c
 8003e08:	f47f af4a 	bne.w	8003ca0 <xProcessCommandTask+0x34>
							sscanf((char*)command, "s,%hu,%hu,%hu,%hu,%hu,%c,\n", &id, &nessPressure[0], &nessPressure[1], &nessPressure[2], &nessPressure[3], &systemType);
 8003e0c:	4f5c      	ldr	r7, [pc, #368]	; (8003f80 <xProcessCommandTask+0x314>)
 8003e0e:	f10d 0313 	add.w	r3, sp, #19
 8003e12:	9303      	str	r3, [sp, #12]
 8003e14:	aa05      	add	r2, sp, #20
 8003e16:	1ebb      	subs	r3, r7, #2
 8003e18:	f8cd 8008 	str.w	r8, [sp, #8]
 8003e1c:	f8cd a004 	str.w	sl, [sp, #4]
 8003e20:	9700      	str	r7, [sp, #0]
 8003e22:	4958      	ldr	r1, [pc, #352]	; (8003f84 <xProcessCommandTask+0x318>)
 8003e24:	a806      	add	r0, sp, #24
 8003e26:	f000 fb67 	bl	80044f8 <siscanf>
							if (id == server_UID){
 8003e2a:	4b4c      	ldr	r3, [pc, #304]	; (8003f5c <xProcessCommandTask+0x2f0>)
 8003e2c:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8003e30:	881b      	ldrh	r3, [r3, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	f47f af34 	bne.w	8003ca0 <xProcessCommandTask+0x34>
								if (systemType == '1'){ // air system choice
 8003e38:	f89d 3013 	ldrb.w	r3, [sp, #19]
								else{
									airSystemType = 0;
								}
								for (i = 0; i < 4; i++){
									if (filteredPressure[i] > nessPressure[i])
										pressIsLower[i] = 0;
 8003e3c:	4620      	mov	r0, r4
									airSystemType = 1; // for compressor
 8003e3e:	2b31      	cmp	r3, #49	; 0x31
 8003e40:	bf14      	ite	ne
 8003e42:	4622      	movne	r2, r4
 8003e44:	462a      	moveq	r2, r5
 8003e46:	4b50      	ldr	r3, [pc, #320]	; (8003f88 <xProcessCommandTask+0x31c>)
									if (filteredPressure[i] > nessPressure[i])
 8003e48:	f8df e114 	ldr.w	lr, [pc, #276]	; 8003f60 <xProcessCommandTask+0x2f4>
 8003e4c:	494f      	ldr	r1, [pc, #316]	; (8003f8c <xProcessCommandTask+0x320>)
									airSystemType = 1; // for compressor
 8003e4e:	701a      	strb	r2, [r3, #0]
									if (filteredPressure[i] > nessPressure[i])
 8003e50:	3f02      	subs	r7, #2
 8003e52:	f837 3014 	ldrh.w	r3, [r7, r4, lsl #1]
 8003e56:	f83e 2014 	ldrh.w	r2, [lr, r4, lsl #1]
 8003e5a:	429a      	cmp	r2, r3
										pressIsLower[i] = 0;
 8003e5c:	bf94      	ite	ls
 8003e5e:	462b      	movls	r3, r5
 8003e60:	4603      	movhi	r3, r0
 8003e62:	550b      	strb	r3, [r1, r4]
 8003e64:	3401      	adds	r4, #1
								for (i = 0; i < 4; i++){
 8003e66:	2c04      	cmp	r4, #4
 8003e68:	d1f3      	bne.n	8003e52 <xProcessCommandTask+0x1e6>
									else
										pressIsLower[i] = 1;
								}
								pressureCompensation = ON;
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4b41      	ldr	r3, [pc, #260]	; (8003f74 <xProcessCommandTask+0x308>)
 8003e6e:	701a      	strb	r2, [r3, #0]
 8003e70:	e716      	b.n	8003ca0 <xProcessCommandTask+0x34>
						}
						break;
					}
					case 'x':{

						pressureCompensation = OFF;
 8003e72:	4b40      	ldr	r3, [pc, #256]	; (8003f74 <xProcessCommandTask+0x308>)
 8003e74:	701c      	strb	r4, [r3, #0]

						if (command[1] == '?'){
 8003e76:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003e7a:	2b3f      	cmp	r3, #63	; 0x3f
 8003e7c:	d112      	bne.n	8003ea4 <xProcessCommandTask+0x238>
							sscanf((char*)command, "x?%hu,\n", &controllerSettings.clientID);
 8003e7e:	4a44      	ldr	r2, [pc, #272]	; (8003f90 <xProcessCommandTask+0x324>)
 8003e80:	4944      	ldr	r1, [pc, #272]	; (8003f94 <xProcessCommandTask+0x328>)
 8003e82:	a806      	add	r0, sp, #24
 8003e84:	f000 fb38 	bl	80044f8 <siscanf>
							messageLength = sprintf(message, "x,%05d,%05d,\n", controllerSettings.clientID, server_UID);
 8003e88:	4b34      	ldr	r3, [pc, #208]	; (8003f5c <xProcessCommandTask+0x2f0>)
 8003e8a:	4a36      	ldr	r2, [pc, #216]	; (8003f64 <xProcessCommandTask+0x2f8>)
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	8892      	ldrh	r2, [r2, #4]
 8003e90:	4941      	ldr	r1, [pc, #260]	; (8003f98 <xProcessCommandTask+0x32c>)
 8003e92:	4835      	ldr	r0, [pc, #212]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003e94:	f000 fb0c 	bl	80044b0 <siprintf>
							HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8003e98:	4933      	ldr	r1, [pc, #204]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003e9a:	b2c2      	uxtb	r2, r0
 8003e9c:	4834      	ldr	r0, [pc, #208]	; (8003f70 <xProcessCommandTask+0x304>)
 8003e9e:	f7fe f81f 	bl	8001ee0 <HAL_UART_Transmit_DMA>
 8003ea2:	e6fd      	b.n	8003ca0 <xProcessCommandTask+0x34>
						}
						else if (command[1] == 'c'){
 8003ea4:	2b63      	cmp	r3, #99	; 0x63
 8003ea6:	f47f aefb 	bne.w	8003ca0 <xProcessCommandTask+0x34>
							sscanf((char*)command, "xc,%hu,%hu,\n", &id, &channel);
 8003eaa:	f10d 0316 	add.w	r3, sp, #22
 8003eae:	aa05      	add	r2, sp, #20
 8003eb0:	493a      	ldr	r1, [pc, #232]	; (8003f9c <xProcessCommandTask+0x330>)
 8003eb2:	a806      	add	r0, sp, #24
 8003eb4:	f000 fb20 	bl	80044f8 <siscanf>
//							channel = channel - '0';
							messageLength = sprintf(message, "id,%05d,%05d,%03d\n", id, server_UID, channel);
 8003eb8:	4f28      	ldr	r7, [pc, #160]	; (8003f5c <xProcessCommandTask+0x2f0>)
 8003eba:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8003ebe:	883b      	ldrh	r3, [r7, #0]
 8003ec0:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8003ec4:	9100      	str	r1, [sp, #0]
 8003ec6:	4828      	ldr	r0, [pc, #160]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003ec8:	4935      	ldr	r1, [pc, #212]	; (8003fa0 <xProcessCommandTask+0x334>)
 8003eca:	f000 faf1 	bl	80044b0 <siprintf>
							HAL_UART_Transmit(&huart1, (uint8_t*) message, messageLength, 0x2000);
 8003ece:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ed2:	b2c2      	uxtb	r2, r0
 8003ed4:	4924      	ldr	r1, [pc, #144]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003ed6:	4826      	ldr	r0, [pc, #152]	; (8003f70 <xProcessCommandTask+0x304>)
 8003ed8:	f7fd ff7e 	bl	8001dd8 <HAL_UART_Transmit>
							if (id == server_UID){
 8003edc:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8003ee0:	883b      	ldrh	r3, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	f47f aedc 	bne.w	8003ca0 <xProcessCommandTask+0x34>
								controllerSettings.rfChannel = channel;
 8003ee8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8003eec:	4f1d      	ldr	r7, [pc, #116]	; (8003f64 <xProcessCommandTask+0x2f8>)
 8003eee:	703b      	strb	r3, [r7, #0]
								mWrite_flash();
 8003ef0:	f7ff fd02 	bl	80038f8 <mWrite_flash>
								messageLength = sprintf(message, "xc,%05d,ok,\n", controllerSettings.clientID);
 8003ef4:	88ba      	ldrh	r2, [r7, #4]
 8003ef6:	492b      	ldr	r1, [pc, #172]	; (8003fa4 <xProcessCommandTask+0x338>)
 8003ef8:	481b      	ldr	r0, [pc, #108]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003efa:	f000 fad9 	bl	80044b0 <siprintf>
								HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8003efe:	491a      	ldr	r1, [pc, #104]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003f00:	b2c2      	uxtb	r2, r0
 8003f02:	481b      	ldr	r0, [pc, #108]	; (8003f70 <xProcessCommandTask+0x304>)
 8003f04:	f7fd ffec 	bl	8001ee0 <HAL_UART_Transmit_DMA>

								vTaskDelay(100 / portTICK_RATE_MS);
 8003f08:	2064      	movs	r0, #100	; 0x64
 8003f0a:	f7ff f90d 	bl	8003128 <vTaskDelay>
								CMD_RF_ON;
 8003f0e:	4622      	mov	r2, r4
 8003f10:	2104      	movs	r1, #4
 8003f12:	4825      	ldr	r0, [pc, #148]	; (8003fa8 <xProcessCommandTask+0x33c>)
 8003f14:	f7fd fa76 	bl	8001404 <HAL_GPIO_WritePin>
								vTaskDelay(50 / portTICK_RATE_MS);
 8003f18:	2032      	movs	r0, #50	; 0x32
 8003f1a:	f7ff f905 	bl	8003128 <vTaskDelay>
								messageLength = sprintf(message, "AT+C%03d\r", channel);
 8003f1e:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8003f22:	4922      	ldr	r1, [pc, #136]	; (8003fac <xProcessCommandTask+0x340>)
 8003f24:	4810      	ldr	r0, [pc, #64]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003f26:	f000 fac3 	bl	80044b0 <siprintf>
								HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8003f2a:	490f      	ldr	r1, [pc, #60]	; (8003f68 <xProcessCommandTask+0x2fc>)
 8003f2c:	b2c2      	uxtb	r2, r0
 8003f2e:	4810      	ldr	r0, [pc, #64]	; (8003f70 <xProcessCommandTask+0x304>)
 8003f30:	f7fd ffd6 	bl	8001ee0 <HAL_UART_Transmit_DMA>
								vTaskDelay(50 / portTICK_RATE_MS);
 8003f34:	2032      	movs	r0, #50	; 0x32
 8003f36:	f7ff f8f7 	bl	8003128 <vTaskDelay>
								CMD_RF_OFF;
 8003f3a:	462a      	mov	r2, r5
 8003f3c:	2104      	movs	r1, #4
 8003f3e:	481a      	ldr	r0, [pc, #104]	; (8003fa8 <xProcessCommandTask+0x33c>)
 8003f40:	f7fd fa60 	bl	8001404 <HAL_GPIO_WritePin>

								HAL_GPIO_WritePin(A_LED_PORT, A_LED_PIN, GPIO_PIN_RESET);
 8003f44:	4622      	mov	r2, r4
 8003f46:	2180      	movs	r1, #128	; 0x80
 8003f48:	4819      	ldr	r0, [pc, #100]	; (8003fb0 <xProcessCommandTask+0x344>)
 8003f4a:	f7fd fa5b 	bl	8001404 <HAL_GPIO_WritePin>
 8003f4e:	e6a7      	b.n	8003ca0 <xProcessCommandTask+0x34>
 8003f50:	20005400 	.word	0x20005400
 8003f54:	20005275 	.word	0x20005275
 8003f58:	08005768 	.word	0x08005768
 8003f5c:	2000526e 	.word	0x2000526e
 8003f60:	2000004c 	.word	0x2000004c
 8003f64:	200051c0 	.word	0x200051c0
 8003f68:	200051e4 	.word	0x200051e4
 8003f6c:	08005776 	.word	0x08005776
 8003f70:	200053b4 	.word	0x200053b4
 8003f74:	2000526c 	.word	0x2000526c
 8003f78:	40011000 	.word	0x40011000
 8003f7c:	0800578e 	.word	0x0800578e
 8003f80:	20005266 	.word	0x20005266
 8003f84:	08005797 	.word	0x08005797
 8003f88:	200051b0 	.word	0x200051b0
 8003f8c:	20005271 	.word	0x20005271
 8003f90:	200051c4 	.word	0x200051c4
 8003f94:	080057b2 	.word	0x080057b2
 8003f98:	080057ba 	.word	0x080057ba
 8003f9c:	080057c8 	.word	0x080057c8
 8003fa0:	080057d5 	.word	0x080057d5
 8003fa4:	080057e8 	.word	0x080057e8
 8003fa8:	40011400 	.word	0x40011400
 8003fac:	080057f5 	.word	0x080057f5
 8003fb0:	40010c00 	.word	0x40010c00
 8003fb4:	2000526a 	.word	0x2000526a
 8003fb8:	40010800 	.word	0x40010800

08003fbc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003fbc:	4b11      	ldr	r3, [pc, #68]	; (8004004 <HAL_MspInit+0x48>)
{
 8003fbe:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003fc0:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003fc2:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003fc4:	f042 0201 	orr.w	r2, r2, #1
 8003fc8:	619a      	str	r2, [r3, #24]
 8003fca:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003fcc:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003fd0:	f002 0201 	and.w	r2, r2, #1
 8003fd4:	9200      	str	r2, [sp, #0]
 8003fd6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003fde:	61da      	str	r2, [r3, #28]
 8003fe0:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003fe2:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003fec:	f7fc fde0 	bl	8000bb0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003ff0:	4a05      	ldr	r2, [pc, #20]	; (8004008 <HAL_MspInit+0x4c>)
 8003ff2:	6853      	ldr	r3, [r2, #4]
 8003ff4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003ff8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ffc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ffe:	b003      	add	sp, #12
 8004000:	f85d fb04 	ldr.w	pc, [sp], #4
 8004004:	40021000 	.word	0x40021000
 8004008:	40010000 	.word	0x40010000

0800400c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800400c:	b510      	push	{r4, lr}
 800400e:	4604      	mov	r4, r0
 8004010:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004012:	2210      	movs	r2, #16
 8004014:	2100      	movs	r1, #0
 8004016:	a802      	add	r0, sp, #8
 8004018:	f000 fa41 	bl	800449e <memset>
  if(hadc->Instance==ADC1)
 800401c:	6822      	ldr	r2, [r4, #0]
 800401e:	4b14      	ldr	r3, [pc, #80]	; (8004070 <HAL_ADC_MspInit+0x64>)
 8004020:	429a      	cmp	r2, r3
 8004022:	d123      	bne.n	800406c <HAL_ADC_MspInit+0x60>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004024:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004028:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800402a:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800402c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004030:	619a      	str	r2, [r3, #24]
 8004032:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004034:	480f      	ldr	r0, [pc, #60]	; (8004074 <HAL_ADC_MspInit+0x68>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004036:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800403a:	9200      	str	r2, [sp, #0]
 800403c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800403e:	699a      	ldr	r2, [r3, #24]
 8004040:	f042 0204 	orr.w	r2, r2, #4
 8004044:	619a      	str	r2, [r3, #24]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	9301      	str	r3, [sp, #4]
 800404e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8004050:	233e      	movs	r3, #62	; 0x3e
 8004052:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004054:	2303      	movs	r3, #3
 8004056:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004058:	f7fd f8ee 	bl	8001238 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800405c:	2012      	movs	r0, #18
 800405e:	2200      	movs	r2, #0
 8004060:	2105      	movs	r1, #5
 8004062:	f7fc fda5 	bl	8000bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004066:	2012      	movs	r0, #18
 8004068:	f7fc fdd6 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800406c:	b006      	add	sp, #24
 800406e:	bd10      	pop	{r4, pc}
 8004070:	40012400 	.word	0x40012400
 8004074:	40010800 	.word	0x40010800

08004078 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004078:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800407a:	2710      	movs	r7, #16
{
 800407c:	4606      	mov	r6, r0
 800407e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004080:	463a      	mov	r2, r7
 8004082:	2100      	movs	r1, #0
 8004084:	a802      	add	r0, sp, #8
 8004086:	f000 fa0a 	bl	800449e <memset>
  if(huart->Instance==USART1)
 800408a:	6832      	ldr	r2, [r6, #0]
 800408c:	4b25      	ldr	r3, [pc, #148]	; (8004124 <HAL_UART_MspInit+0xac>)
 800408e:	429a      	cmp	r2, r3
 8004090:	d145      	bne.n	800411e <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004092:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8004096:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004098:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 800409a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800409e:	619a      	str	r2, [r3, #24]
 80040a0:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040a2:	4821      	ldr	r0, [pc, #132]	; (8004128 <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80040a4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80040a8:	9200      	str	r2, [sp, #0]
 80040aa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ac:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040ae:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b0:	f042 0204 	orr.w	r2, r2, #4
 80040b4:	619a      	str	r2, [r3, #24]
 80040b6:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80040b8:	4c1c      	ldr	r4, [pc, #112]	; (800412c <HAL_UART_MspInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ba:	f003 0304 	and.w	r3, r3, #4
 80040be:	9301      	str	r3, [sp, #4]
 80040c0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80040c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040c6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c8:	2302      	movs	r3, #2
 80040ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040cc:	2303      	movs	r3, #3
 80040ce:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d0:	f7fd f8b2 	bl	8001238 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80040d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d8:	4813      	ldr	r0, [pc, #76]	; (8004128 <HAL_UART_MspInit+0xb0>)
 80040da:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80040dc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040de:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e0:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040e2:	f7fd f8a9 	bl	8001238 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80040e6:	4b12      	ldr	r3, [pc, #72]	; (8004130 <HAL_UART_MspInit+0xb8>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80040e8:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040ea:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040ee:	2380      	movs	r3, #128	; 0x80
 80040f0:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80040f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040f6:	60a5      	str	r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040f8:	6125      	str	r5, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040fa:	6165      	str	r5, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80040fc:	61a5      	str	r5, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80040fe:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004100:	f7fc fdac 	bl	8000c5c <HAL_DMA_Init>
 8004104:	b108      	cbz	r0, 800410a <HAL_UART_MspInit+0x92>
    {
      Error_Handler();
 8004106:	f7ff fdaf 	bl	8003c68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800410a:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800410c:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800410e:	2200      	movs	r2, #0
 8004110:	2105      	movs	r1, #5
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004112:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004114:	f7fc fd4c 	bl	8000bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004118:	2025      	movs	r0, #37	; 0x25
 800411a:	f7fc fd7d 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800411e:	b007      	add	sp, #28
 8004120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004122:	bf00      	nop
 8004124:	40013800 	.word	0x40013800
 8004128:	40010800 	.word	0x40010800
 800412c:	20005340 	.word	0x20005340
 8004130:	40020044 	.word	0x40020044

08004134 <NMI_Handler>:
 8004134:	4770      	bx	lr

08004136 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004136:	e7fe      	b.n	8004136 <HardFault_Handler>

08004138 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004138:	e7fe      	b.n	8004138 <MemManage_Handler>

0800413a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800413a:	e7fe      	b.n	800413a <BusFault_Handler>

0800413c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800413c:	e7fe      	b.n	800413c <UsageFault_Handler>

0800413e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800413e:	4770      	bx	lr

08004140 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004140:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004142:	f7fc fa47 	bl	80005d4 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004146:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 800414a:	f7fe b834 	b.w	80021b6 <osSystickHandler>
	...

08004150 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004150:	4801      	ldr	r0, [pc, #4]	; (8004158 <DMA1_Channel4_IRQHandler+0x8>)
 8004152:	f7fc be6f 	b.w	8000e34 <HAL_DMA_IRQHandler>
 8004156:	bf00      	nop
 8004158:	20005340 	.word	0x20005340

0800415c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800415c:	4801      	ldr	r0, [pc, #4]	; (8004164 <ADC1_2_IRQHandler+0x8>)
 800415e:	f7fc ba6f 	b.w	8000640 <HAL_ADC_IRQHandler>
 8004162:	bf00      	nop
 8004164:	20005384 	.word	0x20005384

08004168 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004168:	4801      	ldr	r0, [pc, #4]	; (8004170 <USART1_IRQHandler+0x8>)
 800416a:	f7fd bf77 	b.w	800205c <HAL_UART_IRQHandler>
 800416e:	bf00      	nop
 8004170:	200053b4 	.word	0x200053b4

08004174 <fir_filter>:
extern GPIO_TypeDef * UP_PORT[4];
extern uint32_t UP_PIN[4];
extern GPIO_TypeDef * DOWN_PORT[4];
extern uint32_t DOWN_PIN[4];

uint16_t fir_filter(uint16_t *signal, uint16_t sample){
 8004174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004176:	b08b      	sub	sp, #44	; 0x2c
//	         1108
//		    };
//	uint32_t DCgain = 65536;

	//20 hz 5 hz
	uint32_t FIRCoef[10] = {
 8004178:	466c      	mov	r4, sp
uint16_t fir_filter(uint16_t *signal, uint16_t sample){
 800417a:	4606      	mov	r6, r0
	uint32_t FIRCoef[10] = {
 800417c:	4d0f      	ldr	r5, [pc, #60]	; (80041bc <fir_filter+0x48>)
uint16_t fir_filter(uint16_t *signal, uint16_t sample){
 800417e:	460f      	mov	r7, r1
	uint32_t FIRCoef[10] = {
 8004180:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004182:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004184:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004186:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004188:	e895 0003 	ldmia.w	r5, {r0, r1}
 800418c:	e884 0003 	stmia.w	r4, {r0, r1}
 8004190:	f106 0312 	add.w	r3, r6, #18


	uint8_t i = 0;

	for (i = 10 - 1; i> 0; i--){
		signal[i] = signal[i-1];
 8004194:	f833 2d02 	ldrh.w	r2, [r3, #-2]!
	for (i = 10 - 1; i> 0; i--){
 8004198:	429e      	cmp	r6, r3
		signal[i] = signal[i-1];
 800419a:	805a      	strh	r2, [r3, #2]
	for (i = 10 - 1; i> 0; i--){
 800419c:	d1fa      	bne.n	8004194 <fir_filter+0x20>
	}

	signal[0] = sample;
 800419e:	2300      	movs	r3, #0
	filteredSample = 0;
 80041a0:	4618      	mov	r0, r3
	signal[0] = sample;
 80041a2:	8037      	strh	r7, [r6, #0]

	for (i = 0 ; i < 10; i++){
		filteredSample += FIRCoef[i] * (uint32_t)signal[i];
 80041a4:	f836 2013 	ldrh.w	r2, [r6, r3, lsl #1]
 80041a8:	f85d 1023 	ldr.w	r1, [sp, r3, lsl #2]
 80041ac:	3301      	adds	r3, #1
	for (i = 0 ; i < 10; i++){
 80041ae:	2b0a      	cmp	r3, #10
		filteredSample += FIRCoef[i] * (uint32_t)signal[i];
 80041b0:	fb01 0002 	mla	r0, r1, r2, r0
	for (i = 0 ; i < 10; i++){
 80041b4:	d1f6      	bne.n	80041a4 <fir_filter+0x30>
	}
	filteredSample = filteredSample / DCgain;

	return (uint16_t) filteredSample;
}
 80041b6:	0c00      	lsrs	r0, r0, #16
 80041b8:	b00b      	add	sp, #44	; 0x2c
 80041ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041bc:	08005704 	.word	0x08005704

080041c0 <xStoreADCDataTask>:

void xStoreADCDataTask(void* arguments){
 80041c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80041c4:	b095      	sub	sp, #84	; 0x54

	uint16_t sens1_array[10] = {1};
 80041c6:	2214      	movs	r2, #20
 80041c8:	2100      	movs	r1, #0
 80041ca:	4668      	mov	r0, sp
 80041cc:	f000 f967 	bl	800449e <memset>
	uint16_t sens2_array[10] = {2};
 80041d0:	2214      	movs	r2, #20
	uint16_t sens1_array[10] = {1};
 80041d2:	2301      	movs	r3, #1
	uint16_t sens2_array[10] = {2};
 80041d4:	2100      	movs	r1, #0
 80041d6:	eb0d 0002 	add.w	r0, sp, r2
	uint16_t sens1_array[10] = {1};
 80041da:	f8ad 3000 	strh.w	r3, [sp]
	uint16_t sens2_array[10] = {2};
 80041de:	f000 f95e 	bl	800449e <memset>
 80041e2:	2302      	movs	r3, #2
	uint16_t sens3_array[10] = {3};
 80041e4:	2214      	movs	r2, #20
 80041e6:	2100      	movs	r1, #0
 80041e8:	a80a      	add	r0, sp, #40	; 0x28
	uint16_t sens2_array[10] = {2};
 80041ea:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint16_t sens3_array[10] = {3};
 80041ee:	f000 f956 	bl	800449e <memset>
 80041f2:	2303      	movs	r3, #3
	uint16_t sens4_array[10] = {4};
 80041f4:	2214      	movs	r2, #20
 80041f6:	2100      	movs	r1, #0
 80041f8:	a80f      	add	r0, sp, #60	; 0x3c



	for(;;){

		if (lastTimeCommand > 50){
 80041fa:	4e3b      	ldr	r6, [pc, #236]	; (80042e8 <xStoreADCDataTask+0x128>)
	uint16_t sens3_array[10] = {3};
 80041fc:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	uint16_t sens4_array[10] = {4};
 8004200:	f000 f94d 	bl	800449e <memset>
 8004204:	2304      	movs	r3, #4
 8004206:	46b0      	mov	r8, r6
			for (i  = 0; i < 4; i++){
				HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8004208:	4f38      	ldr	r7, [pc, #224]	; (80042ec <xStoreADCDataTask+0x12c>)
	uint16_t sens4_array[10] = {4};
 800420a:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
		if (lastTimeCommand > 50){
 800420e:	7833      	ldrb	r3, [r6, #0]
 8004210:	2b32      	cmp	r3, #50	; 0x32
 8004212:	d94a      	bls.n	80042aa <xStoreADCDataTask+0xea>
 8004214:	2400      	movs	r4, #0
				HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8004216:	4d36      	ldr	r5, [pc, #216]	; (80042f0 <xStoreADCDataTask+0x130>)
 8004218:	f837 1024 	ldrh.w	r1, [r7, r4, lsl #2]
 800421c:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8004220:	2200      	movs	r2, #0
 8004222:	f7fd f8ef 	bl	8001404 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8004226:	4b33      	ldr	r3, [pc, #204]	; (80042f4 <xStoreADCDataTask+0x134>)
 8004228:	2200      	movs	r2, #0
 800422a:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 800422e:	4b32      	ldr	r3, [pc, #200]	; (80042f8 <xStoreADCDataTask+0x138>)
 8004230:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004234:	3401      	adds	r4, #1
 8004236:	f7fd f8e5 	bl	8001404 <HAL_GPIO_WritePin>
			for (i  = 0; i < 4; i++){
 800423a:	2c04      	cmp	r4, #4
 800423c:	d1ec      	bne.n	8004218 <xStoreADCDataTask+0x58>
			}
			lastTimeCommand = 0;
 800423e:	2300      	movs	r3, #0
 8004240:	f888 3000 	strb.w	r3, [r8]
		}
		else{
			lastTimeCommand++;
		}

		sensorValue[SENS_1] = ADCRawData[SENS_1];
 8004244:	4b2d      	ldr	r3, [pc, #180]	; (80042fc <xStoreADCDataTask+0x13c>)
 8004246:	4c2e      	ldr	r4, [pc, #184]	; (8004300 <xStoreADCDataTask+0x140>)
 8004248:	881a      	ldrh	r2, [r3, #0]
		sensorValue[SENS_2] = ADCRawData[SENS_2];
		sensorValue[SENS_3] = ADCRawData[SENS_3];
		sensorValue[SENS_4] = ADCRawData[SENS_4];

		HAL_ADCEx_InjectedStart_IT(&hadc1);
 800424a:	482e      	ldr	r0, [pc, #184]	; (8004304 <xStoreADCDataTask+0x144>)
		sensorValue[SENS_1] = ADCRawData[SENS_1];
 800424c:	8022      	strh	r2, [r4, #0]
		sensorValue[SENS_2] = ADCRawData[SENS_2];
 800424e:	885a      	ldrh	r2, [r3, #2]

		//TODO:    
		//LEFT_UP_ON;
		filteredPressure[0] = fir_filter(sens1_array, sensorValue[SENS_1]);
 8004250:	4d2d      	ldr	r5, [pc, #180]	; (8004308 <xStoreADCDataTask+0x148>)
		sensorValue[SENS_2] = ADCRawData[SENS_2];
 8004252:	8062      	strh	r2, [r4, #2]
		sensorValue[SENS_3] = ADCRawData[SENS_3];
 8004254:	889a      	ldrh	r2, [r3, #4]
		sensorValue[SENS_4] = ADCRawData[SENS_4];
 8004256:	88db      	ldrh	r3, [r3, #6]
		sensorValue[SENS_3] = ADCRawData[SENS_3];
 8004258:	80a2      	strh	r2, [r4, #4]
		sensorValue[SENS_4] = ADCRawData[SENS_4];
 800425a:	80e3      	strh	r3, [r4, #6]
		HAL_ADCEx_InjectedStart_IT(&hadc1);
 800425c:	f7fc fb40 	bl	80008e0 <HAL_ADCEx_InjectedStart_IT>
		filteredPressure[0] = fir_filter(sens1_array, sensorValue[SENS_1]);
 8004260:	8821      	ldrh	r1, [r4, #0]
 8004262:	4668      	mov	r0, sp
 8004264:	f7ff ff86 	bl	8004174 <fir_filter>
		filteredPressure[1] = fir_filter(sens2_array, sensorValue[SENS_2]);
 8004268:	8861      	ldrh	r1, [r4, #2]
		filteredPressure[0] = fir_filter(sens1_array, sensorValue[SENS_1]);
 800426a:	8028      	strh	r0, [r5, #0]
		filteredPressure[1] = fir_filter(sens2_array, sensorValue[SENS_2]);
 800426c:	a805      	add	r0, sp, #20
 800426e:	f7ff ff81 	bl	8004174 <fir_filter>
		filteredPressure[2] = fir_filter(sens3_array, sensorValue[SENS_3]);
 8004272:	88a1      	ldrh	r1, [r4, #4]
		filteredPressure[1] = fir_filter(sens2_array, sensorValue[SENS_2]);
 8004274:	8068      	strh	r0, [r5, #2]
		filteredPressure[2] = fir_filter(sens3_array, sensorValue[SENS_3]);
 8004276:	a80a      	add	r0, sp, #40	; 0x28
 8004278:	f7ff ff7c 	bl	8004174 <fir_filter>
		filteredPressure[3] = fir_filter(sens4_array, sensorValue[SENS_4]);
 800427c:	88e1      	ldrh	r1, [r4, #6]
		filteredPressure[2] = fir_filter(sens3_array, sensorValue[SENS_3]);
 800427e:	80a8      	strh	r0, [r5, #4]
		filteredPressure[3] = fir_filter(sens4_array, sensorValue[SENS_4]);
 8004280:	a80f      	add	r0, sp, #60	; 0x3c
 8004282:	f7ff ff77 	bl	8004174 <fir_filter>
		//LEFT_UP_OFF;


		if (pressureCompensation == ON){
 8004286:	4b21      	ldr	r3, [pc, #132]	; (800430c <xStoreADCDataTask+0x14c>)
		filteredPressure[3] = fir_filter(sens4_array, sensorValue[SENS_4]);
 8004288:	80e8      	strh	r0, [r5, #6]
		if (pressureCompensation == ON){
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	4d20      	ldr	r5, [pc, #128]	; (8004310 <xStoreADCDataTask+0x150>)
 800428e:	2b01      	cmp	r3, #1
 8004290:	d10e      	bne.n	80042b0 <xStoreADCDataTask+0xf0>
			prevCompensation = ON;
 8004292:	702b      	strb	r3, [r5, #0]
			xSemaphoreGive(xPressureCompensationSemaphore);
 8004294:	2300      	movs	r3, #0
 8004296:	481f      	ldr	r0, [pc, #124]	; (8004314 <xStoreADCDataTask+0x154>)
 8004298:	461a      	mov	r2, r3
 800429a:	4619      	mov	r1, r3
 800429c:	6800      	ldr	r0, [r0, #0]
 800429e:	f7fe fae7 	bl	8002870 <xQueueGenericSend>
				prevCompensation = OFF;
			}

		}

		vTaskDelay(ADC_DATA_PERIOD / portTICK_RATE_MS);
 80042a2:	2032      	movs	r0, #50	; 0x32
 80042a4:	f7fe ff40 	bl	8003128 <vTaskDelay>
		if (lastTimeCommand > 50){
 80042a8:	e7b1      	b.n	800420e <xStoreADCDataTask+0x4e>
			lastTimeCommand++;
 80042aa:	3301      	adds	r3, #1
 80042ac:	7033      	strb	r3, [r6, #0]
 80042ae:	e7c9      	b.n	8004244 <xStoreADCDataTask+0x84>
			if (prevCompensation == ON){
 80042b0:	782b      	ldrb	r3, [r5, #0]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d1f5      	bne.n	80042a2 <xStoreADCDataTask+0xe2>
 80042b6:	2400      	movs	r4, #0
					HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 80042b8:	f8df 9034 	ldr.w	r9, [pc, #52]	; 80042f0 <xStoreADCDataTask+0x130>
 80042bc:	f837 1024 	ldrh.w	r1, [r7, r4, lsl #2]
 80042c0:	f859 0024 	ldr.w	r0, [r9, r4, lsl #2]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f7fd f89d 	bl	8001404 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 80042ca:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <xStoreADCDataTask+0x134>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 80042d2:	4b09      	ldr	r3, [pc, #36]	; (80042f8 <xStoreADCDataTask+0x138>)
 80042d4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80042d8:	3401      	adds	r4, #1
 80042da:	f7fd f893 	bl	8001404 <HAL_GPIO_WritePin>
				for (i  = 0; i < 4; i++){
 80042de:	2c04      	cmp	r4, #4
 80042e0:	d1ec      	bne.n	80042bc <xStoreADCDataTask+0xfc>
				prevCompensation = OFF;
 80042e2:	2300      	movs	r3, #0
 80042e4:	702b      	strb	r3, [r5, #0]
 80042e6:	e7dc      	b.n	80042a2 <xStoreADCDataTask+0xe2>
 80042e8:	20005275 	.word	0x20005275
 80042ec:	2000002c 	.word	0x2000002c
 80042f0:	2000003c 	.word	0x2000003c
 80042f4:	2000000c 	.word	0x2000000c
 80042f8:	2000001c 	.word	0x2000001c
 80042fc:	20005334 	.word	0x20005334
 8004300:	200053f6 	.word	0x200053f6
 8004304:	20005384 	.word	0x20005384
 8004308:	2000004c 	.word	0x2000004c
 800430c:	2000526c 	.word	0x2000526c
 8004310:	20005276 	.word	0x20005276
 8004314:	2000533c 	.word	0x2000533c

08004318 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004318:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800431a:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <_sbrk+0x2c>)
{
 800431c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800431e:	6819      	ldr	r1, [r3, #0]
 8004320:	b909      	cbnz	r1, 8004326 <_sbrk+0xe>
		heap_end = &end;
 8004322:	4909      	ldr	r1, [pc, #36]	; (8004348 <_sbrk+0x30>)
 8004324:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004326:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8004328:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800432a:	4402      	add	r2, r0
 800432c:	428a      	cmp	r2, r1
 800432e:	d906      	bls.n	800433e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004330:	f000 f8a4 	bl	800447c <__errno>
 8004334:	230c      	movs	r3, #12
 8004336:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004338:	f04f 30ff 	mov.w	r0, #4294967295
 800433c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800433e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004340:	bd08      	pop	{r3, pc}
 8004342:	bf00      	nop
 8004344:	20005278 	.word	0x20005278
 8004348:	2000540c 	.word	0x2000540c

0800434c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800434c:	4b12      	ldr	r3, [pc, #72]	; (8004398 <SystemInit+0x4c>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	f042 0201 	orr.w	r2, r2, #1
 8004354:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	4a10      	ldr	r2, [pc, #64]	; (800439c <SystemInit+0x50>)
 800435a:	400a      	ands	r2, r1
 800435c:	605a      	str	r2, [r3, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004364:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004368:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004370:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004378:	605a      	str	r2, [r3, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	f022 52a0 	bic.w	r2, r2, #335544320	; 0x14000000
 8004380:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8004382:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8004386:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8004388:	2200      	movs	r2, #0
 800438a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800438c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004390:	4b03      	ldr	r3, [pc, #12]	; (80043a0 <SystemInit+0x54>)
 8004392:	609a      	str	r2, [r3, #8]
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40021000 	.word	0x40021000
 800439c:	f0ff0000 	.word	0xf0ff0000
 80043a0:	e000ed00 	.word	0xe000ed00

080043a4 <init_rf433>:
extern UART_HandleTypeDef huart1;
uint8_t messageLength = 0;
extern char message[128];
extern struct controllerData controllerSettings;

void init_rf433(){
 80043a4:	b570      	push	{r4, r5, r6, lr}
	CMD_RF_ON;
 80043a6:	4d1b      	ldr	r5, [pc, #108]	; (8004414 <init_rf433+0x70>)

	HAL_Delay(50);
	HAL_UART_Transmit(&huart1, (uint8_t*)"AT+FU1\r",7, 0x2000);
 80043a8:	4c1b      	ldr	r4, [pc, #108]	; (8004418 <init_rf433+0x74>)
	CMD_RF_ON;
 80043aa:	2200      	movs	r2, #0
 80043ac:	2104      	movs	r1, #4
 80043ae:	4628      	mov	r0, r5
 80043b0:	f7fd f828 	bl	8001404 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80043b4:	2032      	movs	r0, #50	; 0x32
 80043b6:	f7fc f91f 	bl	80005f8 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)"AT+FU1\r",7, 0x2000);
 80043ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043be:	2207      	movs	r2, #7
 80043c0:	4916      	ldr	r1, [pc, #88]	; (800441c <init_rf433+0x78>)
 80043c2:	4620      	mov	r0, r4
 80043c4:	f7fd fd08 	bl	8001dd8 <HAL_UART_Transmit>
	HAL_Delay(50);
 80043c8:	2032      	movs	r0, #50	; 0x32
 80043ca:	f7fc f915 	bl	80005f8 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)"AT+B19200\r",7, 0x2000);
 80043ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043d2:	2207      	movs	r2, #7
 80043d4:	4912      	ldr	r1, [pc, #72]	; (8004420 <init_rf433+0x7c>)
 80043d6:	4620      	mov	r0, r4
 80043d8:	f7fd fcfe 	bl	8001dd8 <HAL_UART_Transmit>

	HAL_Delay(50);
 80043dc:	2032      	movs	r0, #50	; 0x32
 80043de:	f7fc f90b 	bl	80005f8 <HAL_Delay>
	messageLength = sprintf(message, "AT+C%03d\r", controllerSettings.rfChannel);
 80043e2:	4e10      	ldr	r6, [pc, #64]	; (8004424 <init_rf433+0x80>)
 80043e4:	4b10      	ldr	r3, [pc, #64]	; (8004428 <init_rf433+0x84>)
 80043e6:	4911      	ldr	r1, [pc, #68]	; (800442c <init_rf433+0x88>)
 80043e8:	781a      	ldrb	r2, [r3, #0]
 80043ea:	4630      	mov	r0, r6
 80043ec:	f000 f860 	bl	80044b0 <siprintf>
 80043f0:	4b0f      	ldr	r3, [pc, #60]	; (8004430 <init_rf433+0x8c>)
 80043f2:	b2c2      	uxtb	r2, r0
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 80043f4:	4631      	mov	r1, r6
 80043f6:	4620      	mov	r0, r4
	messageLength = sprintf(message, "AT+C%03d\r", controllerSettings.rfChannel);
 80043f8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 80043fa:	f7fd fd71 	bl	8001ee0 <HAL_UART_Transmit_DMA>
	HAL_Delay(50);
 80043fe:	2032      	movs	r0, #50	; 0x32
 8004400:	f7fc f8fa 	bl	80005f8 <HAL_Delay>
	CMD_RF_OFF;
 8004404:	4628      	mov	r0, r5
}
 8004406:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	CMD_RF_OFF;
 800440a:	2201      	movs	r2, #1
 800440c:	2104      	movs	r1, #4
 800440e:	f7fc bff9 	b.w	8001404 <HAL_GPIO_WritePin>
 8004412:	bf00      	nop
 8004414:	40011400 	.word	0x40011400
 8004418:	200053b4 	.word	0x200053b4
 800441c:	08005817 	.word	0x08005817
 8004420:	0800581f 	.word	0x0800581f
 8004424:	200051e4 	.word	0x200051e4
 8004428:	200051c0 	.word	0x200051c0
 800442c:	080057f5 	.word	0x080057f5
 8004430:	2000527c 	.word	0x2000527c

08004434 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004434:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004436:	e003      	b.n	8004440 <LoopCopyDataInit>

08004438 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004438:	4b0a      	ldr	r3, [pc, #40]	; (8004464 <LoopFillZerobss+0x10>)
  ldr r3, [r3, r1]
 800443a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800443c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800443e:	3104      	adds	r1, #4

08004440 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004440:	4809      	ldr	r0, [pc, #36]	; (8004468 <LoopFillZerobss+0x14>)
  ldr r3, =_edata
 8004442:	4b0a      	ldr	r3, [pc, #40]	; (800446c <LoopFillZerobss+0x18>)
  adds r2, r0, r1
 8004444:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004446:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004448:	d3f6      	bcc.n	8004438 <CopyDataInit>
  ldr r2, =_sbss
 800444a:	4a09      	ldr	r2, [pc, #36]	; (8004470 <LoopFillZerobss+0x1c>)
  b LoopFillZerobss
 800444c:	e002      	b.n	8004454 <LoopFillZerobss>

0800444e <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800444e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004450:	f842 3b04 	str.w	r3, [r2], #4

08004454 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004454:	4b07      	ldr	r3, [pc, #28]	; (8004474 <LoopFillZerobss+0x20>)
  cmp r2, r3
 8004456:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004458:	d3f9      	bcc.n	800444e <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 800445a:	f7ff ff77 	bl	800434c <SystemInit>
/* Call the application's entry point.*/
  bl main
 800445e:	f7ff fac3 	bl	80039e8 <main>
  bx lr
 8004462:	4770      	bx	lr
  ldr r3, =_sidata
 8004464:	080059f4 	.word	0x080059f4
  ldr r0, =_sdata
 8004468:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800446c:	20000228 	.word	0x20000228
  ldr r2, =_sbss
 8004470:	20000228 	.word	0x20000228
  ldr r3, = _ebss
 8004474:	2000540c 	.word	0x2000540c

08004478 <CAN1_RX0_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004478:	e7fe      	b.n	8004478 <CAN1_RX0_IRQHandler>
	...

0800447c <__errno>:
 800447c:	4b01      	ldr	r3, [pc, #4]	; (8004484 <__errno+0x8>)
 800447e:	6818      	ldr	r0, [r3, #0]
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	20000058 	.word	0x20000058

08004488 <memcpy>:
 8004488:	b510      	push	{r4, lr}
 800448a:	1e43      	subs	r3, r0, #1
 800448c:	440a      	add	r2, r1
 800448e:	4291      	cmp	r1, r2
 8004490:	d100      	bne.n	8004494 <memcpy+0xc>
 8004492:	bd10      	pop	{r4, pc}
 8004494:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004498:	f803 4f01 	strb.w	r4, [r3, #1]!
 800449c:	e7f7      	b.n	800448e <memcpy+0x6>

0800449e <memset>:
 800449e:	4603      	mov	r3, r0
 80044a0:	4402      	add	r2, r0
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d100      	bne.n	80044a8 <memset+0xa>
 80044a6:	4770      	bx	lr
 80044a8:	f803 1b01 	strb.w	r1, [r3], #1
 80044ac:	e7f9      	b.n	80044a2 <memset+0x4>
	...

080044b0 <siprintf>:
 80044b0:	b40e      	push	{r1, r2, r3}
 80044b2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80044b6:	b500      	push	{lr}
 80044b8:	b09c      	sub	sp, #112	; 0x70
 80044ba:	f8ad 1014 	strh.w	r1, [sp, #20]
 80044be:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80044c2:	9104      	str	r1, [sp, #16]
 80044c4:	9107      	str	r1, [sp, #28]
 80044c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80044ca:	ab1d      	add	r3, sp, #116	; 0x74
 80044cc:	9002      	str	r0, [sp, #8]
 80044ce:	9006      	str	r0, [sp, #24]
 80044d0:	4808      	ldr	r0, [pc, #32]	; (80044f4 <siprintf+0x44>)
 80044d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80044d6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80044da:	6800      	ldr	r0, [r0, #0]
 80044dc:	a902      	add	r1, sp, #8
 80044de:	9301      	str	r3, [sp, #4]
 80044e0:	f000 f892 	bl	8004608 <_svfiprintf_r>
 80044e4:	2200      	movs	r2, #0
 80044e6:	9b02      	ldr	r3, [sp, #8]
 80044e8:	701a      	strb	r2, [r3, #0]
 80044ea:	b01c      	add	sp, #112	; 0x70
 80044ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80044f0:	b003      	add	sp, #12
 80044f2:	4770      	bx	lr
 80044f4:	20000058 	.word	0x20000058

080044f8 <siscanf>:
 80044f8:	b40e      	push	{r1, r2, r3}
 80044fa:	f44f 7201 	mov.w	r2, #516	; 0x204
 80044fe:	b530      	push	{r4, r5, lr}
 8004500:	b09c      	sub	sp, #112	; 0x70
 8004502:	ac1f      	add	r4, sp, #124	; 0x7c
 8004504:	f854 5b04 	ldr.w	r5, [r4], #4
 8004508:	f8ad 2014 	strh.w	r2, [sp, #20]
 800450c:	9002      	str	r0, [sp, #8]
 800450e:	9006      	str	r0, [sp, #24]
 8004510:	f7fb fe8e 	bl	8000230 <strlen>
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <siscanf+0x4c>)
 8004516:	9003      	str	r0, [sp, #12]
 8004518:	930b      	str	r3, [sp, #44]	; 0x2c
 800451a:	2300      	movs	r3, #0
 800451c:	930f      	str	r3, [sp, #60]	; 0x3c
 800451e:	9314      	str	r3, [sp, #80]	; 0x50
 8004520:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004524:	9007      	str	r0, [sp, #28]
 8004526:	4808      	ldr	r0, [pc, #32]	; (8004548 <siscanf+0x50>)
 8004528:	f8ad 3016 	strh.w	r3, [sp, #22]
 800452c:	462a      	mov	r2, r5
 800452e:	4623      	mov	r3, r4
 8004530:	a902      	add	r1, sp, #8
 8004532:	6800      	ldr	r0, [r0, #0]
 8004534:	9401      	str	r4, [sp, #4]
 8004536:	f000 f9b5 	bl	80048a4 <__ssvfiscanf_r>
 800453a:	b01c      	add	sp, #112	; 0x70
 800453c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004540:	b003      	add	sp, #12
 8004542:	4770      	bx	lr
 8004544:	0800454d 	.word	0x0800454d
 8004548:	20000058 	.word	0x20000058

0800454c <__seofread>:
 800454c:	2000      	movs	r0, #0
 800454e:	4770      	bx	lr

08004550 <__ssputs_r>:
 8004550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004554:	688e      	ldr	r6, [r1, #8]
 8004556:	4682      	mov	sl, r0
 8004558:	429e      	cmp	r6, r3
 800455a:	460c      	mov	r4, r1
 800455c:	4691      	mov	r9, r2
 800455e:	4698      	mov	r8, r3
 8004560:	d835      	bhi.n	80045ce <__ssputs_r+0x7e>
 8004562:	898a      	ldrh	r2, [r1, #12]
 8004564:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004568:	d031      	beq.n	80045ce <__ssputs_r+0x7e>
 800456a:	2302      	movs	r3, #2
 800456c:	6825      	ldr	r5, [r4, #0]
 800456e:	6909      	ldr	r1, [r1, #16]
 8004570:	1a6f      	subs	r7, r5, r1
 8004572:	6965      	ldr	r5, [r4, #20]
 8004574:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004578:	fb95 f5f3 	sdiv	r5, r5, r3
 800457c:	f108 0301 	add.w	r3, r8, #1
 8004580:	443b      	add	r3, r7
 8004582:	429d      	cmp	r5, r3
 8004584:	bf38      	it	cc
 8004586:	461d      	movcc	r5, r3
 8004588:	0553      	lsls	r3, r2, #21
 800458a:	d531      	bpl.n	80045f0 <__ssputs_r+0xa0>
 800458c:	4629      	mov	r1, r5
 800458e:	f000 fff1 	bl	8005574 <_malloc_r>
 8004592:	4606      	mov	r6, r0
 8004594:	b950      	cbnz	r0, 80045ac <__ssputs_r+0x5c>
 8004596:	230c      	movs	r3, #12
 8004598:	f8ca 3000 	str.w	r3, [sl]
 800459c:	89a3      	ldrh	r3, [r4, #12]
 800459e:	f04f 30ff 	mov.w	r0, #4294967295
 80045a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045a6:	81a3      	strh	r3, [r4, #12]
 80045a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ac:	463a      	mov	r2, r7
 80045ae:	6921      	ldr	r1, [r4, #16]
 80045b0:	f7ff ff6a 	bl	8004488 <memcpy>
 80045b4:	89a3      	ldrh	r3, [r4, #12]
 80045b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80045ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045be:	81a3      	strh	r3, [r4, #12]
 80045c0:	6126      	str	r6, [r4, #16]
 80045c2:	443e      	add	r6, r7
 80045c4:	6026      	str	r6, [r4, #0]
 80045c6:	4646      	mov	r6, r8
 80045c8:	6165      	str	r5, [r4, #20]
 80045ca:	1bed      	subs	r5, r5, r7
 80045cc:	60a5      	str	r5, [r4, #8]
 80045ce:	4546      	cmp	r6, r8
 80045d0:	bf28      	it	cs
 80045d2:	4646      	movcs	r6, r8
 80045d4:	4649      	mov	r1, r9
 80045d6:	4632      	mov	r2, r6
 80045d8:	6820      	ldr	r0, [r4, #0]
 80045da:	f000 ff65 	bl	80054a8 <memmove>
 80045de:	68a3      	ldr	r3, [r4, #8]
 80045e0:	2000      	movs	r0, #0
 80045e2:	1b9b      	subs	r3, r3, r6
 80045e4:	60a3      	str	r3, [r4, #8]
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	441e      	add	r6, r3
 80045ea:	6026      	str	r6, [r4, #0]
 80045ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045f0:	462a      	mov	r2, r5
 80045f2:	f001 f81d 	bl	8005630 <_realloc_r>
 80045f6:	4606      	mov	r6, r0
 80045f8:	2800      	cmp	r0, #0
 80045fa:	d1e1      	bne.n	80045c0 <__ssputs_r+0x70>
 80045fc:	6921      	ldr	r1, [r4, #16]
 80045fe:	4650      	mov	r0, sl
 8004600:	f000 ff6c 	bl	80054dc <_free_r>
 8004604:	e7c7      	b.n	8004596 <__ssputs_r+0x46>
	...

08004608 <_svfiprintf_r>:
 8004608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800460c:	b09d      	sub	sp, #116	; 0x74
 800460e:	9303      	str	r3, [sp, #12]
 8004610:	898b      	ldrh	r3, [r1, #12]
 8004612:	4680      	mov	r8, r0
 8004614:	061c      	lsls	r4, r3, #24
 8004616:	460d      	mov	r5, r1
 8004618:	4616      	mov	r6, r2
 800461a:	d50f      	bpl.n	800463c <_svfiprintf_r+0x34>
 800461c:	690b      	ldr	r3, [r1, #16]
 800461e:	b96b      	cbnz	r3, 800463c <_svfiprintf_r+0x34>
 8004620:	2140      	movs	r1, #64	; 0x40
 8004622:	f000 ffa7 	bl	8005574 <_malloc_r>
 8004626:	6028      	str	r0, [r5, #0]
 8004628:	6128      	str	r0, [r5, #16]
 800462a:	b928      	cbnz	r0, 8004638 <_svfiprintf_r+0x30>
 800462c:	230c      	movs	r3, #12
 800462e:	f8c8 3000 	str.w	r3, [r8]
 8004632:	f04f 30ff 	mov.w	r0, #4294967295
 8004636:	e0c4      	b.n	80047c2 <_svfiprintf_r+0x1ba>
 8004638:	2340      	movs	r3, #64	; 0x40
 800463a:	616b      	str	r3, [r5, #20]
 800463c:	2300      	movs	r3, #0
 800463e:	9309      	str	r3, [sp, #36]	; 0x24
 8004640:	2320      	movs	r3, #32
 8004642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004646:	2330      	movs	r3, #48	; 0x30
 8004648:	f04f 0b01 	mov.w	fp, #1
 800464c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004650:	4637      	mov	r7, r6
 8004652:	463c      	mov	r4, r7
 8004654:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004658:	2b00      	cmp	r3, #0
 800465a:	d13c      	bne.n	80046d6 <_svfiprintf_r+0xce>
 800465c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004660:	d00b      	beq.n	800467a <_svfiprintf_r+0x72>
 8004662:	4653      	mov	r3, sl
 8004664:	4632      	mov	r2, r6
 8004666:	4629      	mov	r1, r5
 8004668:	4640      	mov	r0, r8
 800466a:	f7ff ff71 	bl	8004550 <__ssputs_r>
 800466e:	3001      	adds	r0, #1
 8004670:	f000 80a2 	beq.w	80047b8 <_svfiprintf_r+0x1b0>
 8004674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004676:	4453      	add	r3, sl
 8004678:	9309      	str	r3, [sp, #36]	; 0x24
 800467a:	783b      	ldrb	r3, [r7, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 809b 	beq.w	80047b8 <_svfiprintf_r+0x1b0>
 8004682:	2300      	movs	r3, #0
 8004684:	f04f 32ff 	mov.w	r2, #4294967295
 8004688:	9304      	str	r3, [sp, #16]
 800468a:	9307      	str	r3, [sp, #28]
 800468c:	9205      	str	r2, [sp, #20]
 800468e:	9306      	str	r3, [sp, #24]
 8004690:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004694:	931a      	str	r3, [sp, #104]	; 0x68
 8004696:	2205      	movs	r2, #5
 8004698:	7821      	ldrb	r1, [r4, #0]
 800469a:	4850      	ldr	r0, [pc, #320]	; (80047dc <_svfiprintf_r+0x1d4>)
 800469c:	f000 fef6 	bl	800548c <memchr>
 80046a0:	1c67      	adds	r7, r4, #1
 80046a2:	9b04      	ldr	r3, [sp, #16]
 80046a4:	b9d8      	cbnz	r0, 80046de <_svfiprintf_r+0xd6>
 80046a6:	06d9      	lsls	r1, r3, #27
 80046a8:	bf44      	itt	mi
 80046aa:	2220      	movmi	r2, #32
 80046ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046b0:	071a      	lsls	r2, r3, #28
 80046b2:	bf44      	itt	mi
 80046b4:	222b      	movmi	r2, #43	; 0x2b
 80046b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80046ba:	7822      	ldrb	r2, [r4, #0]
 80046bc:	2a2a      	cmp	r2, #42	; 0x2a
 80046be:	d016      	beq.n	80046ee <_svfiprintf_r+0xe6>
 80046c0:	2100      	movs	r1, #0
 80046c2:	200a      	movs	r0, #10
 80046c4:	9a07      	ldr	r2, [sp, #28]
 80046c6:	4627      	mov	r7, r4
 80046c8:	783b      	ldrb	r3, [r7, #0]
 80046ca:	3401      	adds	r4, #1
 80046cc:	3b30      	subs	r3, #48	; 0x30
 80046ce:	2b09      	cmp	r3, #9
 80046d0:	d950      	bls.n	8004774 <_svfiprintf_r+0x16c>
 80046d2:	b1c9      	cbz	r1, 8004708 <_svfiprintf_r+0x100>
 80046d4:	e011      	b.n	80046fa <_svfiprintf_r+0xf2>
 80046d6:	2b25      	cmp	r3, #37	; 0x25
 80046d8:	d0c0      	beq.n	800465c <_svfiprintf_r+0x54>
 80046da:	4627      	mov	r7, r4
 80046dc:	e7b9      	b.n	8004652 <_svfiprintf_r+0x4a>
 80046de:	4a3f      	ldr	r2, [pc, #252]	; (80047dc <_svfiprintf_r+0x1d4>)
 80046e0:	463c      	mov	r4, r7
 80046e2:	1a80      	subs	r0, r0, r2
 80046e4:	fa0b f000 	lsl.w	r0, fp, r0
 80046e8:	4318      	orrs	r0, r3
 80046ea:	9004      	str	r0, [sp, #16]
 80046ec:	e7d3      	b.n	8004696 <_svfiprintf_r+0x8e>
 80046ee:	9a03      	ldr	r2, [sp, #12]
 80046f0:	1d11      	adds	r1, r2, #4
 80046f2:	6812      	ldr	r2, [r2, #0]
 80046f4:	9103      	str	r1, [sp, #12]
 80046f6:	2a00      	cmp	r2, #0
 80046f8:	db01      	blt.n	80046fe <_svfiprintf_r+0xf6>
 80046fa:	9207      	str	r2, [sp, #28]
 80046fc:	e004      	b.n	8004708 <_svfiprintf_r+0x100>
 80046fe:	4252      	negs	r2, r2
 8004700:	f043 0302 	orr.w	r3, r3, #2
 8004704:	9207      	str	r2, [sp, #28]
 8004706:	9304      	str	r3, [sp, #16]
 8004708:	783b      	ldrb	r3, [r7, #0]
 800470a:	2b2e      	cmp	r3, #46	; 0x2e
 800470c:	d10d      	bne.n	800472a <_svfiprintf_r+0x122>
 800470e:	787b      	ldrb	r3, [r7, #1]
 8004710:	1c79      	adds	r1, r7, #1
 8004712:	2b2a      	cmp	r3, #42	; 0x2a
 8004714:	d132      	bne.n	800477c <_svfiprintf_r+0x174>
 8004716:	9b03      	ldr	r3, [sp, #12]
 8004718:	3702      	adds	r7, #2
 800471a:	1d1a      	adds	r2, r3, #4
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	9203      	str	r2, [sp, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	bfb8      	it	lt
 8004724:	f04f 33ff 	movlt.w	r3, #4294967295
 8004728:	9305      	str	r3, [sp, #20]
 800472a:	4c2d      	ldr	r4, [pc, #180]	; (80047e0 <_svfiprintf_r+0x1d8>)
 800472c:	2203      	movs	r2, #3
 800472e:	7839      	ldrb	r1, [r7, #0]
 8004730:	4620      	mov	r0, r4
 8004732:	f000 feab 	bl	800548c <memchr>
 8004736:	b138      	cbz	r0, 8004748 <_svfiprintf_r+0x140>
 8004738:	2340      	movs	r3, #64	; 0x40
 800473a:	1b00      	subs	r0, r0, r4
 800473c:	fa03 f000 	lsl.w	r0, r3, r0
 8004740:	9b04      	ldr	r3, [sp, #16]
 8004742:	3701      	adds	r7, #1
 8004744:	4303      	orrs	r3, r0
 8004746:	9304      	str	r3, [sp, #16]
 8004748:	7839      	ldrb	r1, [r7, #0]
 800474a:	2206      	movs	r2, #6
 800474c:	4825      	ldr	r0, [pc, #148]	; (80047e4 <_svfiprintf_r+0x1dc>)
 800474e:	1c7e      	adds	r6, r7, #1
 8004750:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004754:	f000 fe9a 	bl	800548c <memchr>
 8004758:	2800      	cmp	r0, #0
 800475a:	d035      	beq.n	80047c8 <_svfiprintf_r+0x1c0>
 800475c:	4b22      	ldr	r3, [pc, #136]	; (80047e8 <_svfiprintf_r+0x1e0>)
 800475e:	b9fb      	cbnz	r3, 80047a0 <_svfiprintf_r+0x198>
 8004760:	9b03      	ldr	r3, [sp, #12]
 8004762:	3307      	adds	r3, #7
 8004764:	f023 0307 	bic.w	r3, r3, #7
 8004768:	3308      	adds	r3, #8
 800476a:	9303      	str	r3, [sp, #12]
 800476c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800476e:	444b      	add	r3, r9
 8004770:	9309      	str	r3, [sp, #36]	; 0x24
 8004772:	e76d      	b.n	8004650 <_svfiprintf_r+0x48>
 8004774:	fb00 3202 	mla	r2, r0, r2, r3
 8004778:	2101      	movs	r1, #1
 800477a:	e7a4      	b.n	80046c6 <_svfiprintf_r+0xbe>
 800477c:	2300      	movs	r3, #0
 800477e:	240a      	movs	r4, #10
 8004780:	4618      	mov	r0, r3
 8004782:	9305      	str	r3, [sp, #20]
 8004784:	460f      	mov	r7, r1
 8004786:	783a      	ldrb	r2, [r7, #0]
 8004788:	3101      	adds	r1, #1
 800478a:	3a30      	subs	r2, #48	; 0x30
 800478c:	2a09      	cmp	r2, #9
 800478e:	d903      	bls.n	8004798 <_svfiprintf_r+0x190>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0ca      	beq.n	800472a <_svfiprintf_r+0x122>
 8004794:	9005      	str	r0, [sp, #20]
 8004796:	e7c8      	b.n	800472a <_svfiprintf_r+0x122>
 8004798:	fb04 2000 	mla	r0, r4, r0, r2
 800479c:	2301      	movs	r3, #1
 800479e:	e7f1      	b.n	8004784 <_svfiprintf_r+0x17c>
 80047a0:	ab03      	add	r3, sp, #12
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	462a      	mov	r2, r5
 80047a6:	4b11      	ldr	r3, [pc, #68]	; (80047ec <_svfiprintf_r+0x1e4>)
 80047a8:	a904      	add	r1, sp, #16
 80047aa:	4640      	mov	r0, r8
 80047ac:	f3af 8000 	nop.w
 80047b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80047b4:	4681      	mov	r9, r0
 80047b6:	d1d9      	bne.n	800476c <_svfiprintf_r+0x164>
 80047b8:	89ab      	ldrh	r3, [r5, #12]
 80047ba:	065b      	lsls	r3, r3, #25
 80047bc:	f53f af39 	bmi.w	8004632 <_svfiprintf_r+0x2a>
 80047c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047c2:	b01d      	add	sp, #116	; 0x74
 80047c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047c8:	ab03      	add	r3, sp, #12
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	462a      	mov	r2, r5
 80047ce:	4b07      	ldr	r3, [pc, #28]	; (80047ec <_svfiprintf_r+0x1e4>)
 80047d0:	a904      	add	r1, sp, #16
 80047d2:	4640      	mov	r0, r8
 80047d4:	f000 fa32 	bl	8004c3c <_printf_i>
 80047d8:	e7ea      	b.n	80047b0 <_svfiprintf_r+0x1a8>
 80047da:	bf00      	nop
 80047dc:	0800582a 	.word	0x0800582a
 80047e0:	08005830 	.word	0x08005830
 80047e4:	08005834 	.word	0x08005834
 80047e8:	00000000 	.word	0x00000000
 80047ec:	08004551 	.word	0x08004551

080047f0 <_sungetc_r>:
 80047f0:	b538      	push	{r3, r4, r5, lr}
 80047f2:	1c4b      	adds	r3, r1, #1
 80047f4:	4614      	mov	r4, r2
 80047f6:	d103      	bne.n	8004800 <_sungetc_r+0x10>
 80047f8:	f04f 35ff 	mov.w	r5, #4294967295
 80047fc:	4628      	mov	r0, r5
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	8993      	ldrh	r3, [r2, #12]
 8004802:	b2cd      	uxtb	r5, r1
 8004804:	f023 0320 	bic.w	r3, r3, #32
 8004808:	8193      	strh	r3, [r2, #12]
 800480a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800480c:	6852      	ldr	r2, [r2, #4]
 800480e:	b18b      	cbz	r3, 8004834 <_sungetc_r+0x44>
 8004810:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004812:	429a      	cmp	r2, r3
 8004814:	da08      	bge.n	8004828 <_sungetc_r+0x38>
 8004816:	6823      	ldr	r3, [r4, #0]
 8004818:	1e5a      	subs	r2, r3, #1
 800481a:	6022      	str	r2, [r4, #0]
 800481c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004820:	6863      	ldr	r3, [r4, #4]
 8004822:	3301      	adds	r3, #1
 8004824:	6063      	str	r3, [r4, #4]
 8004826:	e7e9      	b.n	80047fc <_sungetc_r+0xc>
 8004828:	4621      	mov	r1, r4
 800482a:	f000 fdd3 	bl	80053d4 <__submore>
 800482e:	2800      	cmp	r0, #0
 8004830:	d0f1      	beq.n	8004816 <_sungetc_r+0x26>
 8004832:	e7e1      	b.n	80047f8 <_sungetc_r+0x8>
 8004834:	6921      	ldr	r1, [r4, #16]
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	b151      	cbz	r1, 8004850 <_sungetc_r+0x60>
 800483a:	4299      	cmp	r1, r3
 800483c:	d208      	bcs.n	8004850 <_sungetc_r+0x60>
 800483e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8004842:	428d      	cmp	r5, r1
 8004844:	d104      	bne.n	8004850 <_sungetc_r+0x60>
 8004846:	3b01      	subs	r3, #1
 8004848:	3201      	adds	r2, #1
 800484a:	6023      	str	r3, [r4, #0]
 800484c:	6062      	str	r2, [r4, #4]
 800484e:	e7d5      	b.n	80047fc <_sungetc_r+0xc>
 8004850:	63e3      	str	r3, [r4, #60]	; 0x3c
 8004852:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004856:	6363      	str	r3, [r4, #52]	; 0x34
 8004858:	2303      	movs	r3, #3
 800485a:	63a3      	str	r3, [r4, #56]	; 0x38
 800485c:	4623      	mov	r3, r4
 800485e:	6422      	str	r2, [r4, #64]	; 0x40
 8004860:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	2301      	movs	r3, #1
 8004868:	e7dc      	b.n	8004824 <_sungetc_r+0x34>

0800486a <__ssrefill_r>:
 800486a:	b510      	push	{r4, lr}
 800486c:	460c      	mov	r4, r1
 800486e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004870:	b169      	cbz	r1, 800488e <__ssrefill_r+0x24>
 8004872:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004876:	4299      	cmp	r1, r3
 8004878:	d001      	beq.n	800487e <__ssrefill_r+0x14>
 800487a:	f000 fe2f 	bl	80054dc <_free_r>
 800487e:	2000      	movs	r0, #0
 8004880:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004882:	6360      	str	r0, [r4, #52]	; 0x34
 8004884:	6063      	str	r3, [r4, #4]
 8004886:	b113      	cbz	r3, 800488e <__ssrefill_r+0x24>
 8004888:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800488a:	6023      	str	r3, [r4, #0]
 800488c:	bd10      	pop	{r4, pc}
 800488e:	6923      	ldr	r3, [r4, #16]
 8004890:	f04f 30ff 	mov.w	r0, #4294967295
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	2300      	movs	r3, #0
 8004898:	6063      	str	r3, [r4, #4]
 800489a:	89a3      	ldrh	r3, [r4, #12]
 800489c:	f043 0320 	orr.w	r3, r3, #32
 80048a0:	81a3      	strh	r3, [r4, #12]
 80048a2:	bd10      	pop	{r4, pc}

080048a4 <__ssvfiscanf_r>:
 80048a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048a8:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 80048ac:	9301      	str	r3, [sp, #4]
 80048ae:	2300      	movs	r3, #0
 80048b0:	4606      	mov	r6, r0
 80048b2:	460c      	mov	r4, r1
 80048b4:	4692      	mov	sl, r2
 80048b6:	270a      	movs	r7, #10
 80048b8:	9346      	str	r3, [sp, #280]	; 0x118
 80048ba:	9347      	str	r3, [sp, #284]	; 0x11c
 80048bc:	4b9f      	ldr	r3, [pc, #636]	; (8004b3c <__ssvfiscanf_r+0x298>)
 80048be:	f10d 080c 	add.w	r8, sp, #12
 80048c2:	93a2      	str	r3, [sp, #648]	; 0x288
 80048c4:	4b9e      	ldr	r3, [pc, #632]	; (8004b40 <__ssvfiscanf_r+0x29c>)
 80048c6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8004b44 <__ssvfiscanf_r+0x2a0>
 80048ca:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 80048ce:	93a3      	str	r3, [sp, #652]	; 0x28c
 80048d0:	f89a 3000 	ldrb.w	r3, [sl]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 812f 	beq.w	8004b38 <__ssvfiscanf_r+0x294>
 80048da:	f000 fdb7 	bl	800544c <__locale_ctype_ptr>
 80048de:	f89a b000 	ldrb.w	fp, [sl]
 80048e2:	4458      	add	r0, fp
 80048e4:	7843      	ldrb	r3, [r0, #1]
 80048e6:	f013 0308 	ands.w	r3, r3, #8
 80048ea:	d143      	bne.n	8004974 <__ssvfiscanf_r+0xd0>
 80048ec:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80048f0:	f10a 0501 	add.w	r5, sl, #1
 80048f4:	f040 8099 	bne.w	8004a2a <__ssvfiscanf_r+0x186>
 80048f8:	9345      	str	r3, [sp, #276]	; 0x114
 80048fa:	9343      	str	r3, [sp, #268]	; 0x10c
 80048fc:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8004900:	2b2a      	cmp	r3, #42	; 0x2a
 8004902:	d103      	bne.n	800490c <__ssvfiscanf_r+0x68>
 8004904:	2310      	movs	r3, #16
 8004906:	f10a 0502 	add.w	r5, sl, #2
 800490a:	9343      	str	r3, [sp, #268]	; 0x10c
 800490c:	7829      	ldrb	r1, [r5, #0]
 800490e:	46aa      	mov	sl, r5
 8004910:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8004914:	2a09      	cmp	r2, #9
 8004916:	f105 0501 	add.w	r5, r5, #1
 800491a:	d941      	bls.n	80049a0 <__ssvfiscanf_r+0xfc>
 800491c:	2203      	movs	r2, #3
 800491e:	4889      	ldr	r0, [pc, #548]	; (8004b44 <__ssvfiscanf_r+0x2a0>)
 8004920:	f000 fdb4 	bl	800548c <memchr>
 8004924:	b138      	cbz	r0, 8004936 <__ssvfiscanf_r+0x92>
 8004926:	eba0 0309 	sub.w	r3, r0, r9
 800492a:	2001      	movs	r0, #1
 800492c:	46aa      	mov	sl, r5
 800492e:	4098      	lsls	r0, r3
 8004930:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004932:	4318      	orrs	r0, r3
 8004934:	9043      	str	r0, [sp, #268]	; 0x10c
 8004936:	f89a 3000 	ldrb.w	r3, [sl]
 800493a:	f10a 0501 	add.w	r5, sl, #1
 800493e:	2b67      	cmp	r3, #103	; 0x67
 8004940:	d84a      	bhi.n	80049d8 <__ssvfiscanf_r+0x134>
 8004942:	2b65      	cmp	r3, #101	; 0x65
 8004944:	f080 80b7 	bcs.w	8004ab6 <__ssvfiscanf_r+0x212>
 8004948:	2b47      	cmp	r3, #71	; 0x47
 800494a:	d82f      	bhi.n	80049ac <__ssvfiscanf_r+0x108>
 800494c:	2b45      	cmp	r3, #69	; 0x45
 800494e:	f080 80b2 	bcs.w	8004ab6 <__ssvfiscanf_r+0x212>
 8004952:	2b00      	cmp	r3, #0
 8004954:	f000 8082 	beq.w	8004a5c <__ssvfiscanf_r+0x1b8>
 8004958:	2b25      	cmp	r3, #37	; 0x25
 800495a:	d066      	beq.n	8004a2a <__ssvfiscanf_r+0x186>
 800495c:	2303      	movs	r3, #3
 800495e:	9744      	str	r7, [sp, #272]	; 0x110
 8004960:	9349      	str	r3, [sp, #292]	; 0x124
 8004962:	e045      	b.n	80049f0 <__ssvfiscanf_r+0x14c>
 8004964:	9947      	ldr	r1, [sp, #284]	; 0x11c
 8004966:	3301      	adds	r3, #1
 8004968:	3101      	adds	r1, #1
 800496a:	9147      	str	r1, [sp, #284]	; 0x11c
 800496c:	6861      	ldr	r1, [r4, #4]
 800496e:	6023      	str	r3, [r4, #0]
 8004970:	3901      	subs	r1, #1
 8004972:	6061      	str	r1, [r4, #4]
 8004974:	6863      	ldr	r3, [r4, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	dd0b      	ble.n	8004992 <__ssvfiscanf_r+0xee>
 800497a:	f000 fd67 	bl	800544c <__locale_ctype_ptr>
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	7819      	ldrb	r1, [r3, #0]
 8004982:	4408      	add	r0, r1
 8004984:	7841      	ldrb	r1, [r0, #1]
 8004986:	070d      	lsls	r5, r1, #28
 8004988:	d4ec      	bmi.n	8004964 <__ssvfiscanf_r+0xc0>
 800498a:	f10a 0501 	add.w	r5, sl, #1
 800498e:	46aa      	mov	sl, r5
 8004990:	e79e      	b.n	80048d0 <__ssvfiscanf_r+0x2c>
 8004992:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004994:	4621      	mov	r1, r4
 8004996:	4630      	mov	r0, r6
 8004998:	4798      	blx	r3
 800499a:	2800      	cmp	r0, #0
 800499c:	d0ed      	beq.n	800497a <__ssvfiscanf_r+0xd6>
 800499e:	e7f4      	b.n	800498a <__ssvfiscanf_r+0xe6>
 80049a0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80049a2:	fb07 1303 	mla	r3, r7, r3, r1
 80049a6:	3b30      	subs	r3, #48	; 0x30
 80049a8:	9345      	str	r3, [sp, #276]	; 0x114
 80049aa:	e7af      	b.n	800490c <__ssvfiscanf_r+0x68>
 80049ac:	2b5b      	cmp	r3, #91	; 0x5b
 80049ae:	d061      	beq.n	8004a74 <__ssvfiscanf_r+0x1d0>
 80049b0:	d80c      	bhi.n	80049cc <__ssvfiscanf_r+0x128>
 80049b2:	2b58      	cmp	r3, #88	; 0x58
 80049b4:	d1d2      	bne.n	800495c <__ssvfiscanf_r+0xb8>
 80049b6:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80049b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049bc:	9243      	str	r2, [sp, #268]	; 0x10c
 80049be:	2210      	movs	r2, #16
 80049c0:	9244      	str	r2, [sp, #272]	; 0x110
 80049c2:	2b6f      	cmp	r3, #111	; 0x6f
 80049c4:	bfb4      	ite	lt
 80049c6:	2303      	movlt	r3, #3
 80049c8:	2304      	movge	r3, #4
 80049ca:	e010      	b.n	80049ee <__ssvfiscanf_r+0x14a>
 80049cc:	2b63      	cmp	r3, #99	; 0x63
 80049ce:	d05c      	beq.n	8004a8a <__ssvfiscanf_r+0x1e6>
 80049d0:	2b64      	cmp	r3, #100	; 0x64
 80049d2:	d1c3      	bne.n	800495c <__ssvfiscanf_r+0xb8>
 80049d4:	9744      	str	r7, [sp, #272]	; 0x110
 80049d6:	e7f4      	b.n	80049c2 <__ssvfiscanf_r+0x11e>
 80049d8:	2b70      	cmp	r3, #112	; 0x70
 80049da:	d042      	beq.n	8004a62 <__ssvfiscanf_r+0x1be>
 80049dc:	d81d      	bhi.n	8004a1a <__ssvfiscanf_r+0x176>
 80049de:	2b6e      	cmp	r3, #110	; 0x6e
 80049e0:	d059      	beq.n	8004a96 <__ssvfiscanf_r+0x1f2>
 80049e2:	d843      	bhi.n	8004a6c <__ssvfiscanf_r+0x1c8>
 80049e4:	2b69      	cmp	r3, #105	; 0x69
 80049e6:	d1b9      	bne.n	800495c <__ssvfiscanf_r+0xb8>
 80049e8:	2300      	movs	r3, #0
 80049ea:	9344      	str	r3, [sp, #272]	; 0x110
 80049ec:	2303      	movs	r3, #3
 80049ee:	9349      	str	r3, [sp, #292]	; 0x124
 80049f0:	6863      	ldr	r3, [r4, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	dd61      	ble.n	8004aba <__ssvfiscanf_r+0x216>
 80049f6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80049f8:	0659      	lsls	r1, r3, #25
 80049fa:	d56f      	bpl.n	8004adc <__ssvfiscanf_r+0x238>
 80049fc:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	dc7c      	bgt.n	8004afc <__ssvfiscanf_r+0x258>
 8004a02:	ab01      	add	r3, sp, #4
 8004a04:	4622      	mov	r2, r4
 8004a06:	a943      	add	r1, sp, #268	; 0x10c
 8004a08:	4630      	mov	r0, r6
 8004a0a:	f000 fa37 	bl	8004e7c <_scanf_chars>
 8004a0e:	2801      	cmp	r0, #1
 8004a10:	f000 8092 	beq.w	8004b38 <__ssvfiscanf_r+0x294>
 8004a14:	2802      	cmp	r0, #2
 8004a16:	d1ba      	bne.n	800498e <__ssvfiscanf_r+0xea>
 8004a18:	e01d      	b.n	8004a56 <__ssvfiscanf_r+0x1b2>
 8004a1a:	2b75      	cmp	r3, #117	; 0x75
 8004a1c:	d0da      	beq.n	80049d4 <__ssvfiscanf_r+0x130>
 8004a1e:	2b78      	cmp	r3, #120	; 0x78
 8004a20:	d0c9      	beq.n	80049b6 <__ssvfiscanf_r+0x112>
 8004a22:	2b73      	cmp	r3, #115	; 0x73
 8004a24:	d19a      	bne.n	800495c <__ssvfiscanf_r+0xb8>
 8004a26:	2302      	movs	r3, #2
 8004a28:	e7e1      	b.n	80049ee <__ssvfiscanf_r+0x14a>
 8004a2a:	6863      	ldr	r3, [r4, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	dd0c      	ble.n	8004a4a <__ssvfiscanf_r+0x1a6>
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	781a      	ldrb	r2, [r3, #0]
 8004a34:	4593      	cmp	fp, r2
 8004a36:	d17f      	bne.n	8004b38 <__ssvfiscanf_r+0x294>
 8004a38:	3301      	adds	r3, #1
 8004a3a:	6862      	ldr	r2, [r4, #4]
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004a40:	3a01      	subs	r2, #1
 8004a42:	3301      	adds	r3, #1
 8004a44:	6062      	str	r2, [r4, #4]
 8004a46:	9347      	str	r3, [sp, #284]	; 0x11c
 8004a48:	e7a1      	b.n	800498e <__ssvfiscanf_r+0xea>
 8004a4a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	4630      	mov	r0, r6
 8004a50:	4798      	blx	r3
 8004a52:	2800      	cmp	r0, #0
 8004a54:	d0ec      	beq.n	8004a30 <__ssvfiscanf_r+0x18c>
 8004a56:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	d163      	bne.n	8004b24 <__ssvfiscanf_r+0x280>
 8004a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a60:	e066      	b.n	8004b30 <__ssvfiscanf_r+0x28c>
 8004a62:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8004a64:	f042 0220 	orr.w	r2, r2, #32
 8004a68:	9243      	str	r2, [sp, #268]	; 0x10c
 8004a6a:	e7a4      	b.n	80049b6 <__ssvfiscanf_r+0x112>
 8004a6c:	2308      	movs	r3, #8
 8004a6e:	9344      	str	r3, [sp, #272]	; 0x110
 8004a70:	2304      	movs	r3, #4
 8004a72:	e7bc      	b.n	80049ee <__ssvfiscanf_r+0x14a>
 8004a74:	4629      	mov	r1, r5
 8004a76:	4640      	mov	r0, r8
 8004a78:	f000 fb5a 	bl	8005130 <__sccl>
 8004a7c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004a7e:	4605      	mov	r5, r0
 8004a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a84:	9343      	str	r3, [sp, #268]	; 0x10c
 8004a86:	2301      	movs	r3, #1
 8004a88:	e7b1      	b.n	80049ee <__ssvfiscanf_r+0x14a>
 8004a8a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004a8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a90:	9343      	str	r3, [sp, #268]	; 0x10c
 8004a92:	2300      	movs	r3, #0
 8004a94:	e7ab      	b.n	80049ee <__ssvfiscanf_r+0x14a>
 8004a96:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8004a98:	06d0      	lsls	r0, r2, #27
 8004a9a:	f53f af78 	bmi.w	800498e <__ssvfiscanf_r+0xea>
 8004a9e:	f012 0f01 	tst.w	r2, #1
 8004aa2:	9a01      	ldr	r2, [sp, #4]
 8004aa4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004aa6:	f102 0104 	add.w	r1, r2, #4
 8004aaa:	9101      	str	r1, [sp, #4]
 8004aac:	6812      	ldr	r2, [r2, #0]
 8004aae:	bf14      	ite	ne
 8004ab0:	8013      	strhne	r3, [r2, #0]
 8004ab2:	6013      	streq	r3, [r2, #0]
 8004ab4:	e76b      	b.n	800498e <__ssvfiscanf_r+0xea>
 8004ab6:	2305      	movs	r3, #5
 8004ab8:	e799      	b.n	80049ee <__ssvfiscanf_r+0x14a>
 8004aba:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004abc:	4621      	mov	r1, r4
 8004abe:	4630      	mov	r0, r6
 8004ac0:	4798      	blx	r3
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d097      	beq.n	80049f6 <__ssvfiscanf_r+0x152>
 8004ac6:	e7c6      	b.n	8004a56 <__ssvfiscanf_r+0x1b2>
 8004ac8:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8004aca:	3201      	adds	r2, #1
 8004acc:	9247      	str	r2, [sp, #284]	; 0x11c
 8004ace:	6862      	ldr	r2, [r4, #4]
 8004ad0:	3a01      	subs	r2, #1
 8004ad2:	2a00      	cmp	r2, #0
 8004ad4:	6062      	str	r2, [r4, #4]
 8004ad6:	dd0a      	ble.n	8004aee <__ssvfiscanf_r+0x24a>
 8004ad8:	3301      	adds	r3, #1
 8004ada:	6023      	str	r3, [r4, #0]
 8004adc:	f000 fcb6 	bl	800544c <__locale_ctype_ptr>
 8004ae0:	6823      	ldr	r3, [r4, #0]
 8004ae2:	781a      	ldrb	r2, [r3, #0]
 8004ae4:	4410      	add	r0, r2
 8004ae6:	7842      	ldrb	r2, [r0, #1]
 8004ae8:	0712      	lsls	r2, r2, #28
 8004aea:	d4ed      	bmi.n	8004ac8 <__ssvfiscanf_r+0x224>
 8004aec:	e786      	b.n	80049fc <__ssvfiscanf_r+0x158>
 8004aee:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004af0:	4621      	mov	r1, r4
 8004af2:	4630      	mov	r0, r6
 8004af4:	4798      	blx	r3
 8004af6:	2800      	cmp	r0, #0
 8004af8:	d0f0      	beq.n	8004adc <__ssvfiscanf_r+0x238>
 8004afa:	e7ac      	b.n	8004a56 <__ssvfiscanf_r+0x1b2>
 8004afc:	2b04      	cmp	r3, #4
 8004afe:	dc06      	bgt.n	8004b0e <__ssvfiscanf_r+0x26a>
 8004b00:	ab01      	add	r3, sp, #4
 8004b02:	4622      	mov	r2, r4
 8004b04:	a943      	add	r1, sp, #268	; 0x10c
 8004b06:	4630      	mov	r0, r6
 8004b08:	f000 fa1c 	bl	8004f44 <_scanf_i>
 8004b0c:	e77f      	b.n	8004a0e <__ssvfiscanf_r+0x16a>
 8004b0e:	4b0e      	ldr	r3, [pc, #56]	; (8004b48 <__ssvfiscanf_r+0x2a4>)
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f43f af3c 	beq.w	800498e <__ssvfiscanf_r+0xea>
 8004b16:	ab01      	add	r3, sp, #4
 8004b18:	4622      	mov	r2, r4
 8004b1a:	a943      	add	r1, sp, #268	; 0x10c
 8004b1c:	4630      	mov	r0, r6
 8004b1e:	f3af 8000 	nop.w
 8004b22:	e774      	b.n	8004a0e <__ssvfiscanf_r+0x16a>
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004b2a:	bf18      	it	ne
 8004b2c:	f04f 30ff 	movne.w	r0, #4294967295
 8004b30:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8004b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b38:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004b3a:	e7f9      	b.n	8004b30 <__ssvfiscanf_r+0x28c>
 8004b3c:	080047f1 	.word	0x080047f1
 8004b40:	0800486b 	.word	0x0800486b
 8004b44:	08005830 	.word	0x08005830
 8004b48:	00000000 	.word	0x00000000

08004b4c <_printf_common>:
 8004b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b50:	4691      	mov	r9, r2
 8004b52:	461f      	mov	r7, r3
 8004b54:	688a      	ldr	r2, [r1, #8]
 8004b56:	690b      	ldr	r3, [r1, #16]
 8004b58:	4606      	mov	r6, r0
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	bfb8      	it	lt
 8004b5e:	4613      	movlt	r3, r2
 8004b60:	f8c9 3000 	str.w	r3, [r9]
 8004b64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b68:	460c      	mov	r4, r1
 8004b6a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b6e:	b112      	cbz	r2, 8004b76 <_printf_common+0x2a>
 8004b70:	3301      	adds	r3, #1
 8004b72:	f8c9 3000 	str.w	r3, [r9]
 8004b76:	6823      	ldr	r3, [r4, #0]
 8004b78:	0699      	lsls	r1, r3, #26
 8004b7a:	bf42      	ittt	mi
 8004b7c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004b80:	3302      	addmi	r3, #2
 8004b82:	f8c9 3000 	strmi.w	r3, [r9]
 8004b86:	6825      	ldr	r5, [r4, #0]
 8004b88:	f015 0506 	ands.w	r5, r5, #6
 8004b8c:	d107      	bne.n	8004b9e <_printf_common+0x52>
 8004b8e:	f104 0a19 	add.w	sl, r4, #25
 8004b92:	68e3      	ldr	r3, [r4, #12]
 8004b94:	f8d9 2000 	ldr.w	r2, [r9]
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	429d      	cmp	r5, r3
 8004b9c:	db2a      	blt.n	8004bf4 <_printf_common+0xa8>
 8004b9e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004ba2:	6822      	ldr	r2, [r4, #0]
 8004ba4:	3300      	adds	r3, #0
 8004ba6:	bf18      	it	ne
 8004ba8:	2301      	movne	r3, #1
 8004baa:	0692      	lsls	r2, r2, #26
 8004bac:	d42f      	bmi.n	8004c0e <_printf_common+0xc2>
 8004bae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bb2:	4639      	mov	r1, r7
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	47c0      	blx	r8
 8004bb8:	3001      	adds	r0, #1
 8004bba:	d022      	beq.n	8004c02 <_printf_common+0xb6>
 8004bbc:	6823      	ldr	r3, [r4, #0]
 8004bbe:	68e5      	ldr	r5, [r4, #12]
 8004bc0:	f003 0306 	and.w	r3, r3, #6
 8004bc4:	2b04      	cmp	r3, #4
 8004bc6:	bf18      	it	ne
 8004bc8:	2500      	movne	r5, #0
 8004bca:	f8d9 2000 	ldr.w	r2, [r9]
 8004bce:	f04f 0900 	mov.w	r9, #0
 8004bd2:	bf08      	it	eq
 8004bd4:	1aad      	subeq	r5, r5, r2
 8004bd6:	68a3      	ldr	r3, [r4, #8]
 8004bd8:	6922      	ldr	r2, [r4, #16]
 8004bda:	bf08      	it	eq
 8004bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004be0:	4293      	cmp	r3, r2
 8004be2:	bfc4      	itt	gt
 8004be4:	1a9b      	subgt	r3, r3, r2
 8004be6:	18ed      	addgt	r5, r5, r3
 8004be8:	341a      	adds	r4, #26
 8004bea:	454d      	cmp	r5, r9
 8004bec:	d11b      	bne.n	8004c26 <_printf_common+0xda>
 8004bee:	2000      	movs	r0, #0
 8004bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	4652      	mov	r2, sl
 8004bf8:	4639      	mov	r1, r7
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	47c0      	blx	r8
 8004bfe:	3001      	adds	r0, #1
 8004c00:	d103      	bne.n	8004c0a <_printf_common+0xbe>
 8004c02:	f04f 30ff 	mov.w	r0, #4294967295
 8004c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c0a:	3501      	adds	r5, #1
 8004c0c:	e7c1      	b.n	8004b92 <_printf_common+0x46>
 8004c0e:	2030      	movs	r0, #48	; 0x30
 8004c10:	18e1      	adds	r1, r4, r3
 8004c12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c1c:	4422      	add	r2, r4
 8004c1e:	3302      	adds	r3, #2
 8004c20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c24:	e7c3      	b.n	8004bae <_printf_common+0x62>
 8004c26:	2301      	movs	r3, #1
 8004c28:	4622      	mov	r2, r4
 8004c2a:	4639      	mov	r1, r7
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	47c0      	blx	r8
 8004c30:	3001      	adds	r0, #1
 8004c32:	d0e6      	beq.n	8004c02 <_printf_common+0xb6>
 8004c34:	f109 0901 	add.w	r9, r9, #1
 8004c38:	e7d7      	b.n	8004bea <_printf_common+0x9e>
	...

08004c3c <_printf_i>:
 8004c3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c40:	4617      	mov	r7, r2
 8004c42:	7e0a      	ldrb	r2, [r1, #24]
 8004c44:	b085      	sub	sp, #20
 8004c46:	2a6e      	cmp	r2, #110	; 0x6e
 8004c48:	4698      	mov	r8, r3
 8004c4a:	4606      	mov	r6, r0
 8004c4c:	460c      	mov	r4, r1
 8004c4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c50:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004c54:	f000 80bc 	beq.w	8004dd0 <_printf_i+0x194>
 8004c58:	d81a      	bhi.n	8004c90 <_printf_i+0x54>
 8004c5a:	2a63      	cmp	r2, #99	; 0x63
 8004c5c:	d02e      	beq.n	8004cbc <_printf_i+0x80>
 8004c5e:	d80a      	bhi.n	8004c76 <_printf_i+0x3a>
 8004c60:	2a00      	cmp	r2, #0
 8004c62:	f000 80c8 	beq.w	8004df6 <_printf_i+0x1ba>
 8004c66:	2a58      	cmp	r2, #88	; 0x58
 8004c68:	f000 808a 	beq.w	8004d80 <_printf_i+0x144>
 8004c6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c70:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004c74:	e02a      	b.n	8004ccc <_printf_i+0x90>
 8004c76:	2a64      	cmp	r2, #100	; 0x64
 8004c78:	d001      	beq.n	8004c7e <_printf_i+0x42>
 8004c7a:	2a69      	cmp	r2, #105	; 0x69
 8004c7c:	d1f6      	bne.n	8004c6c <_printf_i+0x30>
 8004c7e:	6821      	ldr	r1, [r4, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004c86:	d023      	beq.n	8004cd0 <_printf_i+0x94>
 8004c88:	1d11      	adds	r1, r2, #4
 8004c8a:	6019      	str	r1, [r3, #0]
 8004c8c:	6813      	ldr	r3, [r2, #0]
 8004c8e:	e027      	b.n	8004ce0 <_printf_i+0xa4>
 8004c90:	2a73      	cmp	r2, #115	; 0x73
 8004c92:	f000 80b4 	beq.w	8004dfe <_printf_i+0x1c2>
 8004c96:	d808      	bhi.n	8004caa <_printf_i+0x6e>
 8004c98:	2a6f      	cmp	r2, #111	; 0x6f
 8004c9a:	d02a      	beq.n	8004cf2 <_printf_i+0xb6>
 8004c9c:	2a70      	cmp	r2, #112	; 0x70
 8004c9e:	d1e5      	bne.n	8004c6c <_printf_i+0x30>
 8004ca0:	680a      	ldr	r2, [r1, #0]
 8004ca2:	f042 0220 	orr.w	r2, r2, #32
 8004ca6:	600a      	str	r2, [r1, #0]
 8004ca8:	e003      	b.n	8004cb2 <_printf_i+0x76>
 8004caa:	2a75      	cmp	r2, #117	; 0x75
 8004cac:	d021      	beq.n	8004cf2 <_printf_i+0xb6>
 8004cae:	2a78      	cmp	r2, #120	; 0x78
 8004cb0:	d1dc      	bne.n	8004c6c <_printf_i+0x30>
 8004cb2:	2278      	movs	r2, #120	; 0x78
 8004cb4:	496f      	ldr	r1, [pc, #444]	; (8004e74 <_printf_i+0x238>)
 8004cb6:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004cba:	e064      	b.n	8004d86 <_printf_i+0x14a>
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004cc2:	1d11      	adds	r1, r2, #4
 8004cc4:	6019      	str	r1, [r3, #0]
 8004cc6:	6813      	ldr	r3, [r2, #0]
 8004cc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e0a3      	b.n	8004e18 <_printf_i+0x1dc>
 8004cd0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004cd4:	f102 0104 	add.w	r1, r2, #4
 8004cd8:	6019      	str	r1, [r3, #0]
 8004cda:	d0d7      	beq.n	8004c8c <_printf_i+0x50>
 8004cdc:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	da03      	bge.n	8004cec <_printf_i+0xb0>
 8004ce4:	222d      	movs	r2, #45	; 0x2d
 8004ce6:	425b      	negs	r3, r3
 8004ce8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004cec:	4962      	ldr	r1, [pc, #392]	; (8004e78 <_printf_i+0x23c>)
 8004cee:	220a      	movs	r2, #10
 8004cf0:	e017      	b.n	8004d22 <_printf_i+0xe6>
 8004cf2:	6820      	ldr	r0, [r4, #0]
 8004cf4:	6819      	ldr	r1, [r3, #0]
 8004cf6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004cfa:	d003      	beq.n	8004d04 <_printf_i+0xc8>
 8004cfc:	1d08      	adds	r0, r1, #4
 8004cfe:	6018      	str	r0, [r3, #0]
 8004d00:	680b      	ldr	r3, [r1, #0]
 8004d02:	e006      	b.n	8004d12 <_printf_i+0xd6>
 8004d04:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d08:	f101 0004 	add.w	r0, r1, #4
 8004d0c:	6018      	str	r0, [r3, #0]
 8004d0e:	d0f7      	beq.n	8004d00 <_printf_i+0xc4>
 8004d10:	880b      	ldrh	r3, [r1, #0]
 8004d12:	2a6f      	cmp	r2, #111	; 0x6f
 8004d14:	bf14      	ite	ne
 8004d16:	220a      	movne	r2, #10
 8004d18:	2208      	moveq	r2, #8
 8004d1a:	4957      	ldr	r1, [pc, #348]	; (8004e78 <_printf_i+0x23c>)
 8004d1c:	2000      	movs	r0, #0
 8004d1e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004d22:	6865      	ldr	r5, [r4, #4]
 8004d24:	2d00      	cmp	r5, #0
 8004d26:	60a5      	str	r5, [r4, #8]
 8004d28:	f2c0 809c 	blt.w	8004e64 <_printf_i+0x228>
 8004d2c:	6820      	ldr	r0, [r4, #0]
 8004d2e:	f020 0004 	bic.w	r0, r0, #4
 8004d32:	6020      	str	r0, [r4, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d13f      	bne.n	8004db8 <_printf_i+0x17c>
 8004d38:	2d00      	cmp	r5, #0
 8004d3a:	f040 8095 	bne.w	8004e68 <_printf_i+0x22c>
 8004d3e:	4675      	mov	r5, lr
 8004d40:	2a08      	cmp	r2, #8
 8004d42:	d10b      	bne.n	8004d5c <_printf_i+0x120>
 8004d44:	6823      	ldr	r3, [r4, #0]
 8004d46:	07da      	lsls	r2, r3, #31
 8004d48:	d508      	bpl.n	8004d5c <_printf_i+0x120>
 8004d4a:	6923      	ldr	r3, [r4, #16]
 8004d4c:	6862      	ldr	r2, [r4, #4]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	bfde      	ittt	le
 8004d52:	2330      	movle	r3, #48	; 0x30
 8004d54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d5c:	ebae 0305 	sub.w	r3, lr, r5
 8004d60:	6123      	str	r3, [r4, #16]
 8004d62:	f8cd 8000 	str.w	r8, [sp]
 8004d66:	463b      	mov	r3, r7
 8004d68:	aa03      	add	r2, sp, #12
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	f7ff feed 	bl	8004b4c <_printf_common>
 8004d72:	3001      	adds	r0, #1
 8004d74:	d155      	bne.n	8004e22 <_printf_i+0x1e6>
 8004d76:	f04f 30ff 	mov.w	r0, #4294967295
 8004d7a:	b005      	add	sp, #20
 8004d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d80:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004d84:	493c      	ldr	r1, [pc, #240]	; (8004e78 <_printf_i+0x23c>)
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004d8e:	f100 0504 	add.w	r5, r0, #4
 8004d92:	601d      	str	r5, [r3, #0]
 8004d94:	d001      	beq.n	8004d9a <_printf_i+0x15e>
 8004d96:	6803      	ldr	r3, [r0, #0]
 8004d98:	e002      	b.n	8004da0 <_printf_i+0x164>
 8004d9a:	0655      	lsls	r5, r2, #25
 8004d9c:	d5fb      	bpl.n	8004d96 <_printf_i+0x15a>
 8004d9e:	8803      	ldrh	r3, [r0, #0]
 8004da0:	07d0      	lsls	r0, r2, #31
 8004da2:	bf44      	itt	mi
 8004da4:	f042 0220 	orrmi.w	r2, r2, #32
 8004da8:	6022      	strmi	r2, [r4, #0]
 8004daa:	b91b      	cbnz	r3, 8004db4 <_printf_i+0x178>
 8004dac:	6822      	ldr	r2, [r4, #0]
 8004dae:	f022 0220 	bic.w	r2, r2, #32
 8004db2:	6022      	str	r2, [r4, #0]
 8004db4:	2210      	movs	r2, #16
 8004db6:	e7b1      	b.n	8004d1c <_printf_i+0xe0>
 8004db8:	4675      	mov	r5, lr
 8004dba:	fbb3 f0f2 	udiv	r0, r3, r2
 8004dbe:	fb02 3310 	mls	r3, r2, r0, r3
 8004dc2:	5ccb      	ldrb	r3, [r1, r3]
 8004dc4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	d1f5      	bne.n	8004dba <_printf_i+0x17e>
 8004dce:	e7b7      	b.n	8004d40 <_printf_i+0x104>
 8004dd0:	6808      	ldr	r0, [r1, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004dd8:	6949      	ldr	r1, [r1, #20]
 8004dda:	d004      	beq.n	8004de6 <_printf_i+0x1aa>
 8004ddc:	1d10      	adds	r0, r2, #4
 8004dde:	6018      	str	r0, [r3, #0]
 8004de0:	6813      	ldr	r3, [r2, #0]
 8004de2:	6019      	str	r1, [r3, #0]
 8004de4:	e007      	b.n	8004df6 <_printf_i+0x1ba>
 8004de6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004dea:	f102 0004 	add.w	r0, r2, #4
 8004dee:	6018      	str	r0, [r3, #0]
 8004df0:	6813      	ldr	r3, [r2, #0]
 8004df2:	d0f6      	beq.n	8004de2 <_printf_i+0x1a6>
 8004df4:	8019      	strh	r1, [r3, #0]
 8004df6:	2300      	movs	r3, #0
 8004df8:	4675      	mov	r5, lr
 8004dfa:	6123      	str	r3, [r4, #16]
 8004dfc:	e7b1      	b.n	8004d62 <_printf_i+0x126>
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	1d11      	adds	r1, r2, #4
 8004e02:	6019      	str	r1, [r3, #0]
 8004e04:	6815      	ldr	r5, [r2, #0]
 8004e06:	2100      	movs	r1, #0
 8004e08:	6862      	ldr	r2, [r4, #4]
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	f000 fb3e 	bl	800548c <memchr>
 8004e10:	b108      	cbz	r0, 8004e16 <_printf_i+0x1da>
 8004e12:	1b40      	subs	r0, r0, r5
 8004e14:	6060      	str	r0, [r4, #4]
 8004e16:	6863      	ldr	r3, [r4, #4]
 8004e18:	6123      	str	r3, [r4, #16]
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e20:	e79f      	b.n	8004d62 <_printf_i+0x126>
 8004e22:	6923      	ldr	r3, [r4, #16]
 8004e24:	462a      	mov	r2, r5
 8004e26:	4639      	mov	r1, r7
 8004e28:	4630      	mov	r0, r6
 8004e2a:	47c0      	blx	r8
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d0a2      	beq.n	8004d76 <_printf_i+0x13a>
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	079b      	lsls	r3, r3, #30
 8004e34:	d507      	bpl.n	8004e46 <_printf_i+0x20a>
 8004e36:	2500      	movs	r5, #0
 8004e38:	f104 0919 	add.w	r9, r4, #25
 8004e3c:	68e3      	ldr	r3, [r4, #12]
 8004e3e:	9a03      	ldr	r2, [sp, #12]
 8004e40:	1a9b      	subs	r3, r3, r2
 8004e42:	429d      	cmp	r5, r3
 8004e44:	db05      	blt.n	8004e52 <_printf_i+0x216>
 8004e46:	68e0      	ldr	r0, [r4, #12]
 8004e48:	9b03      	ldr	r3, [sp, #12]
 8004e4a:	4298      	cmp	r0, r3
 8004e4c:	bfb8      	it	lt
 8004e4e:	4618      	movlt	r0, r3
 8004e50:	e793      	b.n	8004d7a <_printf_i+0x13e>
 8004e52:	2301      	movs	r3, #1
 8004e54:	464a      	mov	r2, r9
 8004e56:	4639      	mov	r1, r7
 8004e58:	4630      	mov	r0, r6
 8004e5a:	47c0      	blx	r8
 8004e5c:	3001      	adds	r0, #1
 8004e5e:	d08a      	beq.n	8004d76 <_printf_i+0x13a>
 8004e60:	3501      	adds	r5, #1
 8004e62:	e7eb      	b.n	8004e3c <_printf_i+0x200>
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1a7      	bne.n	8004db8 <_printf_i+0x17c>
 8004e68:	780b      	ldrb	r3, [r1, #0]
 8004e6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e72:	e765      	b.n	8004d40 <_printf_i+0x104>
 8004e74:	0800584c 	.word	0x0800584c
 8004e78:	0800583b 	.word	0x0800583b

08004e7c <_scanf_chars>:
 8004e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e80:	4615      	mov	r5, r2
 8004e82:	688a      	ldr	r2, [r1, #8]
 8004e84:	4680      	mov	r8, r0
 8004e86:	460c      	mov	r4, r1
 8004e88:	b932      	cbnz	r2, 8004e98 <_scanf_chars+0x1c>
 8004e8a:	698a      	ldr	r2, [r1, #24]
 8004e8c:	2a00      	cmp	r2, #0
 8004e8e:	bf0c      	ite	eq
 8004e90:	2201      	moveq	r2, #1
 8004e92:	f04f 32ff 	movne.w	r2, #4294967295
 8004e96:	608a      	str	r2, [r1, #8]
 8004e98:	2600      	movs	r6, #0
 8004e9a:	6822      	ldr	r2, [r4, #0]
 8004e9c:	06d1      	lsls	r1, r2, #27
 8004e9e:	bf5f      	itttt	pl
 8004ea0:	681a      	ldrpl	r2, [r3, #0]
 8004ea2:	1d11      	addpl	r1, r2, #4
 8004ea4:	6019      	strpl	r1, [r3, #0]
 8004ea6:	6817      	ldrpl	r7, [r2, #0]
 8004ea8:	69a3      	ldr	r3, [r4, #24]
 8004eaa:	b1db      	cbz	r3, 8004ee4 <_scanf_chars+0x68>
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d107      	bne.n	8004ec0 <_scanf_chars+0x44>
 8004eb0:	682b      	ldr	r3, [r5, #0]
 8004eb2:	6962      	ldr	r2, [r4, #20]
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	5cd3      	ldrb	r3, [r2, r3]
 8004eb8:	b9a3      	cbnz	r3, 8004ee4 <_scanf_chars+0x68>
 8004eba:	2e00      	cmp	r6, #0
 8004ebc:	d131      	bne.n	8004f22 <_scanf_chars+0xa6>
 8004ebe:	e006      	b.n	8004ece <_scanf_chars+0x52>
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d007      	beq.n	8004ed4 <_scanf_chars+0x58>
 8004ec4:	2e00      	cmp	r6, #0
 8004ec6:	d12c      	bne.n	8004f22 <_scanf_chars+0xa6>
 8004ec8:	69a3      	ldr	r3, [r4, #24]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d129      	bne.n	8004f22 <_scanf_chars+0xa6>
 8004ece:	2001      	movs	r0, #1
 8004ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ed4:	f000 faba 	bl	800544c <__locale_ctype_ptr>
 8004ed8:	682b      	ldr	r3, [r5, #0]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	4418      	add	r0, r3
 8004ede:	7843      	ldrb	r3, [r0, #1]
 8004ee0:	071b      	lsls	r3, r3, #28
 8004ee2:	d4ef      	bmi.n	8004ec4 <_scanf_chars+0x48>
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	3601      	adds	r6, #1
 8004ee8:	06da      	lsls	r2, r3, #27
 8004eea:	bf5e      	ittt	pl
 8004eec:	682b      	ldrpl	r3, [r5, #0]
 8004eee:	781b      	ldrbpl	r3, [r3, #0]
 8004ef0:	703b      	strbpl	r3, [r7, #0]
 8004ef2:	682a      	ldr	r2, [r5, #0]
 8004ef4:	686b      	ldr	r3, [r5, #4]
 8004ef6:	f102 0201 	add.w	r2, r2, #1
 8004efa:	602a      	str	r2, [r5, #0]
 8004efc:	68a2      	ldr	r2, [r4, #8]
 8004efe:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f02:	f102 32ff 	add.w	r2, r2, #4294967295
 8004f06:	606b      	str	r3, [r5, #4]
 8004f08:	bf58      	it	pl
 8004f0a:	3701      	addpl	r7, #1
 8004f0c:	60a2      	str	r2, [r4, #8]
 8004f0e:	b142      	cbz	r2, 8004f22 <_scanf_chars+0xa6>
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	dcc9      	bgt.n	8004ea8 <_scanf_chars+0x2c>
 8004f14:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f18:	4629      	mov	r1, r5
 8004f1a:	4640      	mov	r0, r8
 8004f1c:	4798      	blx	r3
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	d0c2      	beq.n	8004ea8 <_scanf_chars+0x2c>
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	f013 0310 	ands.w	r3, r3, #16
 8004f28:	d105      	bne.n	8004f36 <_scanf_chars+0xba>
 8004f2a:	68e2      	ldr	r2, [r4, #12]
 8004f2c:	3201      	adds	r2, #1
 8004f2e:	60e2      	str	r2, [r4, #12]
 8004f30:	69a2      	ldr	r2, [r4, #24]
 8004f32:	b102      	cbz	r2, 8004f36 <_scanf_chars+0xba>
 8004f34:	703b      	strb	r3, [r7, #0]
 8004f36:	6923      	ldr	r3, [r4, #16]
 8004f38:	2000      	movs	r0, #0
 8004f3a:	441e      	add	r6, r3
 8004f3c:	6126      	str	r6, [r4, #16]
 8004f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004f44 <_scanf_i>:
 8004f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f48:	460c      	mov	r4, r1
 8004f4a:	469a      	mov	sl, r3
 8004f4c:	4b74      	ldr	r3, [pc, #464]	; (8005120 <_scanf_i+0x1dc>)
 8004f4e:	b087      	sub	sp, #28
 8004f50:	4683      	mov	fp, r0
 8004f52:	4616      	mov	r6, r2
 8004f54:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f58:	ab03      	add	r3, sp, #12
 8004f5a:	68a7      	ldr	r7, [r4, #8]
 8004f5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004f60:	4b70      	ldr	r3, [pc, #448]	; (8005124 <_scanf_i+0x1e0>)
 8004f62:	69a1      	ldr	r1, [r4, #24]
 8004f64:	4a70      	ldr	r2, [pc, #448]	; (8005128 <_scanf_i+0x1e4>)
 8004f66:	f104 091c 	add.w	r9, r4, #28
 8004f6a:	2903      	cmp	r1, #3
 8004f6c:	bf18      	it	ne
 8004f6e:	461a      	movne	r2, r3
 8004f70:	1e7b      	subs	r3, r7, #1
 8004f72:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8004f76:	bf84      	itt	hi
 8004f78:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004f7c:	60a3      	strhi	r3, [r4, #8]
 8004f7e:	6823      	ldr	r3, [r4, #0]
 8004f80:	bf88      	it	hi
 8004f82:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004f86:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8004f8a:	6023      	str	r3, [r4, #0]
 8004f8c:	bf98      	it	ls
 8004f8e:	2700      	movls	r7, #0
 8004f90:	464b      	mov	r3, r9
 8004f92:	f04f 0800 	mov.w	r8, #0
 8004f96:	9200      	str	r2, [sp, #0]
 8004f98:	bf88      	it	hi
 8004f9a:	197f      	addhi	r7, r7, r5
 8004f9c:	6831      	ldr	r1, [r6, #0]
 8004f9e:	9301      	str	r3, [sp, #4]
 8004fa0:	ab03      	add	r3, sp, #12
 8004fa2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	7809      	ldrb	r1, [r1, #0]
 8004faa:	f000 fa6f 	bl	800548c <memchr>
 8004fae:	9b01      	ldr	r3, [sp, #4]
 8004fb0:	b328      	cbz	r0, 8004ffe <_scanf_i+0xba>
 8004fb2:	f1b8 0f01 	cmp.w	r8, #1
 8004fb6:	d156      	bne.n	8005066 <_scanf_i+0x122>
 8004fb8:	6862      	ldr	r2, [r4, #4]
 8004fba:	b92a      	cbnz	r2, 8004fc8 <_scanf_i+0x84>
 8004fbc:	2208      	movs	r2, #8
 8004fbe:	6062      	str	r2, [r4, #4]
 8004fc0:	6822      	ldr	r2, [r4, #0]
 8004fc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fc6:	6022      	str	r2, [r4, #0]
 8004fc8:	6822      	ldr	r2, [r4, #0]
 8004fca:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004fce:	6022      	str	r2, [r4, #0]
 8004fd0:	68a2      	ldr	r2, [r4, #8]
 8004fd2:	1e51      	subs	r1, r2, #1
 8004fd4:	60a1      	str	r1, [r4, #8]
 8004fd6:	b192      	cbz	r2, 8004ffe <_scanf_i+0xba>
 8004fd8:	6832      	ldr	r2, [r6, #0]
 8004fda:	1c5d      	adds	r5, r3, #1
 8004fdc:	1c51      	adds	r1, r2, #1
 8004fde:	6031      	str	r1, [r6, #0]
 8004fe0:	7812      	ldrb	r2, [r2, #0]
 8004fe2:	701a      	strb	r2, [r3, #0]
 8004fe4:	6873      	ldr	r3, [r6, #4]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	6073      	str	r3, [r6, #4]
 8004fec:	dc06      	bgt.n	8004ffc <_scanf_i+0xb8>
 8004fee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4658      	mov	r0, fp
 8004ff6:	4798      	blx	r3
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	d177      	bne.n	80050ec <_scanf_i+0x1a8>
 8004ffc:	462b      	mov	r3, r5
 8004ffe:	f108 0801 	add.w	r8, r8, #1
 8005002:	f1b8 0f03 	cmp.w	r8, #3
 8005006:	d1c9      	bne.n	8004f9c <_scanf_i+0x58>
 8005008:	6862      	ldr	r2, [r4, #4]
 800500a:	b90a      	cbnz	r2, 8005010 <_scanf_i+0xcc>
 800500c:	220a      	movs	r2, #10
 800500e:	6062      	str	r2, [r4, #4]
 8005010:	6862      	ldr	r2, [r4, #4]
 8005012:	4946      	ldr	r1, [pc, #280]	; (800512c <_scanf_i+0x1e8>)
 8005014:	6960      	ldr	r0, [r4, #20]
 8005016:	1a89      	subs	r1, r1, r2
 8005018:	9301      	str	r3, [sp, #4]
 800501a:	f000 f889 	bl	8005130 <__sccl>
 800501e:	9b01      	ldr	r3, [sp, #4]
 8005020:	f04f 0800 	mov.w	r8, #0
 8005024:	461d      	mov	r5, r3
 8005026:	68a3      	ldr	r3, [r4, #8]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d039      	beq.n	80050a0 <_scanf_i+0x15c>
 800502c:	6831      	ldr	r1, [r6, #0]
 800502e:	6960      	ldr	r0, [r4, #20]
 8005030:	780a      	ldrb	r2, [r1, #0]
 8005032:	5c80      	ldrb	r0, [r0, r2]
 8005034:	2800      	cmp	r0, #0
 8005036:	d033      	beq.n	80050a0 <_scanf_i+0x15c>
 8005038:	2a30      	cmp	r2, #48	; 0x30
 800503a:	6822      	ldr	r2, [r4, #0]
 800503c:	d121      	bne.n	8005082 <_scanf_i+0x13e>
 800503e:	0510      	lsls	r0, r2, #20
 8005040:	d51f      	bpl.n	8005082 <_scanf_i+0x13e>
 8005042:	f108 0801 	add.w	r8, r8, #1
 8005046:	b117      	cbz	r7, 800504e <_scanf_i+0x10a>
 8005048:	3301      	adds	r3, #1
 800504a:	3f01      	subs	r7, #1
 800504c:	60a3      	str	r3, [r4, #8]
 800504e:	6873      	ldr	r3, [r6, #4]
 8005050:	3b01      	subs	r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	6073      	str	r3, [r6, #4]
 8005056:	dd1c      	ble.n	8005092 <_scanf_i+0x14e>
 8005058:	6833      	ldr	r3, [r6, #0]
 800505a:	3301      	adds	r3, #1
 800505c:	6033      	str	r3, [r6, #0]
 800505e:	68a3      	ldr	r3, [r4, #8]
 8005060:	3b01      	subs	r3, #1
 8005062:	60a3      	str	r3, [r4, #8]
 8005064:	e7df      	b.n	8005026 <_scanf_i+0xe2>
 8005066:	f1b8 0f02 	cmp.w	r8, #2
 800506a:	d1b1      	bne.n	8004fd0 <_scanf_i+0x8c>
 800506c:	6822      	ldr	r2, [r4, #0]
 800506e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005072:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005076:	d1c2      	bne.n	8004ffe <_scanf_i+0xba>
 8005078:	2110      	movs	r1, #16
 800507a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800507e:	6061      	str	r1, [r4, #4]
 8005080:	e7a5      	b.n	8004fce <_scanf_i+0x8a>
 8005082:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005086:	6022      	str	r2, [r4, #0]
 8005088:	780b      	ldrb	r3, [r1, #0]
 800508a:	3501      	adds	r5, #1
 800508c:	f805 3c01 	strb.w	r3, [r5, #-1]
 8005090:	e7dd      	b.n	800504e <_scanf_i+0x10a>
 8005092:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005096:	4631      	mov	r1, r6
 8005098:	4658      	mov	r0, fp
 800509a:	4798      	blx	r3
 800509c:	2800      	cmp	r0, #0
 800509e:	d0de      	beq.n	800505e <_scanf_i+0x11a>
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	05d9      	lsls	r1, r3, #23
 80050a4:	d50c      	bpl.n	80050c0 <_scanf_i+0x17c>
 80050a6:	454d      	cmp	r5, r9
 80050a8:	d908      	bls.n	80050bc <_scanf_i+0x178>
 80050aa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80050ae:	1e6f      	subs	r7, r5, #1
 80050b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80050b4:	4632      	mov	r2, r6
 80050b6:	4658      	mov	r0, fp
 80050b8:	4798      	blx	r3
 80050ba:	463d      	mov	r5, r7
 80050bc:	454d      	cmp	r5, r9
 80050be:	d02c      	beq.n	800511a <_scanf_i+0x1d6>
 80050c0:	6822      	ldr	r2, [r4, #0]
 80050c2:	f012 0210 	ands.w	r2, r2, #16
 80050c6:	d11e      	bne.n	8005106 <_scanf_i+0x1c2>
 80050c8:	702a      	strb	r2, [r5, #0]
 80050ca:	6863      	ldr	r3, [r4, #4]
 80050cc:	4649      	mov	r1, r9
 80050ce:	4658      	mov	r0, fp
 80050d0:	9e00      	ldr	r6, [sp, #0]
 80050d2:	47b0      	blx	r6
 80050d4:	6822      	ldr	r2, [r4, #0]
 80050d6:	f8da 3000 	ldr.w	r3, [sl]
 80050da:	f012 0f20 	tst.w	r2, #32
 80050de:	d008      	beq.n	80050f2 <_scanf_i+0x1ae>
 80050e0:	1d1a      	adds	r2, r3, #4
 80050e2:	f8ca 2000 	str.w	r2, [sl]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6018      	str	r0, [r3, #0]
 80050ea:	e009      	b.n	8005100 <_scanf_i+0x1bc>
 80050ec:	f04f 0800 	mov.w	r8, #0
 80050f0:	e7d6      	b.n	80050a0 <_scanf_i+0x15c>
 80050f2:	07d2      	lsls	r2, r2, #31
 80050f4:	d5f4      	bpl.n	80050e0 <_scanf_i+0x19c>
 80050f6:	1d1a      	adds	r2, r3, #4
 80050f8:	f8ca 2000 	str.w	r2, [sl]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	8018      	strh	r0, [r3, #0]
 8005100:	68e3      	ldr	r3, [r4, #12]
 8005102:	3301      	adds	r3, #1
 8005104:	60e3      	str	r3, [r4, #12]
 8005106:	2000      	movs	r0, #0
 8005108:	eba5 0509 	sub.w	r5, r5, r9
 800510c:	44a8      	add	r8, r5
 800510e:	6925      	ldr	r5, [r4, #16]
 8005110:	4445      	add	r5, r8
 8005112:	6125      	str	r5, [r4, #16]
 8005114:	b007      	add	sp, #28
 8005116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800511a:	2001      	movs	r0, #1
 800511c:	e7fa      	b.n	8005114 <_scanf_i+0x1d0>
 800511e:	bf00      	nop
 8005120:	0800572c 	.word	0x0800572c
 8005124:	080053b1 	.word	0x080053b1
 8005128:	08005291 	.word	0x08005291
 800512c:	0800586d 	.word	0x0800586d

08005130 <__sccl>:
 8005130:	b570      	push	{r4, r5, r6, lr}
 8005132:	780b      	ldrb	r3, [r1, #0]
 8005134:	1e44      	subs	r4, r0, #1
 8005136:	2b5e      	cmp	r3, #94	; 0x5e
 8005138:	bf13      	iteet	ne
 800513a:	1c4a      	addne	r2, r1, #1
 800513c:	1c8a      	addeq	r2, r1, #2
 800513e:	784b      	ldrbeq	r3, [r1, #1]
 8005140:	2100      	movne	r1, #0
 8005142:	bf08      	it	eq
 8005144:	2101      	moveq	r1, #1
 8005146:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800514a:	f804 1f01 	strb.w	r1, [r4, #1]!
 800514e:	42a5      	cmp	r5, r4
 8005150:	d1fb      	bne.n	800514a <__sccl+0x1a>
 8005152:	b913      	cbnz	r3, 800515a <__sccl+0x2a>
 8005154:	3a01      	subs	r2, #1
 8005156:	4610      	mov	r0, r2
 8005158:	bd70      	pop	{r4, r5, r6, pc}
 800515a:	f081 0401 	eor.w	r4, r1, #1
 800515e:	4611      	mov	r1, r2
 8005160:	54c4      	strb	r4, [r0, r3]
 8005162:	780d      	ldrb	r5, [r1, #0]
 8005164:	1c4a      	adds	r2, r1, #1
 8005166:	2d2d      	cmp	r5, #45	; 0x2d
 8005168:	d006      	beq.n	8005178 <__sccl+0x48>
 800516a:	2d5d      	cmp	r5, #93	; 0x5d
 800516c:	d0f3      	beq.n	8005156 <__sccl+0x26>
 800516e:	b90d      	cbnz	r5, 8005174 <__sccl+0x44>
 8005170:	460a      	mov	r2, r1
 8005172:	e7f0      	b.n	8005156 <__sccl+0x26>
 8005174:	462b      	mov	r3, r5
 8005176:	e7f2      	b.n	800515e <__sccl+0x2e>
 8005178:	784e      	ldrb	r6, [r1, #1]
 800517a:	2e5d      	cmp	r6, #93	; 0x5d
 800517c:	d0fa      	beq.n	8005174 <__sccl+0x44>
 800517e:	42b3      	cmp	r3, r6
 8005180:	dcf8      	bgt.n	8005174 <__sccl+0x44>
 8005182:	3102      	adds	r1, #2
 8005184:	3301      	adds	r3, #1
 8005186:	429e      	cmp	r6, r3
 8005188:	54c4      	strb	r4, [r0, r3]
 800518a:	dcfb      	bgt.n	8005184 <__sccl+0x54>
 800518c:	e7e9      	b.n	8005162 <__sccl+0x32>

0800518e <_strtol_l.isra.0>:
 800518e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005192:	4680      	mov	r8, r0
 8005194:	4689      	mov	r9, r1
 8005196:	4692      	mov	sl, r2
 8005198:	461f      	mov	r7, r3
 800519a:	468b      	mov	fp, r1
 800519c:	465d      	mov	r5, fp
 800519e:	980a      	ldr	r0, [sp, #40]	; 0x28
 80051a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051a4:	f000 f94f 	bl	8005446 <__locale_ctype_ptr_l>
 80051a8:	4420      	add	r0, r4
 80051aa:	7846      	ldrb	r6, [r0, #1]
 80051ac:	f016 0608 	ands.w	r6, r6, #8
 80051b0:	d10b      	bne.n	80051ca <_strtol_l.isra.0+0x3c>
 80051b2:	2c2d      	cmp	r4, #45	; 0x2d
 80051b4:	d10b      	bne.n	80051ce <_strtol_l.isra.0+0x40>
 80051b6:	2601      	movs	r6, #1
 80051b8:	782c      	ldrb	r4, [r5, #0]
 80051ba:	f10b 0502 	add.w	r5, fp, #2
 80051be:	b167      	cbz	r7, 80051da <_strtol_l.isra.0+0x4c>
 80051c0:	2f10      	cmp	r7, #16
 80051c2:	d114      	bne.n	80051ee <_strtol_l.isra.0+0x60>
 80051c4:	2c30      	cmp	r4, #48	; 0x30
 80051c6:	d00a      	beq.n	80051de <_strtol_l.isra.0+0x50>
 80051c8:	e011      	b.n	80051ee <_strtol_l.isra.0+0x60>
 80051ca:	46ab      	mov	fp, r5
 80051cc:	e7e6      	b.n	800519c <_strtol_l.isra.0+0xe>
 80051ce:	2c2b      	cmp	r4, #43	; 0x2b
 80051d0:	bf04      	itt	eq
 80051d2:	782c      	ldrbeq	r4, [r5, #0]
 80051d4:	f10b 0502 	addeq.w	r5, fp, #2
 80051d8:	e7f1      	b.n	80051be <_strtol_l.isra.0+0x30>
 80051da:	2c30      	cmp	r4, #48	; 0x30
 80051dc:	d127      	bne.n	800522e <_strtol_l.isra.0+0xa0>
 80051de:	782b      	ldrb	r3, [r5, #0]
 80051e0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80051e4:	2b58      	cmp	r3, #88	; 0x58
 80051e6:	d14b      	bne.n	8005280 <_strtol_l.isra.0+0xf2>
 80051e8:	2710      	movs	r7, #16
 80051ea:	786c      	ldrb	r4, [r5, #1]
 80051ec:	3502      	adds	r5, #2
 80051ee:	2e00      	cmp	r6, #0
 80051f0:	bf0c      	ite	eq
 80051f2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80051f6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80051fa:	2200      	movs	r2, #0
 80051fc:	fbb1 fef7 	udiv	lr, r1, r7
 8005200:	4610      	mov	r0, r2
 8005202:	fb07 1c1e 	mls	ip, r7, lr, r1
 8005206:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800520a:	2b09      	cmp	r3, #9
 800520c:	d811      	bhi.n	8005232 <_strtol_l.isra.0+0xa4>
 800520e:	461c      	mov	r4, r3
 8005210:	42a7      	cmp	r7, r4
 8005212:	dd1d      	ble.n	8005250 <_strtol_l.isra.0+0xc2>
 8005214:	1c53      	adds	r3, r2, #1
 8005216:	d007      	beq.n	8005228 <_strtol_l.isra.0+0x9a>
 8005218:	4586      	cmp	lr, r0
 800521a:	d316      	bcc.n	800524a <_strtol_l.isra.0+0xbc>
 800521c:	d101      	bne.n	8005222 <_strtol_l.isra.0+0x94>
 800521e:	45a4      	cmp	ip, r4
 8005220:	db13      	blt.n	800524a <_strtol_l.isra.0+0xbc>
 8005222:	2201      	movs	r2, #1
 8005224:	fb00 4007 	mla	r0, r0, r7, r4
 8005228:	f815 4b01 	ldrb.w	r4, [r5], #1
 800522c:	e7eb      	b.n	8005206 <_strtol_l.isra.0+0x78>
 800522e:	270a      	movs	r7, #10
 8005230:	e7dd      	b.n	80051ee <_strtol_l.isra.0+0x60>
 8005232:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005236:	2b19      	cmp	r3, #25
 8005238:	d801      	bhi.n	800523e <_strtol_l.isra.0+0xb0>
 800523a:	3c37      	subs	r4, #55	; 0x37
 800523c:	e7e8      	b.n	8005210 <_strtol_l.isra.0+0x82>
 800523e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005242:	2b19      	cmp	r3, #25
 8005244:	d804      	bhi.n	8005250 <_strtol_l.isra.0+0xc2>
 8005246:	3c57      	subs	r4, #87	; 0x57
 8005248:	e7e2      	b.n	8005210 <_strtol_l.isra.0+0x82>
 800524a:	f04f 32ff 	mov.w	r2, #4294967295
 800524e:	e7eb      	b.n	8005228 <_strtol_l.isra.0+0x9a>
 8005250:	1c53      	adds	r3, r2, #1
 8005252:	d108      	bne.n	8005266 <_strtol_l.isra.0+0xd8>
 8005254:	2322      	movs	r3, #34	; 0x22
 8005256:	4608      	mov	r0, r1
 8005258:	f8c8 3000 	str.w	r3, [r8]
 800525c:	f1ba 0f00 	cmp.w	sl, #0
 8005260:	d107      	bne.n	8005272 <_strtol_l.isra.0+0xe4>
 8005262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005266:	b106      	cbz	r6, 800526a <_strtol_l.isra.0+0xdc>
 8005268:	4240      	negs	r0, r0
 800526a:	f1ba 0f00 	cmp.w	sl, #0
 800526e:	d00c      	beq.n	800528a <_strtol_l.isra.0+0xfc>
 8005270:	b122      	cbz	r2, 800527c <_strtol_l.isra.0+0xee>
 8005272:	3d01      	subs	r5, #1
 8005274:	f8ca 5000 	str.w	r5, [sl]
 8005278:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800527c:	464d      	mov	r5, r9
 800527e:	e7f9      	b.n	8005274 <_strtol_l.isra.0+0xe6>
 8005280:	2430      	movs	r4, #48	; 0x30
 8005282:	2f00      	cmp	r7, #0
 8005284:	d1b3      	bne.n	80051ee <_strtol_l.isra.0+0x60>
 8005286:	2708      	movs	r7, #8
 8005288:	e7b1      	b.n	80051ee <_strtol_l.isra.0+0x60>
 800528a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005290 <_strtol_r>:
 8005290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005292:	4c06      	ldr	r4, [pc, #24]	; (80052ac <_strtol_r+0x1c>)
 8005294:	4d06      	ldr	r5, [pc, #24]	; (80052b0 <_strtol_r+0x20>)
 8005296:	6824      	ldr	r4, [r4, #0]
 8005298:	6a24      	ldr	r4, [r4, #32]
 800529a:	2c00      	cmp	r4, #0
 800529c:	bf08      	it	eq
 800529e:	462c      	moveq	r4, r5
 80052a0:	9400      	str	r4, [sp, #0]
 80052a2:	f7ff ff74 	bl	800518e <_strtol_l.isra.0>
 80052a6:	b003      	add	sp, #12
 80052a8:	bd30      	pop	{r4, r5, pc}
 80052aa:	bf00      	nop
 80052ac:	20000058 	.word	0x20000058
 80052b0:	200000bc 	.word	0x200000bc

080052b4 <_strtoul_l.isra.0>:
 80052b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052b8:	4680      	mov	r8, r0
 80052ba:	4689      	mov	r9, r1
 80052bc:	4692      	mov	sl, r2
 80052be:	461e      	mov	r6, r3
 80052c0:	460f      	mov	r7, r1
 80052c2:	463d      	mov	r5, r7
 80052c4:	9808      	ldr	r0, [sp, #32]
 80052c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80052ca:	f000 f8bc 	bl	8005446 <__locale_ctype_ptr_l>
 80052ce:	4420      	add	r0, r4
 80052d0:	7843      	ldrb	r3, [r0, #1]
 80052d2:	f013 0308 	ands.w	r3, r3, #8
 80052d6:	d10a      	bne.n	80052ee <_strtoul_l.isra.0+0x3a>
 80052d8:	2c2d      	cmp	r4, #45	; 0x2d
 80052da:	d10a      	bne.n	80052f2 <_strtoul_l.isra.0+0x3e>
 80052dc:	2301      	movs	r3, #1
 80052de:	782c      	ldrb	r4, [r5, #0]
 80052e0:	1cbd      	adds	r5, r7, #2
 80052e2:	b15e      	cbz	r6, 80052fc <_strtoul_l.isra.0+0x48>
 80052e4:	2e10      	cmp	r6, #16
 80052e6:	d113      	bne.n	8005310 <_strtoul_l.isra.0+0x5c>
 80052e8:	2c30      	cmp	r4, #48	; 0x30
 80052ea:	d009      	beq.n	8005300 <_strtoul_l.isra.0+0x4c>
 80052ec:	e010      	b.n	8005310 <_strtoul_l.isra.0+0x5c>
 80052ee:	462f      	mov	r7, r5
 80052f0:	e7e7      	b.n	80052c2 <_strtoul_l.isra.0+0xe>
 80052f2:	2c2b      	cmp	r4, #43	; 0x2b
 80052f4:	bf04      	itt	eq
 80052f6:	782c      	ldrbeq	r4, [r5, #0]
 80052f8:	1cbd      	addeq	r5, r7, #2
 80052fa:	e7f2      	b.n	80052e2 <_strtoul_l.isra.0+0x2e>
 80052fc:	2c30      	cmp	r4, #48	; 0x30
 80052fe:	d125      	bne.n	800534c <_strtoul_l.isra.0+0x98>
 8005300:	782a      	ldrb	r2, [r5, #0]
 8005302:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005306:	2a58      	cmp	r2, #88	; 0x58
 8005308:	d14a      	bne.n	80053a0 <_strtoul_l.isra.0+0xec>
 800530a:	2610      	movs	r6, #16
 800530c:	786c      	ldrb	r4, [r5, #1]
 800530e:	3502      	adds	r5, #2
 8005310:	f04f 31ff 	mov.w	r1, #4294967295
 8005314:	fbb1 f1f6 	udiv	r1, r1, r6
 8005318:	2700      	movs	r7, #0
 800531a:	fb06 fe01 	mul.w	lr, r6, r1
 800531e:	4638      	mov	r0, r7
 8005320:	ea6f 0e0e 	mvn.w	lr, lr
 8005324:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8005328:	2a09      	cmp	r2, #9
 800532a:	d811      	bhi.n	8005350 <_strtoul_l.isra.0+0x9c>
 800532c:	4614      	mov	r4, r2
 800532e:	42a6      	cmp	r6, r4
 8005330:	dd1d      	ble.n	800536e <_strtoul_l.isra.0+0xba>
 8005332:	2f00      	cmp	r7, #0
 8005334:	db18      	blt.n	8005368 <_strtoul_l.isra.0+0xb4>
 8005336:	4281      	cmp	r1, r0
 8005338:	d316      	bcc.n	8005368 <_strtoul_l.isra.0+0xb4>
 800533a:	d101      	bne.n	8005340 <_strtoul_l.isra.0+0x8c>
 800533c:	45a6      	cmp	lr, r4
 800533e:	db13      	blt.n	8005368 <_strtoul_l.isra.0+0xb4>
 8005340:	2701      	movs	r7, #1
 8005342:	fb00 4006 	mla	r0, r0, r6, r4
 8005346:	f815 4b01 	ldrb.w	r4, [r5], #1
 800534a:	e7eb      	b.n	8005324 <_strtoul_l.isra.0+0x70>
 800534c:	260a      	movs	r6, #10
 800534e:	e7df      	b.n	8005310 <_strtoul_l.isra.0+0x5c>
 8005350:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8005354:	2a19      	cmp	r2, #25
 8005356:	d801      	bhi.n	800535c <_strtoul_l.isra.0+0xa8>
 8005358:	3c37      	subs	r4, #55	; 0x37
 800535a:	e7e8      	b.n	800532e <_strtoul_l.isra.0+0x7a>
 800535c:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8005360:	2a19      	cmp	r2, #25
 8005362:	d804      	bhi.n	800536e <_strtoul_l.isra.0+0xba>
 8005364:	3c57      	subs	r4, #87	; 0x57
 8005366:	e7e2      	b.n	800532e <_strtoul_l.isra.0+0x7a>
 8005368:	f04f 37ff 	mov.w	r7, #4294967295
 800536c:	e7eb      	b.n	8005346 <_strtoul_l.isra.0+0x92>
 800536e:	2f00      	cmp	r7, #0
 8005370:	da09      	bge.n	8005386 <_strtoul_l.isra.0+0xd2>
 8005372:	2322      	movs	r3, #34	; 0x22
 8005374:	f04f 30ff 	mov.w	r0, #4294967295
 8005378:	f8c8 3000 	str.w	r3, [r8]
 800537c:	f1ba 0f00 	cmp.w	sl, #0
 8005380:	d107      	bne.n	8005392 <_strtoul_l.isra.0+0xde>
 8005382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005386:	b103      	cbz	r3, 800538a <_strtoul_l.isra.0+0xd6>
 8005388:	4240      	negs	r0, r0
 800538a:	f1ba 0f00 	cmp.w	sl, #0
 800538e:	d00c      	beq.n	80053aa <_strtoul_l.isra.0+0xf6>
 8005390:	b127      	cbz	r7, 800539c <_strtoul_l.isra.0+0xe8>
 8005392:	3d01      	subs	r5, #1
 8005394:	f8ca 5000 	str.w	r5, [sl]
 8005398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539c:	464d      	mov	r5, r9
 800539e:	e7f9      	b.n	8005394 <_strtoul_l.isra.0+0xe0>
 80053a0:	2430      	movs	r4, #48	; 0x30
 80053a2:	2e00      	cmp	r6, #0
 80053a4:	d1b4      	bne.n	8005310 <_strtoul_l.isra.0+0x5c>
 80053a6:	2608      	movs	r6, #8
 80053a8:	e7b2      	b.n	8005310 <_strtoul_l.isra.0+0x5c>
 80053aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080053b0 <_strtoul_r>:
 80053b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80053b2:	4c06      	ldr	r4, [pc, #24]	; (80053cc <_strtoul_r+0x1c>)
 80053b4:	4d06      	ldr	r5, [pc, #24]	; (80053d0 <_strtoul_r+0x20>)
 80053b6:	6824      	ldr	r4, [r4, #0]
 80053b8:	6a24      	ldr	r4, [r4, #32]
 80053ba:	2c00      	cmp	r4, #0
 80053bc:	bf08      	it	eq
 80053be:	462c      	moveq	r4, r5
 80053c0:	9400      	str	r4, [sp, #0]
 80053c2:	f7ff ff77 	bl	80052b4 <_strtoul_l.isra.0>
 80053c6:	b003      	add	sp, #12
 80053c8:	bd30      	pop	{r4, r5, pc}
 80053ca:	bf00      	nop
 80053cc:	20000058 	.word	0x20000058
 80053d0:	200000bc 	.word	0x200000bc

080053d4 <__submore>:
 80053d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053d8:	460c      	mov	r4, r1
 80053da:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80053dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053e0:	4299      	cmp	r1, r3
 80053e2:	d11c      	bne.n	800541e <__submore+0x4a>
 80053e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053e8:	f000 f8c4 	bl	8005574 <_malloc_r>
 80053ec:	b918      	cbnz	r0, 80053f6 <__submore+0x22>
 80053ee:	f04f 30ff 	mov.w	r0, #4294967295
 80053f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80053fc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005400:	6360      	str	r0, [r4, #52]	; 0x34
 8005402:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005406:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800540a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800540e:	7043      	strb	r3, [r0, #1]
 8005410:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005414:	7003      	strb	r3, [r0, #0]
 8005416:	6020      	str	r0, [r4, #0]
 8005418:	2000      	movs	r0, #0
 800541a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800541e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005420:	0077      	lsls	r7, r6, #1
 8005422:	463a      	mov	r2, r7
 8005424:	f000 f904 	bl	8005630 <_realloc_r>
 8005428:	4605      	mov	r5, r0
 800542a:	2800      	cmp	r0, #0
 800542c:	d0df      	beq.n	80053ee <__submore+0x1a>
 800542e:	eb00 0806 	add.w	r8, r0, r6
 8005432:	4601      	mov	r1, r0
 8005434:	4632      	mov	r2, r6
 8005436:	4640      	mov	r0, r8
 8005438:	f7ff f826 	bl	8004488 <memcpy>
 800543c:	f8c4 8000 	str.w	r8, [r4]
 8005440:	6365      	str	r5, [r4, #52]	; 0x34
 8005442:	63a7      	str	r7, [r4, #56]	; 0x38
 8005444:	e7e8      	b.n	8005418 <__submore+0x44>

08005446 <__locale_ctype_ptr_l>:
 8005446:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800544a:	4770      	bx	lr

0800544c <__locale_ctype_ptr>:
 800544c:	4b04      	ldr	r3, [pc, #16]	; (8005460 <__locale_ctype_ptr+0x14>)
 800544e:	4a05      	ldr	r2, [pc, #20]	; (8005464 <__locale_ctype_ptr+0x18>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	2b00      	cmp	r3, #0
 8005456:	bf08      	it	eq
 8005458:	4613      	moveq	r3, r2
 800545a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800545e:	4770      	bx	lr
 8005460:	20000058 	.word	0x20000058
 8005464:	200000bc 	.word	0x200000bc

08005468 <__ascii_mbtowc>:
 8005468:	b082      	sub	sp, #8
 800546a:	b901      	cbnz	r1, 800546e <__ascii_mbtowc+0x6>
 800546c:	a901      	add	r1, sp, #4
 800546e:	b142      	cbz	r2, 8005482 <__ascii_mbtowc+0x1a>
 8005470:	b14b      	cbz	r3, 8005486 <__ascii_mbtowc+0x1e>
 8005472:	7813      	ldrb	r3, [r2, #0]
 8005474:	600b      	str	r3, [r1, #0]
 8005476:	7812      	ldrb	r2, [r2, #0]
 8005478:	1c10      	adds	r0, r2, #0
 800547a:	bf18      	it	ne
 800547c:	2001      	movne	r0, #1
 800547e:	b002      	add	sp, #8
 8005480:	4770      	bx	lr
 8005482:	4610      	mov	r0, r2
 8005484:	e7fb      	b.n	800547e <__ascii_mbtowc+0x16>
 8005486:	f06f 0001 	mvn.w	r0, #1
 800548a:	e7f8      	b.n	800547e <__ascii_mbtowc+0x16>

0800548c <memchr>:
 800548c:	b510      	push	{r4, lr}
 800548e:	b2c9      	uxtb	r1, r1
 8005490:	4402      	add	r2, r0
 8005492:	4290      	cmp	r0, r2
 8005494:	4603      	mov	r3, r0
 8005496:	d101      	bne.n	800549c <memchr+0x10>
 8005498:	2000      	movs	r0, #0
 800549a:	bd10      	pop	{r4, pc}
 800549c:	781c      	ldrb	r4, [r3, #0]
 800549e:	3001      	adds	r0, #1
 80054a0:	428c      	cmp	r4, r1
 80054a2:	d1f6      	bne.n	8005492 <memchr+0x6>
 80054a4:	4618      	mov	r0, r3
 80054a6:	bd10      	pop	{r4, pc}

080054a8 <memmove>:
 80054a8:	4288      	cmp	r0, r1
 80054aa:	b510      	push	{r4, lr}
 80054ac:	eb01 0302 	add.w	r3, r1, r2
 80054b0:	d803      	bhi.n	80054ba <memmove+0x12>
 80054b2:	1e42      	subs	r2, r0, #1
 80054b4:	4299      	cmp	r1, r3
 80054b6:	d10c      	bne.n	80054d2 <memmove+0x2a>
 80054b8:	bd10      	pop	{r4, pc}
 80054ba:	4298      	cmp	r0, r3
 80054bc:	d2f9      	bcs.n	80054b2 <memmove+0xa>
 80054be:	1881      	adds	r1, r0, r2
 80054c0:	1ad2      	subs	r2, r2, r3
 80054c2:	42d3      	cmn	r3, r2
 80054c4:	d100      	bne.n	80054c8 <memmove+0x20>
 80054c6:	bd10      	pop	{r4, pc}
 80054c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80054cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80054d0:	e7f7      	b.n	80054c2 <memmove+0x1a>
 80054d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054d6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80054da:	e7eb      	b.n	80054b4 <memmove+0xc>

080054dc <_free_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4605      	mov	r5, r0
 80054e0:	2900      	cmp	r1, #0
 80054e2:	d043      	beq.n	800556c <_free_r+0x90>
 80054e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054e8:	1f0c      	subs	r4, r1, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	bfb8      	it	lt
 80054ee:	18e4      	addlt	r4, r4, r3
 80054f0:	f000 f8e1 	bl	80056b6 <__malloc_lock>
 80054f4:	4a1e      	ldr	r2, [pc, #120]	; (8005570 <_free_r+0x94>)
 80054f6:	6813      	ldr	r3, [r2, #0]
 80054f8:	4610      	mov	r0, r2
 80054fa:	b933      	cbnz	r3, 800550a <_free_r+0x2e>
 80054fc:	6063      	str	r3, [r4, #4]
 80054fe:	6014      	str	r4, [r2, #0]
 8005500:	4628      	mov	r0, r5
 8005502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005506:	f000 b8d7 	b.w	80056b8 <__malloc_unlock>
 800550a:	42a3      	cmp	r3, r4
 800550c:	d90b      	bls.n	8005526 <_free_r+0x4a>
 800550e:	6821      	ldr	r1, [r4, #0]
 8005510:	1862      	adds	r2, r4, r1
 8005512:	4293      	cmp	r3, r2
 8005514:	bf01      	itttt	eq
 8005516:	681a      	ldreq	r2, [r3, #0]
 8005518:	685b      	ldreq	r3, [r3, #4]
 800551a:	1852      	addeq	r2, r2, r1
 800551c:	6022      	streq	r2, [r4, #0]
 800551e:	6063      	str	r3, [r4, #4]
 8005520:	6004      	str	r4, [r0, #0]
 8005522:	e7ed      	b.n	8005500 <_free_r+0x24>
 8005524:	4613      	mov	r3, r2
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	b10a      	cbz	r2, 800552e <_free_r+0x52>
 800552a:	42a2      	cmp	r2, r4
 800552c:	d9fa      	bls.n	8005524 <_free_r+0x48>
 800552e:	6819      	ldr	r1, [r3, #0]
 8005530:	1858      	adds	r0, r3, r1
 8005532:	42a0      	cmp	r0, r4
 8005534:	d10b      	bne.n	800554e <_free_r+0x72>
 8005536:	6820      	ldr	r0, [r4, #0]
 8005538:	4401      	add	r1, r0
 800553a:	1858      	adds	r0, r3, r1
 800553c:	4282      	cmp	r2, r0
 800553e:	6019      	str	r1, [r3, #0]
 8005540:	d1de      	bne.n	8005500 <_free_r+0x24>
 8005542:	6810      	ldr	r0, [r2, #0]
 8005544:	6852      	ldr	r2, [r2, #4]
 8005546:	4401      	add	r1, r0
 8005548:	6019      	str	r1, [r3, #0]
 800554a:	605a      	str	r2, [r3, #4]
 800554c:	e7d8      	b.n	8005500 <_free_r+0x24>
 800554e:	d902      	bls.n	8005556 <_free_r+0x7a>
 8005550:	230c      	movs	r3, #12
 8005552:	602b      	str	r3, [r5, #0]
 8005554:	e7d4      	b.n	8005500 <_free_r+0x24>
 8005556:	6820      	ldr	r0, [r4, #0]
 8005558:	1821      	adds	r1, r4, r0
 800555a:	428a      	cmp	r2, r1
 800555c:	bf01      	itttt	eq
 800555e:	6811      	ldreq	r1, [r2, #0]
 8005560:	6852      	ldreq	r2, [r2, #4]
 8005562:	1809      	addeq	r1, r1, r0
 8005564:	6021      	streq	r1, [r4, #0]
 8005566:	6062      	str	r2, [r4, #4]
 8005568:	605c      	str	r4, [r3, #4]
 800556a:	e7c9      	b.n	8005500 <_free_r+0x24>
 800556c:	bd38      	pop	{r3, r4, r5, pc}
 800556e:	bf00      	nop
 8005570:	20005280 	.word	0x20005280

08005574 <_malloc_r>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	1ccd      	adds	r5, r1, #3
 8005578:	f025 0503 	bic.w	r5, r5, #3
 800557c:	3508      	adds	r5, #8
 800557e:	2d0c      	cmp	r5, #12
 8005580:	bf38      	it	cc
 8005582:	250c      	movcc	r5, #12
 8005584:	2d00      	cmp	r5, #0
 8005586:	4606      	mov	r6, r0
 8005588:	db01      	blt.n	800558e <_malloc_r+0x1a>
 800558a:	42a9      	cmp	r1, r5
 800558c:	d903      	bls.n	8005596 <_malloc_r+0x22>
 800558e:	230c      	movs	r3, #12
 8005590:	6033      	str	r3, [r6, #0]
 8005592:	2000      	movs	r0, #0
 8005594:	bd70      	pop	{r4, r5, r6, pc}
 8005596:	f000 f88e 	bl	80056b6 <__malloc_lock>
 800559a:	4a23      	ldr	r2, [pc, #140]	; (8005628 <_malloc_r+0xb4>)
 800559c:	6814      	ldr	r4, [r2, #0]
 800559e:	4621      	mov	r1, r4
 80055a0:	b991      	cbnz	r1, 80055c8 <_malloc_r+0x54>
 80055a2:	4c22      	ldr	r4, [pc, #136]	; (800562c <_malloc_r+0xb8>)
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	b91b      	cbnz	r3, 80055b0 <_malloc_r+0x3c>
 80055a8:	4630      	mov	r0, r6
 80055aa:	f000 f867 	bl	800567c <_sbrk_r>
 80055ae:	6020      	str	r0, [r4, #0]
 80055b0:	4629      	mov	r1, r5
 80055b2:	4630      	mov	r0, r6
 80055b4:	f000 f862 	bl	800567c <_sbrk_r>
 80055b8:	1c43      	adds	r3, r0, #1
 80055ba:	d126      	bne.n	800560a <_malloc_r+0x96>
 80055bc:	230c      	movs	r3, #12
 80055be:	4630      	mov	r0, r6
 80055c0:	6033      	str	r3, [r6, #0]
 80055c2:	f000 f879 	bl	80056b8 <__malloc_unlock>
 80055c6:	e7e4      	b.n	8005592 <_malloc_r+0x1e>
 80055c8:	680b      	ldr	r3, [r1, #0]
 80055ca:	1b5b      	subs	r3, r3, r5
 80055cc:	d41a      	bmi.n	8005604 <_malloc_r+0x90>
 80055ce:	2b0b      	cmp	r3, #11
 80055d0:	d90f      	bls.n	80055f2 <_malloc_r+0x7e>
 80055d2:	600b      	str	r3, [r1, #0]
 80055d4:	18cc      	adds	r4, r1, r3
 80055d6:	50cd      	str	r5, [r1, r3]
 80055d8:	4630      	mov	r0, r6
 80055da:	f000 f86d 	bl	80056b8 <__malloc_unlock>
 80055de:	f104 000b 	add.w	r0, r4, #11
 80055e2:	1d23      	adds	r3, r4, #4
 80055e4:	f020 0007 	bic.w	r0, r0, #7
 80055e8:	1ac3      	subs	r3, r0, r3
 80055ea:	d01b      	beq.n	8005624 <_malloc_r+0xb0>
 80055ec:	425a      	negs	r2, r3
 80055ee:	50e2      	str	r2, [r4, r3]
 80055f0:	bd70      	pop	{r4, r5, r6, pc}
 80055f2:	428c      	cmp	r4, r1
 80055f4:	bf0b      	itete	eq
 80055f6:	6863      	ldreq	r3, [r4, #4]
 80055f8:	684b      	ldrne	r3, [r1, #4]
 80055fa:	6013      	streq	r3, [r2, #0]
 80055fc:	6063      	strne	r3, [r4, #4]
 80055fe:	bf18      	it	ne
 8005600:	460c      	movne	r4, r1
 8005602:	e7e9      	b.n	80055d8 <_malloc_r+0x64>
 8005604:	460c      	mov	r4, r1
 8005606:	6849      	ldr	r1, [r1, #4]
 8005608:	e7ca      	b.n	80055a0 <_malloc_r+0x2c>
 800560a:	1cc4      	adds	r4, r0, #3
 800560c:	f024 0403 	bic.w	r4, r4, #3
 8005610:	42a0      	cmp	r0, r4
 8005612:	d005      	beq.n	8005620 <_malloc_r+0xac>
 8005614:	1a21      	subs	r1, r4, r0
 8005616:	4630      	mov	r0, r6
 8005618:	f000 f830 	bl	800567c <_sbrk_r>
 800561c:	3001      	adds	r0, #1
 800561e:	d0cd      	beq.n	80055bc <_malloc_r+0x48>
 8005620:	6025      	str	r5, [r4, #0]
 8005622:	e7d9      	b.n	80055d8 <_malloc_r+0x64>
 8005624:	bd70      	pop	{r4, r5, r6, pc}
 8005626:	bf00      	nop
 8005628:	20005280 	.word	0x20005280
 800562c:	20005284 	.word	0x20005284

08005630 <_realloc_r>:
 8005630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005632:	4607      	mov	r7, r0
 8005634:	4614      	mov	r4, r2
 8005636:	460e      	mov	r6, r1
 8005638:	b921      	cbnz	r1, 8005644 <_realloc_r+0x14>
 800563a:	4611      	mov	r1, r2
 800563c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005640:	f7ff bf98 	b.w	8005574 <_malloc_r>
 8005644:	b922      	cbnz	r2, 8005650 <_realloc_r+0x20>
 8005646:	f7ff ff49 	bl	80054dc <_free_r>
 800564a:	4625      	mov	r5, r4
 800564c:	4628      	mov	r0, r5
 800564e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005650:	f000 f833 	bl	80056ba <_malloc_usable_size_r>
 8005654:	4284      	cmp	r4, r0
 8005656:	d90f      	bls.n	8005678 <_realloc_r+0x48>
 8005658:	4621      	mov	r1, r4
 800565a:	4638      	mov	r0, r7
 800565c:	f7ff ff8a 	bl	8005574 <_malloc_r>
 8005660:	4605      	mov	r5, r0
 8005662:	2800      	cmp	r0, #0
 8005664:	d0f2      	beq.n	800564c <_realloc_r+0x1c>
 8005666:	4631      	mov	r1, r6
 8005668:	4622      	mov	r2, r4
 800566a:	f7fe ff0d 	bl	8004488 <memcpy>
 800566e:	4631      	mov	r1, r6
 8005670:	4638      	mov	r0, r7
 8005672:	f7ff ff33 	bl	80054dc <_free_r>
 8005676:	e7e9      	b.n	800564c <_realloc_r+0x1c>
 8005678:	4635      	mov	r5, r6
 800567a:	e7e7      	b.n	800564c <_realloc_r+0x1c>

0800567c <_sbrk_r>:
 800567c:	b538      	push	{r3, r4, r5, lr}
 800567e:	2300      	movs	r3, #0
 8005680:	4c05      	ldr	r4, [pc, #20]	; (8005698 <_sbrk_r+0x1c>)
 8005682:	4605      	mov	r5, r0
 8005684:	4608      	mov	r0, r1
 8005686:	6023      	str	r3, [r4, #0]
 8005688:	f7fe fe46 	bl	8004318 <_sbrk>
 800568c:	1c43      	adds	r3, r0, #1
 800568e:	d102      	bne.n	8005696 <_sbrk_r+0x1a>
 8005690:	6823      	ldr	r3, [r4, #0]
 8005692:	b103      	cbz	r3, 8005696 <_sbrk_r+0x1a>
 8005694:	602b      	str	r3, [r5, #0]
 8005696:	bd38      	pop	{r3, r4, r5, pc}
 8005698:	20005408 	.word	0x20005408

0800569c <__ascii_wctomb>:
 800569c:	b149      	cbz	r1, 80056b2 <__ascii_wctomb+0x16>
 800569e:	2aff      	cmp	r2, #255	; 0xff
 80056a0:	bf8b      	itete	hi
 80056a2:	238a      	movhi	r3, #138	; 0x8a
 80056a4:	700a      	strbls	r2, [r1, #0]
 80056a6:	6003      	strhi	r3, [r0, #0]
 80056a8:	2001      	movls	r0, #1
 80056aa:	bf88      	it	hi
 80056ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80056b0:	4770      	bx	lr
 80056b2:	4608      	mov	r0, r1
 80056b4:	4770      	bx	lr

080056b6 <__malloc_lock>:
 80056b6:	4770      	bx	lr

080056b8 <__malloc_unlock>:
 80056b8:	4770      	bx	lr

080056ba <_malloc_usable_size_r>:
 80056ba:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80056be:	2800      	cmp	r0, #0
 80056c0:	f1a0 0004 	sub.w	r0, r0, #4
 80056c4:	bfbc      	itt	lt
 80056c6:	580b      	ldrlt	r3, [r1, r0]
 80056c8:	18c0      	addlt	r0, r0, r3
 80056ca:	4770      	bx	lr

080056cc <_init>:
 80056cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ce:	bf00      	nop
 80056d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056d2:	bc08      	pop	{r3}
 80056d4:	469e      	mov	lr, r3
 80056d6:	4770      	bx	lr

080056d8 <_fini>:
 80056d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056da:	bf00      	nop
 80056dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056de:	bc08      	pop	{r3}
 80056e0:	469e      	mov	lr, r3
 80056e2:	4770      	bx	lr
