#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep 12 22:02:24 2022
# Process ID: 10540
# Current directory: H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20704 H:\ZYNQ\lly_study_work\VDMA_READ\VGA_HDMI\VGA_HDMI.xpr
# Log file: H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI\vivado.jou
#-----------------------------------------------------------start_gui
oopen_project H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI/VGA_HDMI.xprINFO: [Project 1-313] Project file moved from 'H:/ZYNQ/lly_study_work/VGA_HDMI/VGA_HDMI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 824.582 ; gain = 214.445
uupdate_compile_order -fileset sources_1open_bd_design {H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI/VGA_HDMI.srcs/sources_1/bd/VTC/VTC.bd}
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:vga_data:1.0 - vga_data_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
Successfully read diagram <VTC> from BD file <H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI/VGA_HDMI.srcs/sources_1/bd/VTC/VTC.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 850.582 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {2 440 467} [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC USER CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT {12} CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH {16} CONFIG.C_NATIVE_COMPONENT_WIDTH {16} CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
set_property location {3 879 480} [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_nets v_tc_0_hsync_out]
delete_bd_objs [get_bd_nets v_tc_0_vsync_out]
delete_bd_objs [get_bd_ports hsync]
delete_bd_objs [get_bd_ports vsync]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/active_video_out]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/active_video_out(undef) and /v_axi4s_vid_out_0/aclk(clk)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/active_video_out]'
delete_bd_objs [get_bd_nets v_tc_0_active_video_out]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/fsync_out]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclk(clk) and /v_tc_0/fsync_out(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/fsync_out]'
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets v_tc_0_active_video_out]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports vsync]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports hsync]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets v_tc_0_vsync_out]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets v_tc_0_hsync_out]'
delete_bd_objs [get_bd_nets v_tc_0_vsync_out]
delete_bd_objs [get_bd_nets v_tc_0_hsync_out]
connect_bd_net [get_bd_ports hsync] [get_bd_pins v_tc_0/fsync_out]
connect_bd_net [get_bd_pins v_tc_0/fsync_out] [get_bd_pins v_axi4s_vid_out_0/aclk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/fsync_out(undef) and /v_axi4s_vid_out_0/aclk(clk)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_tc_0/fsync_out] [get_bd_pins v_axi4s_vid_out_0/aclk]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports hsync] [get_bd_pins v_tc_0/fsync_out]'
delete_bd_objs [get_bd_ports hsync]
delete_bd_objs [get_bd_ports vsync]
delete_bd_objs [get_bd_nets v_tc_0_active_video_out]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets v_tc_0_active_video_out]'
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/active_video_out]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/active_video_out(undef) and /v_axi4s_vid_out_0/aclk(clk)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/active_video_out]'
delete_bd_objs [get_bd_nets v_tc_0_active_video_out]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]
set_property location {3 969 264} [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_nets vga_data_0_rgb_data_o]
connect_bd_net [get_bd_ports rgb_data] [get_bd_pins v_axi4s_vid_out_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /v_axi4s_vid_out_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_out
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin /v_axi4s_vid_out_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_out
endgroup
set_property name hsync [get_bd_ports vid_hsync_0]
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_axi4s_vid_out_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_out
endgroup
set_property name vsync [get_bd_ports vid_vsync_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0/locked(undef)
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_reset]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins clk_wiz_0/locked]
save_bd_design
Wrote  : <H:\ZYNQ\lly_study_work\VDMA_READ\VGA_HDMI\VGA_HDMI.srcs\sources_1\bd\VTC\VTC.bd> 
Wrote  : <H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI/VGA_HDMI.srcs/sources_1/bd/VTC/ui/bd_36d18385.ui> 
delete_bd_objs [get_bd_nets vio_0_probe_out0] [get_bd_cells vio_0]
delete_bd_objs [get_bd_cells vga_data_0]
regenerate_bd_layout
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {3 640 -129} [get_bd_cells axi_vdma_0]
set_property -dict [list CONFIG.c_num_fstores {1} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_vdma_0]
set_property location {3 782 -98} [get_bd_cells axi_vdma_0]
save_bd_design
Wrote  : <H:\ZYNQ\lly_study_work\VDMA_READ\VGA_HDMI\VGA_HDMI.srcs\sources_1\bd\VTC\VTC.bd> 
Wrote  : <H:/ZYNQ/lly_study_work/VDMA_READ/VGA_HDMI/VGA_HDMI.srcs/sources_1/bd/VTC/ui/bd_36d18385.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 23:23:50 2022...
