# CPU-Core

### Datapath RTL Design
![cpu_core_datapath](https://github.com/user-attachments/assets/c184e7a6-d7f9-404d-b45d-071533afea05)


### Elaborated CPU Core Design
Using Xilinx Vivado
![elaborated_datapath](https://github.com/user-attachments/assets/cbeafbcb-c2d2-4590-b782-5b8e9ce44afb)

### Top Testbench
Simulation of cpu_core_tb shows that the controller moves through the fetch, decode, and execute states. Program instructions 13 to 16 involve performing calculations and then storing results in registers 4 and 5. I also output the result with CPU_out for debugging.
![cpu_core_tb_sim1](https://github.com/user-attachments/assets/e33bd5ce-2b19-4e0e-b98a-338dbe66737a)

