design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/nvm_user4/usr/mpw_7_files/caravel_user_project/openlane/user_proj_example,user_proj_example,22_09_07_21_19,flow completed,0h4m11s0ms,0h1m29s0ms,-2.0,0.54,-1,0.93,1695.51,-1,0,0,0,0,0,0,0,9,0,-1,-1,146603,6426,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,137565824.0,0.0,12.36,7.99,0.67,0.15,-1,352,1249,39,936,0,0,0,381,37,0,14,31,46,17,15,129,174,67,12,476,7201,0,7677,514032.2304,0.000841,0.000408,5.77e-06,0.00104,0.000519,3.34e-08,0.0012,0.000613,3.98e-08,12.47,11.0,90.9090909090909,10,AREA 0,5,50,1,153.6,153.18,0.1,0.3,sky130_fd_sc_hd,4,4
