.. _system_control:

System control
================

These registers control system behaviours or hold informations of this chip.
This block is more like a gather of misc functions of a SoC.

The base address is listed in table :ref:`mmap_table`, SYS_CTRL device.

Registers
---------

CHIP_VERSION: offset 0x000 
^^^^^^^^^^^^^^^^^^^^^^^^^^

Chip Version

.. table:: CHIP_VERSION(0x000)

   +--------------+----+----+-----+------------+------------------+
   | Field Name   | MSB| LSB| Type| Reset value| Field Description|
   +--------------+----+----+-----+------------+------------------+
   | CHIP_ID      | 31 | 16 | RO  | 16'h2042   | Chip ID          |
   +--------------+----+----+-----+------------+------------------+
   | CHIP_VERSION | 15 | 0  | RO  | 0          | Chip version     |
   +--------------+----+----+-----+------------+------------------+

CONF_INFORMATION: offset 0x004
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Configuration Information

.. table:: CONF_INFORMATION(0x004)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | REG_DEBUG_SEL      | 31 | 24 | RW	| 0	     | reg_debug_sel                                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | register to select which group of debug signal to output        |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: debug_dout = 32'h2042                                        |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: debug_dout = pcie0_debug_out                                 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 2: debug_dout = pcie1_debug_out                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved	        | 23 | 18 | RO  | 0	     | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | SOCKET_ID	        | 17 | 16 | RO	| 1          | socket_id                                                       |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Socket ID of current chip                                       |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | bit[1] is reserved in SG2042.                                   |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MULTI_SOCKET       | 15 | 15 | RO	| 0	     | multi_socket_enable                                             |
   |                    |    |    |     |            +                                                                 +
   | _ENABLE            |    |    |     |            | 0: single socket mode                                           |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: multi-socket mode"                                           |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_DBG_SEL        | 14 | 14 | RW	| 1	     | reg_dbg_sel_din_and                                             |
   |                    |    |    |     |            +                                                                 +
   | _DIN_AND           |    |    |     |            | register to mask dbg_sel_din, this register will do logic and   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | with dbg_sel_din before it drives any logic.(Reserved in SG2042)|
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   |  DBG_SEL_DIN	| 13 | 13 | RO	| 0	     | dbg_sel_din                                                     |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | read only register for dbg_sel_din                              |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | (Reserved in SG2042)                                            |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved	        | 12 | 11 | RO	| 0	     | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MODE_SEL	        | 10 |  8 | RO	| 4	     | mode_sel                                                        |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | read only register for mode_sel IO                              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   |  BOOT_SEL	        |  7 |  0 | RO	|  0	     | boot_sel                                                        |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | read only register for boot_sel IO                              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

TOP_MISC_CONTROL_REGISTER: offset 0x008
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Top Misc Control Registers

.. table:: TOP_MISC_CONTROL_REGISTER(0x008)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | REG_HAD            | 31 | 16 | RW  | 0          | reg_had_entry_ctrl                                              |
   |                    |    |    |     |            +                                                                 +
   | _ENTRY             |    |    |     |            | 0: CPU clusters can be accessed by debug server                 |
   |                    |    |    |     |            +                                                                 +
   | _CTRL              |    |    |     |            | 1: CPU clusters can NOT be accessed by debug server             |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 15 | 7  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_HSDMA          | 6  | 6  | RW  | 0          | reg_hsdma_wr_id_reorder_en                                      |
   |                    |    |    |     |            +                                                                 +
   | _WR_ID             |    |    |     |            | 1: Reorder HSDMA write transactions' ID to improve HSDMA DDR    |
   |                    |    |    |     |            +                                                                 +
   | _REORDER_EN        |    |    |     |            | access performance                                              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_HSDMA          | 5  | 5  | RW  | 0          | reg_hsdma_rd_id_reorder_en                                      |
   |                    |    |    |     |            +                                                                 +
   | _RD_ID             |    |    |     |            | 1: Reorder HSDMA read transactions' ID to improve HSDMA DDR     |
   |                    |    |    |     |            +                                                                 +
   | _REORDER_EN        |    |    |     |            | access performance                                              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_A53_CMN        | 4  | 4  | RW  | 0          | reg_a53_cmn_trans_ctrl                                          |
   |                    |    |    |     |            +                                                                 +
   | _TRANS_CTRL        |    |    |     |            | 1: modify a53 transactions on CMN to non-cacheable              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_FAU_INTF       | 3  | 3  | RW  | 0          | reg_fau_intf_sel                                                |
   |                    |    |    |     |            +                                                                 +
   | _SEL               |    |    |     |            | 0: AXI; 1: GIF                                                  |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_SW_ROOT        | 2  | 2  | RW  | 0          | reg_sw_root_reset_en                                            |
   |                    |    |    |     |            +                                                                 +
   | _RESET_EN          |    |    |     |            | register to enable software reset whole chip by watchdog,       |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | ap debug reset.                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | AHBROM1_BOOT       | 1  | 1  | RW  | 0          | ahbrom1_boot_finish                                             |
   |                    |    |    |     |            +                                                                 +
   | _FINISH            |    |    |     |            | after rom1 boot finish set this bit to 1 to put boot ROM in     |
   |                    |    |    |     |            | sleep mode.                                                     |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | AHBROM0_BOOT       | 0  |  0 | RW  | 0          | ahbrom0_boot_finish                                             |
   |                    |    |    |     |            +                                                                 +
   | _FINISH            |    |    |     |            | after rom0 boot finish set this bit to 1 to put boot ROM in     |
   |                    |    |    |     |            | sleep mode.                                                     |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

VMON_OR_TMON_MUX_SELECT: offset 0x00C
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Temperture And Voltage Mux Select

.. table:: VMON_OR_TMON_MUX_SELECT(0x00C)

   +------------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                               |
   +========================+====+====+=====+============+=================================================================+
   | reserved               | 31 | 13 | RO  | 0          | Reserved                                                        |
   +------------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_VOLTAGE_MUX_SEL    | 12 | 8  | RW  | 0	         | Voltage Monitor Mux Select                                      |
   +------------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved               | 7	 | 5  |	RO  | 0	         | Reserved                                                        |
   +------------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_TEMPERATURE_MUX_SEL| 4	 | 0  |	RW  |	0        | Temperature Monitor Mux Select                                  |
   +------------------------+----+----+-----+------------+-----------------------------------------------------------------+

PROCESS_MONITOR_CONTROL_REGISTER: offset 0x010
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Process Monitor Control Register

.. table:: PROCESS_MONITOR_CONTROL_REGISTER(0x010)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 4  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_PM_EN          | 3  | 3  | RW  | 0          | reg_pm_en                                                       |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Enable signal for process monitor clock                         |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Step1: Set reg_pm_en                                            |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Step2: Configure reg_pm_select                                  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Step3: Set reg_pm_start                                         |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Step4: Read toreg_pm_count                                      |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_PM_SELECT      | 2  | 1  | RW  | 0          | reg_pm_select                                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Selection of process monitor                                    |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 2’b00: ulvt16                                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 2’b01: ulvt20                                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 2’b10: lvt16                                                    |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 2’b11: lvt20                                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_PM_START       | 0  | 0  | RW  | 0          | reg_pm_start                                                    |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Start trigger of process monitor                                |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

WATCHDOG_RESET_STAT: offset 0x01C
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

WATCHDOG RESET Happened

.. table:: WATCHDOG_RESET_STAT(0x01C)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 1  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | WDT_RST            | 0  | 0  | W1C | 0          | Watch-Dog Reset Happened                                        |
   |                    |    |    |     |            +                                                                 +
   | _HAPPENED          |    |    |     |            | 1: Watch-Dog Reset happened                                     |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | This register is used to indicate whether Watch-Dog Reset is    |
   |                    |    |    |     |            | happened.                                                       |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | SW writes 1 to clear this bit.                                  |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

CLOCK_GATING_ENABLE_REGISTER_0: offset 0x020
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Auto Clock Gating Enable Control

.. table:: CLOCK_GATING_ENABLE_REGISTER_0(0x020)

   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                                |
   +========================+====+====+=====+============+==================================================================+
   | reserved               | 31 | 2  | RW  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | HSPERI_CLK             | 1  | 1  | RW  | 0          | [HSPERI] High-Speed Peripheral Subsystem Auto Clock Gating Enable|
   |                        |    |    |     |            |                                                                  |
   | _GATING_EN             |    |    |     |            |                                                                  |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | TOP_CLK                | 0  | 0  | RW  | 0          | [TOP] Top Fabric Auto Clock Gating Enable                        |
   |                        |    |    |     |            |                                                                  |
   | _GATING_EN             |    |    |     |            |                                                                  |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+

CLOCK_GATING_ENABLE_REGISTER_1: offset 0x024
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Auto Clock Gating Enable Control

.. table:: CLOCK_GATING_ENABLE_REGISTER_1(0x024)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 16 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | HSPERI             | 15 | 8  | RW  | 8'h20      | [HSPERI] Fabric Auto Clock Gating Idle Threshold.               |
   |                    |    |    |     |            +                                                                 +
   | _CLK               |    |    |     |            | After N cycles (N is defined by this register) of Fabric Idle,  |
   |                    |    |    |     |            | Fabric Low Power Controller will start Auto Clock Gating.       |
   | _GATING _IDLE      |    |    |     |            +                                                                 +
   |                    |    |    |     |            | This field can only be modified when bit[1] of Auto Clock       |
   | _THRESHOLD         |    |    |     |            | Gating Enable Control Register 0(0x20) is cleared.              |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | The function is only valid when bit[1] of Auto Clock Gating     |
   |                    |    |    |     |            | Enable Control Register 0(0x20) is set.                         |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | TOP_CLK            | 7  | 0  | RW  | 8'h10      | [Top] Fabric Auto Clock Gating Idle Threshold.                  |
   |                    |    |    |     |            +                                                                 +
   | _GATING_IDLE       |    |    |     |            | After N cycles (N is defined by this register) of Fabric Idle,  |
   |                    |    |    |     |            | Fabric Low Power Controller will start Auto Clock Gating.       |
   | _THRESHOLD         |    |    |     |            +                                                                 +
   |                    |    |    |     |            | This field can only be modified when bit[0] of Auto Clock       |
   |                    |    |    |     |            | Gating Enable Control Register 0(0x20) is cleared.              |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | The function is only valid when bit[0] of Auto Clock Gating     |
   |                    |    |    |     |            | Enable Control Register 0(0x20) is set.                         |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DEBUG_I2C_ID: offset 0x040
^^^^^^^^^^^^^^^^^^^^^^^^^^

Debug I2C ID

.. table:: DEBUG_I2C_ID(0x040)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 8  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DBG_I2C            | 7  | 0  | RW  | 8'hc0      | System Debug I2C ID                                             |
   |                    |    |    |     |            +                                                                 +
   | _ID                |    |    |     |            | Note the real Debug I2C Slave Address = {DBG_I2C_ID[7:2],       |
   |                    |    |    |     |            | Chip_socket_id[1:0]}                                            |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DEBUG_I2C_QOS_CONTROL: offset 0x044
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

DEBUG_I2C_QOS_CONTROL

.. table:: DEBUG_I2C_QOS_CONTROL(0x044)

   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                                |
   +========================+====+====+=====+============+==================================================================+
   | reserved               | 31 | 8  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_DBG_I2C_ARQOS  | 7  | 4  | RW  | 0          | DBG_I2C_ARQOS                                                    |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_DBG_I2C_AWQOS  | 3  | 0  | RW  | 0          | DBG_I2C_AWQOS                                                    |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+

ETH0_QOS_CONTROL: offset 0x048
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

ETH0_QOS_CONTROL

.. table:: ETH0_QOS_CONTROL(0x048)

   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                                |
   +========================+====+====+=====+============+==================================================================+
   | reserved               | 31 | 8  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_ETH0_ARQOS     | 7  | 4  | RW  | 0          | ETH0_ARQOS                                                       |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_ETH0_AWQOS     | 3  | 0  | RW  | 0          | ETH1_AWQOS                                                       |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+

HSPERI_MEM_REMAP_MODE: offset 0x04C
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

HSPERI_MEM_REMAP_MODE

.. table:: HSPERI_MEM_REMAP_MODE(0x04C)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 1  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG                | 0  | 0  | RW  | 0          | 1'b0:auto mode(address is extended with Chip socket id)         |
   |                    |    |    |     |            +                                                                 +
   | _HSPERI            |    |    |     |            | 1'b1:fixed mode(address is extended with hsperi_mem_remap_reg)  |
   |                    |    |    |     |            +                                                                 +
   | _MEM               |    |    |     |            | new_addr[43:0] = hsperi_mem_remap_mode ? { 4'h0,hsperi_mem      |
   |                    |    |    |     |            | _remap_reg[0], ori_addr[38:0] }:{ 4'h0, socket_id[0],           |
   | _REMAP             |    |    |     |            | ori_addr[38:0] }                                                |
   |                    |    |    |     |            |                                                                 |
   | _MODE              |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

HSPERI_MEM_REMAP_REG: offset 0x050
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

HSPERI_MEM_REMAP_REG

.. table:: HSPERI_MEM_REMAP_REG(0x050)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 10 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_HSPERI_MEM     | 9  | 8  | RW  | 0          | REG_HSPERI_MEM_ARADDR_REMAP                                     |
   |                    |    |    |     |            +                                                                 +
   | _ARADDR_REMAP      |    |    |     |            | bit[9] is reserved in SG2042                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 2  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_HSPERI_MEM     | 1  | 0  | RW  | 0          | REG_HSPERI_MEM_AWADDR_REMAP                                     |
   |                    |    |    |     |            +                                                                 +
   | _AWADDR_REMAP      |    |    |     |            | bit[1] is reserved in SG2042                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DDR_SIZE_REG: offset 0x054
^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: DDR_SIZE_REG(0x054)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | DDR3_SIZE_REG      | 31 | 24 | RW  | 8'h4       | DDR3 Size                                                       |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DDR2_SIZE_REG      | 23 | 16 | RW  | 8'h4       | DDR2 Size                                                       |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DDR1_SIZE_REG      | 15 | 8  | RW  | 8'h4       | DDR1 Size                                                       |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DDR0_SIZE_REG      | 7  | 0  | RW  | 8'h4       | DDR0 Size:                                                      |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h0: ddr size is 1TB, bypass 40bit address                     |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h1: ddr size is 512GB, tie 1-bit MSB of CMN-> DDR address to 0|
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h2: ddr size is 256GB, tie 2-bit MSB of CMN-> DDR address to 0|
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h3: ddr size is 128GB, tie 3-bit MSB of CMN-> DDR address to 0|
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h4: ddr size is 64GB, tie 4-bit MSB of CMN-> DDR address to 0 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h5: ddr size is 32GB, tie 5-bit MSB of CMN-> DDR address to 0 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h6: ddr size is 16GB, tie 6-bit MSB of CMN-> DDR address to 0 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h7: ddr size is 8GB, tie 7-bit MSB of CMN-> DDR address to 0  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h8: ddr size is 4GB, tie 8-bit MSB of CMN-> DDR address to 0  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'h9: ddr size is 2GB, tie 9-bit MSB of CMN-> DDR address to 0  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 8'hA: ddr size is 1GB, tie 10-bit MSB of CMN-> DDR address to 0 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | other: NA                                                       |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DDR_CTRL_REG: offset 0x058
^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: DDR_CTRL_REG(0x058)

   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                                |
   +========================+====+====+=====+============+==================================================================+
   | reserved               | 31 | 28 | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | DDR_CORE               | 27 | 24 | RW  | 4'h6       | DDR Core Reset Counter Threshold                                 |
   |                        |    |    |     |            |                                                                  |
   | _RST_CNT               |    |    |     |            |                                                                  |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | DDR_MEM                | 23 | 20 | RW  | 4'h9       | DDR MEM Reset Counter Threshold                                  |
   |                        |    |    |     |            |                                                                  |
   | _RST_CNT               |    |    |     |            |                                                                  |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | DDR_REG                | 19 | 16 | RW  | 4'h8       | DDR REG Reset Counter Threshold                                  |
   |                        |    |    |     |            |                                                                  |
   | _RST_CNT               |    |    |     |            |                                                                  |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | reserved               | 15 | 1  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | DDR_AW_W               | 0  | 0  | RW  | 1'h0       | DDR AW W ALIGN Enable                                            |
   |                        |    |    |     |            +                                                                  +
   | _ALIGN                 |    |    |     |            | 0: Disable DDR AW W Alignment                                    |
   |                        |    |    |     |            +                                                                  +
   | _ENABLE                |    |    |     |            | 1: Enable DDR AW W Alignment (The write request will be sent to  |
   |                        |    |    |     |            | DDR only when the write data is also shown on DDR port.)         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+

AP_WIFI_STAT: offset 0x080
^^^^^^^^^^^^^^^^^^^^^^^^^^

AP WFI Status Register

.. table:: AP_WIFI_STAT(0x080)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 18 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | AP_CL1_ACINACTM    | 17 | 17 | RW  | 0          | AP system Cluster 1 ACINACTM:                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: cluster 1 may be snooped by external system                  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: cluster 1 will not be snooped by external system             |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | AP_CL0_ACINACTM    | 16 | 16 | RW  | 0          | AP system Cluster 0 ACINACTM:                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: cluster 0 may be snooped by external system                  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: cluster 0 will not be snooped by external system             |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 15 | 10 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | CL1_STANDBYWFIL2   | 9  | 9  | RO  | 0          | AP system Cluster 1 WFI State                                   |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | CL1_STANDBYWFI     | 8  | 5  | RO  | 0          | AP system Core4-7 WFI State                                     |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | CL0_STANDBYWFIL2   | 4  | 4  | RO  | 0          | AP system Cluster 0 WFI State                                   |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | CL0_STANDBYWFI     | 3  | 0  | RO  | 0          | AP system Core0-3 WFI State                                     |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

AP_WARM_RESET: offset 0x084
^^^^^^^^^^^^^^^^^^^^^^^^^^^

AP Warm Reset Control and Status

.. table:: AP_WARM_RESET(0x084)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 3  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | JTAG               | 2  | 2  | RW  | 0          | JTAG Warm Reset Disable                                         |
   |                    |    |    |     |            +                                                                 +
   | _WARM_RST          |    |    |     |            | bit[9] is reserved in SG2042                                    |
   |                    |    |    |     |            |                                                                 |
   | _DISABLE           |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | AP_SYS             | 1  | 1  | RO  | 0          | AP System Warm Reset Active signal.                             |
   |                    |    |    |     |            +                                                                 +
   | _WARM_RST          |    |    |     |            | This bit reflect the current status of AP System                |
   |                    |    |    |     |            |                                                                 |
   | _ACT               |    |    |     |            | Warm Reset Active signal (ap_sys_warm_rst_act).                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | CLR_AP_SYS         | 0  | 0  | RW  | 0          | Clear AP System Warm Reset Active signal.                       |
   |                    |    |    |     |            +                                                                 +
   | _WARM_RST          |    |    |     |            | Writing 1 into this bit will clear the AP System                |
   |                    |    |    |     |            |                                                                 |
   | _ACT               |    |    |     |            | Warm Reset Active signal (ap_sys_warm_rst_act)                  |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

ARM_BOOT_ADDR_L: offset 0x088
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

ARM boot start address

.. table:: ARM_BOOT_ADDR_L(0x088)

   +--------------------+----+----+-----+--------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value  | Field Description                                               |
   +====================+====+====+=====+==============+=================================================================+
   | AP_RVBARADDR_L     | 31 | 0  | RW  | 32'h0218_0000| ap_rvbaraddr_full[31:0]                                         |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | ARM boot start address.                                         |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | ap_rvbaraddr_full:                                              |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | default value is decided by boot_sel[1]:                        |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | 1'b0: 40'h00_0014_0000 (ROM1)                                   |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | 1'b1: 40'h00_0218_0000 (Serial Flash1)                          |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | ap_rvbaraddr = ap_rvbaraddr_full[39:2]                          |
   +--------------------+----+----+-----+--------------+-----------------------------------------------------------------+

ARM_BOOT_ADDR_H: offset 0x08C
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

ARM boot start address

.. table:: ARM_BOOT_ADDR_H(0x08C)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 8  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | AP_RVBARADDR_H     | 7  | 0  | RW  | 0          | ap_rvbaraddr_full[39:32]                                        |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | ARM boot start address                                          |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

AP_QOS_CONTROL: offset 0x094
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: AP_QOS_CONTROL(0x094)

   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                                |
   +========================+====+====+=====+============+==================================================================+
   | reserved               | 31 | 16 | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_AP_MEM0_ARQOS  | 15 | 12 | RW  | 0          | AP_MEM0_ARQOS                                                    |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_AP_MEM0_AWQOS  | 11 | 8  | RW  | 0          | AP_MEM0_AWQOS                                                    |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_AP_REG_ARQOS   | 7  | 4  | RW  | 0          | AP_REG_ARQOS                                                     |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | REG_QOS_AP_REG_AWQOS   | 3  | 0  | RO  | 0          | AP_REG_AWQOS                                                     |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+

AP_MEM_ADDRESS_REMAP_REGISTER: offset 0x098
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: AP_MEM_ADDRESS_REMAP_REGISTER(0x098)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 13 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_AP_MEM         | 12 | 8  | R0  | 0          | REG_AP_MEM_ARADDR_REMAP                                         |
   |                    |    |    |     |            +                                                                 +
   | _ARADDR_REMAP      |    |    |     |            | This register is reserved in SG2042.                            |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 5  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | REG_AP_MEM         | 4  | 0  | R0  | 0          | REG_AP_MEM_AWADDR_REMAP                                         |
   |                    |    |    |     |            +                                                                 +
   | _AWADDR_REMAP      |    |    |     |            | This register is reserved in SG2042.                            |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

PLL_STAT: offset 0x0C0
^^^^^^^^^^^^^^^^^^^^^^

Pll Status

.. table:: PLL_STAT(0x0C0)

   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | Field Name             | MSB| LSB| Type| Reset value| Field Description                                                |
   +========================+====+====+=====+============+==================================================================+
   | reserved               | 31 | 14 | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | DPLL1_LOCK             | 13 | 13 | RO  | 0          | DPLL1 LOCK                                                       |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | DPLL0_LOCK             | 12 | 12 | RO  | 0          | DPLL0_LOCK                                                       |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | FPLL_LOCK              | 11 | 11 | RO  | 0          | FPLL_LOCK                                                        |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | reserved               | 10 | 10 | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | reserved               | 9  | 9  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | MPLL_LOCK              | 8  | 8  | RO  | 0          | MPLL LOCK                                                        |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | reserved               | 7  | 6  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | UPDATING_DPLL1_VAL     | 5  | 5  | RO  | 0          | updating_dpll1_val                                               |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | UPDATING_DPLL0_VAL     | 4  | 4  | RO  | 0          | updating_dpll0_val                                               |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | UPDATING_FPLL_VAL      | 3  | 3  | RO  | 0          | updating_fpll_val                                                |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | reserved               | 2  | 2  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | reserved               | 1  | 1  | RO  | 0          | Reserved                                                         |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+
   | MPLL_LOCK              | 0  | 0  | RO  | 0          | updating_mpll_val                                                |
   +------------------------+----+----+-----+------------+------------------------------------------------------------------+

PLL_CLKEN_CONTROL: offset 0x0C4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

PLL Clock Enable Control

.. table:: PLL_CLKEN_CONTROL(0x0C4)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | reserved           | 31 | 14 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL1_CLKEN_MUX_SEL| 13 | 13 | RW  | 0          | DPLL1 Clock Enable Mux Control                                  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: Select Unsynced PLL Clock Enable                             |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: Select Synced version of PLL Clock Enable                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL0_CLKEN_MUX_SEL| 12 | 12 | RW  | 0          | DPLL0 Clock Enable Mux Control                                  |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: Select Unsynced PLL Clock Enable                             |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: Select Synced version of PLL Clock Enable                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | FPLL_CLKEN_MUX_SEL | 11 | 11 | RW  | 0          | FPLL Clock Enable Mux Control                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: Select Unsynced PLL Clock Enable                             |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: Select Synced version of PLL Clock Enable                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 10 | 10 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 9  | 9  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MPLL_CLKEN_MUX_SEL | 8  | 8  | RW  | 0          | MPLL Clock Enable Mux Control                                   |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: Select Unsynced PLL Clock Enable                             |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 1: Select Synced version of PLL Clock Enable                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 6  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL1_CLK_EN       | 5  | 5  | RW  | 1          | DPLL1 Clock Enable                                              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL0_CLK_EN       | 4  | 4  | RW  | 1          | DPLL0 Clock Enable                                              |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | FPLL_CLK_EN        | 3  | 3  | RW  | 1          | FPLL Clock Enable                                               |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 2  | 2  | RO  | 1          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 1  | 1  | RO  | 1          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MPLL_CLK_EN        | 0  | 0  | RW  | 1          | MPLL Clock Enable                                               |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

MPLL_CONTROL: offset 0x0E8
^^^^^^^^^^^^^^^^^^^^^^^^^^

Main PLL Control

.. table:: MPLL_CONTROL(0x0E8)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | MPLL               | 31 | 31 | RW  | 0          | Fast Config Mode Enable                                         |
   |                    |    |    |     |            +                                                                 +
   | _FAST              |    |    |     |            | 1: Enable Fast Config Mode. In this mode, only FBDIV can be     |
   |                    |    |    |     |            | modified, and there will be no PLL Power-Down sequence in PLL   |
   | _CONFIG            |    |    |     |            | frequency update.                                               |
   |                    |    |    |     |            +                                                                 +
   | _EN                |    |    |     |            | 0: Disable Fast Config Mode.                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 30 | 28 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MPLL               | 27 | 16 | RW  | 12'h40     | FBDIV                                                           |
   |                    |    |    |     |            +                                                                 +
   | _FBDIV             |    |    |     |            | Normal Mode: 'h40                                               |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Fast Mode: 'h50                                                 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Safe Mode: 'h28                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 15 | 15 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MPLL               | 14 | 12 | RW  | 1          | POSTDIV2                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV2          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 11 | 11 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MPLL               | 10 | 8  | RW  | 1          | POSTDIV1                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV1          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 6  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | MPLL               | 5  | 0  | RW  | 1          | REFDIV                                                          |
   |                    |    |    |     |            |                                                                 |
   | _REFDIV            |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

FPLL_CONTROL: offset 0x0F4 
^^^^^^^^^^^^^^^^^^^^^^^^^^

Fixed PLL Control

.. table:: FPLL_CONTROL(0x0F4)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | FPLL               | 31 | 31 | WO  | 0          | Fast Config Mode Enable                                         |
   |                    |    |    |     |            +                                                                 +
   | _FAST              |    |    |     |            | 1: Enable Fast Config Mode. In this mode, only FBDIV can be     |
   |                    |    |    |     |            | modified, and there will be no PLL Power-Down sequence in PLL   |
   | _CONFIG            |    |    |     |            | frequency update.                                               |
   |                    |    |    |     |            +                                                                 +
   | _EN                |    |    |     |            | 0: Disable Fast Config Mode.                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 30 | 28 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | FPLL               | 27 | 16 | RW  | 12'h40     | FBDIV                                                           |
   |                    |    |    |     |            +                                                                 +
   | _FBDIV             |    |    |     |            | Normal Mode: 'h28                                               |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Fast Mode: 'h28                                                 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Safe Mode: 'h28                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 15 | 15 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | FPLL               | 14 | 12 | RW  | 1          | POSTDIV2                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV2          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 11 | 11 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | FPLL               | 10 | 8  | RW  | 1          | POSTDIV1                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV1          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 6  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | FPLL               | 5  | 0  | RW  | 1          | REFDIV                                                          |
   |                    |    |    |     |            |                                                                 |
   | _REFDIV            |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DPLL0_CONTROL: offset 0x0F8
^^^^^^^^^^^^^^^^^^^^^^^^^^^

DDR PLL 0 Control

.. table:: DPLL0_CONTROL(0x0F8)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | DPLL0              | 31 | 31 | WO  | 0          | Fast Config Mode Enable                                         |
   |                    |    |    |     |            +                                                                 +
   | _FAST              |    |    |     |            | 1: Enable Fast Config Mode. In this mode, only FBDIV can be     |
   |                    |    |    |     |            | modified, and there will be no PLL Power-Down sequence in PLL   |
   | _CONFIG_EN         |    |    |     |            | frequency update.                                               |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: Disable Fast Config Mode.                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 30 | 28 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL0              | 27 | 16 | RW  | 12'h30     | FBDIV                                                           |
   |                    |    |    |     |            +                                                                 +
   | _FBDIV             |    |    |     |            | Normal Mode: 'h35                                               |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Fast Mode: 'h40                                                 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Safe Mode: 'h20                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 15 | 15 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL0              | 14 | 12 | RW  | 1          | POSTDIV2                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV2          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 11 | 11 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL0              | 10 | 8  | RW  | 1          | POSTDIV1                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV1          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 6  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL0              | 5  | 0  | RW  | 1          | REFDIV                                                          |
   |                    |    |    |     |            |                                                                 |
   | _REFDIV            |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DPLL1_CONTROL: offset 0x0FC 
^^^^^^^^^^^^^^^^^^^^^^^^^^^

DDR PLL 1 Control

.. table:: DPLL1_CONTROL(0x0FC)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | DPLL1              | 31 | 31 | WO  | 0          | Fast Config Mode Enable                                         |
   |                    |    |    |     |            +                                                                 +
   | _FAST              |    |    |     |            | 1: Enable Fast Config Mode. In this mode, only FBDIV can be     |
   |                    |    |    |     |            | modified, and there will be no PLL Power-Down sequence in PLL   |
   | _CONFIG_EN         |    |    |     |            | frequency update.                                               |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | 0: Disable Fast Config Mode.                                    |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 30 | 28 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL1              | 27 | 16 | RW  | 12'h30     | FBDIV                                                           |
   |                    |    |    |     |            +                                                                 +
   | _FBDIV             |    |    |     |            | Normal Mode: 'h35                                               |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Fast Mode: 'h40                                                 |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | Safe Mode: 'h20                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 15 | 15 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL1              | 14 | 12 | RW  | 1          | POSTDIV2                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV2          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 11 | 11 | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL1              | 10 | 8  | RW  | 1          | POSTDIV1                                                        |
   |                    |    |    |     |            |                                                                 |
   | _POSTDIV1          |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | reserved           | 7  | 6  | RO  | 0          | Reserved                                                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | DPLL1              | 5  | 0  | RW  | 1          | REFDIV                                                          |
   |                    |    |    |     |            |                                                                 |
   | _REFDIV            |    |    |     |            |                                                                 |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

DEVICE_LOCK_REGISTER
^^^^^^^^^^^^^^^^^^^^

Device Lock

The read operation will return the value then assert this bit.

The write operation will de-assert the bit.

.. table:: DEVICE_LOCK_REGISTER0: offset 0x140

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG0           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER1: offset 0x144

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG1           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER2: offset 0x148

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG2           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER3: offset 0x14C

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG3           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER4: offset 0x150

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG4           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER5: offset 0x154

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG5           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER6: offset 0x158

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG6           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER7: offset 0x15C

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG7           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER8: offset 0x160

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG8           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER9: offset 0x164

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG9           |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER10: offset 0x168

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG10          |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER11: offset 0x16C

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG11          |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER12: offset 0x170

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG12          |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER13: offset 0x174

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG13          |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER14: offset 0x178

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG14          |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

.. table:: DEVICE_LOCK_REGISTER11: offset 0x17C

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | reserved        | 31 | 1  | RO  | 0          | Reserved                                                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | DEV_LOCK        | 0  | 0  | RW  | 0          | Lock Control and Status                                            |
   |                 |    |    |     |            +                                                                    +
   | _REG15          |    |    |     |            | (1).The read operation will return the value then assert this bit. |
   |                 |    |    |     |            +                                                                    +
   |                 |    |    |     |            | (2). Write operation will de-assert the bit.                       |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

GENERAL_PURPOSE_REGISTER
^^^^^^^^^^^^^^^^^^^^^^^^

General purpose register for sw usage

The Field Description for all of the registers in table 44:General purpose register

.. table:: GENERAL_PURPOSE_REGISTER

    ======  ========================== ========== === === ==== ===========
    Offset  Reg Name                   Field Name MSB LSB Type Reset value
    ======  ========================== ========== === === ==== ===========
    0x1C0   GENERAL_PURPOSE_REGISTER0  GP_REG0    31  0   RW   0          
    0x1C4   GENERAL_PURPOSE_REGISTER1  GP_REG1    31  0   RW   0          
    0x1C8   GENERAL_PURPOSE_REGISTER2  GP_REG2    31  0   RW   0          
    0x1CC   GENERAL_PURPOSE_REGISTER3  GP_REG3    31  0   RW   0          
    0x1D0   GENERAL_PURPOSE_REGISTER4  GP_REG4    31  0   RW   0          
    0x1D4   GENERAL_PURPOSE_REGISTER5  GP_REG5    31  0   RW   0          
    0x1D8   GENERAL_PURPOSE_REGISTER6  GP_REG6    31  0   RW   0          
    0x1DC   GENERAL_PURPOSE_REGISTER7  GP_REG7    31  0   RW   0          
    0x1E0   GENERAL_PURPOSE_REGISTER8  GP_REG8    31  0   RW   0          
    0x1E4   GENERAL_PURPOSE_REGISTER9  GP_REG9    31  0   RW   0          
    0x1E8   GENERAL_PURPOSE_REGISTER10 GP_REG10   31  0   RW   0          
    0x1EC   GENERAL_PURPOSE_REGISTER11 GP_REG11   31  0   RW   0          
    0x1F0   GENERAL_PURPOSE_REGISTER12 GP_REG12   31  0   RW   0          
    0x1F4   GENERAL_PURPOSE_REGISTER13 GP_REG13   31  0   RW   0          
    0x1F8   GENERAL_PURPOSE_REGISTER14 GP_REG14   31  0   RW   0          
    0x1FC   GENERAL_PURPOSE_REGISTER15 GP_REG15   31  0   RW   0         
    0x200   GENERAL_PURPOSE_REGISTER16 GP_REG16   31  0   RW   0         
    0x204   GENERAL_PURPOSE_REGISTER17 GP_REG17   31  0   RW   0          
    0x208   GENERAL_PURPOSE_REGISTER18 GP_REG18   31  0   RW   0          
    0x20C   GENERAL_PURPOSE_REGISTER19 GP_REG19   31  0   RW   0          
    0x210   GENERAL_PURPOSE_REGISTER20 GP_REG20   31  0   RW   0          
    0x214   GENERAL_PURPOSE_REGISTER21 GP_REG21   31  0   RW   0          
    0x218   GENERAL_PURPOSE_REGISTER22 GP_REG22   31  0   RW   0          
    0x21C   GENERAL_PURPOSE_REGISTER23 GP_REG23   31  0   RW   0          
    0x220   GENERAL_PURPOSE_REGISTER24 GP_REG24   31  0   RW   0          
    0x224   GENERAL_PURPOSE_REGISTER25 GP_REG25   31  0   RW   0          
    0x228   GENERAL_PURPOSE_REGISTER26 GP_REG26   31  0   RW   0          
    0x22C   GENERAL_PURPOSE_REGISTER27 GP_REG27   31  0   RW   0         
    0x230   GENERAL_PURPOSE_REGISTER28 GP_REG28   31  0   RW   0         
    0x234   GENERAL_PURPOSE_REGISTER29 GP_REG29   31  0   RW   0
    0x238   GENERAL_PURPOSE_REGISTER30 GP_REG30   31  0   RW   0
    0x23C   GENERAL_PURPOSE_REGISTER31 GP_REG31   31  0   RW   0
    ======  ========================== ========== === === ==== =========== 


PM_COUNT_REGISTER
^^^^^^^^^^^^^^^^^

Process Monitor Counter Register

.. table:: PM_COUNT_REGISTER

   +-------+--------------------+-----------+----+----+-----+------------+--------------------------------+
   | Offset| Reg Name           | Field Name| MSB| LSB| Type| Reset value| Field Description              |
   +=======+====================+===========+====+====+=====+============+================================+
   | 0x2A0 | PM_COUNT           | reserved  | 31 | 16 | RO  | 0          | Reserved                       |
   |       |                    +-----------+----+----+-----+------------+--------------------------------+
   |       | _REGISTER0         | PM_COUNT_0| 15 | 0  | RO  | 0          | toreg_pm_count0                |
   |       |                    |           |    |    |     |            +                                +
   |       |                    |           |    |    |     |            | count value of process monitor |
   +-------+--------------------+-----------+----+----+-----+------------+--------------------------------+
   | 0x2A4 | PM_COUNT           | reserved  | 31 | 16 | RO  | 0          | Reserved                       |
   |       |                    +-----------+----+----+-----+------------+--------------------------------+
   |       | _REGISTER1         | PM_COUNT_1| 15 | 0  | RO  | 0          | toreg_pm_count1                |
   |       |                    |           |    |    |     |            +                                +
   |       |                    |           |    |    |     |            | count value of process monitor |
   +-------+--------------------+-----------+----+----+-----+------------+--------------------------------+
   | 0x2A8 | PM_COUNT           | reserved  | 31 | 16 | RO  | 0          | Reserved                       |
   |       |                    +-----------+----+----+-----+------------+--------------------------------+
   |       | _REGISTER2         | PM_COUNT_2| 15 | 0  | RO  | 0          | toreg_pm_count2                |
   |       |                    |           |    |    |     |            +                                +
   |       |                    |           |    |    |     |            | count value of process monitor |
   +-------+--------------------+-----------+----+----+-----+------------+--------------------------------+

GP_INTR_REGISTER
^^^^^^^^^^^^^^^^
General Purpose Interrupt Register

.. table:: GP_INTR_REGISTER

   +-------+-------------------+-------------+----+----+-----+------------+-------------------------------------------------+
   | Offset| Reg Name          | Field Name  | MSB| LSB| Type| Reset value| Field Description                               |
   +=======+===================+=============+====+====+=====+============+=================================================+
   | 0x2E0 | GP_INTR           | REG_GP      | 31 | 0  | RO  | 0          | General Purpose Interrupt Register (reg_gp_intr)|
   |       |                   |             |    |    |     |            |                                                 |
   |       | _REGISTER_0       | _INTR0      |    |    |     |            |                                                 |
   +-------+-------------------+-------------+----+----+-----+------------+-------------------------------------------------+
   | 0x2E4 | GP_INTR           | REG_GP      | 31 | 0  | RO  | 0          | General Purpose Interrupt Register (reg_gp_intr)|
   |       |                   |             |    |    |     |            |                                                 |
   |       | _REGISTER_1       | _INTR1      |    |    |     |            |                                                 |
   +-------+-------------------+-------------+----+----+-----+------------+-------------------------------------------------+

GP_INTR0_SET: offset 0x300
^^^^^^^^^^^^^^^^^^^^^^^^^^

REG_GP_INTR0 Set Register

.. table:: GP_INTR0_SET(0x300)

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | REG_GP          | 31 | 0  | WO  | 0          | Write 1 into this register will also set the corresponding bit in  |
   |                 |    |    |     |            | General Purpose Interrupt Register 0 (REG_GP_INTR0).               |
   | _INTR0          |    |    |     |            +                                                                    +
   |                 |    |    |     |            | When SW writes value into this register, the behavior is shown as: |
   | _SET            |    |    |     |            +                                                                    +
   |                 |    |    |     |            | REG_GP_INTR0 <= REG_GP_INTR0 | this_reg                            |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

GP_INTR0_CLR: offset 0x304
^^^^^^^^^^^^^^^^^^^^^^^^^^

REG_GP_INTR0 CLR Register

.. table:: GP_INTR0_CLR(0x304)

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | REG_GP          | 31 | 0  | WO  | 0          | Write 1 into this register will also clear the corresponding bit in|
   |                 |    |    |     |            | General Purpose Interrupt Register 0 (REG_GP_INTR0).               |
   | _INTR0          |    |    |     |            +                                                                    +
   |                 |    |    |     |            | When SW writes value into this register, the behavior is shown as: |
   | _CLR            |    |    |     |            +                                                                    +
   |                 |    |    |     |            | REG_GP_INTR0 <= REG_GP_INTR0 & ~this_reg                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

GP_INTR1_SET: offset 0x308
^^^^^^^^^^^^^^^^^^^^^^^^^^

REG_GP_INTR1 Set Register

.. table:: GP_INTR1_SET(0x308)

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | REG_GP          | 31 | 0  | WO  | 0          | Write 1 into this register will also set the corresponding bit in  |
   |                 |    |    |     |            | General Purpose Interrupt Register 1 (REG_GP_INTR1).               |
   | _INTR1          |    |    |     |            +                                                                    +
   |                 |    |    |     |            | When SW writes value into this register, the behavior is shown as: |
   | _SET            |    |    |     |            +                                                                    +
   |                 |    |    |     |            | REG_GP_INTR1 <= REG_GP_INTR1 | this_reg                            |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

GP_INTR1_CLR: offset 0x30C
^^^^^^^^^^^^^^^^^^^^^^^^^^

REG_GP_INTR1 CLR Register

.. table:: GP_INTR1_CLR(0x30C)

   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name      | MSB| LSB| Type| Reset value| Field Description                                                  |
   +=================+====+====+=====+============+====================================================================+
   | REG_GP          | 31 | 0  | WO  | 0          | Write 1 into this register will also clear the corresponding bit in|
   |                 |    |    |     |            | General Purpose Interrupt Register 1 (REG_GP_INTR1).               |
   | _INTR1          |    |    |     |            +                                                                    +
   |                 |    |    |     |            | When SW writes value into this register, the behavior is shown as: |
   | _CLR            |    |    |     |            +                                                                    +
   |                 |    |    |     |            | REG_GP_INTR1 <= REG_GP_INTR1 & ~this_reg                           |
   +-----------------+----+----+-----+------------+--------------------------------------------------------------------+

RP_CPU_VENDOR_ID_L: offset 0x340
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_VENDOR_ID_L(0x340)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | TOP_RP_CPU_VENDORID| 31 | 0  | RW  | 0          | RP_CPU_VENDOR_ID_L                                              |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | SW program the correct value after boot.                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

RP_CPU_VENDOR_ID_H: offset 0x344
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_VENDOR_ID_H(0x344)

   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                               |
   +====================+====+====+=====+============+=================================================================+
   | TOP_RP_CPU_VENDORID| 31 | 0  | RW  | 0          | RP_CPU_VENDOR_ID_H                                              |
   |                    |    |    |     |            +                                                                 +
   |                    |    |    |     |            | SW program the correct value after boot.                        |
   +--------------------+----+----+-----+------------+-----------------------------------------------------------------+

RP_CPU_APB_BASE_L: offset 0x348
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_APB_BASE_L(0x348)

   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value | Field Description                                               |
   +====================+====+====+=====+=============+=================================================================+
   | TOP_RP             | 31 | 0  | RW  | 32'hA80     | RP_CPU_APB_BASE_L                                               |
   |                    |    |    |     |             +                                                                 +
   | _CPU_APB           |    |    |     | 00000       | Access towards APB Base will not be routed to CMN, this address |
   |                    |    |    |     |             | space is mainly for CLINT Timer and RPU register configuration. |
   | _BASE              |    |    |     |             |                                                                 |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+

RP_CPU_APB_BASE_H: offset 0x34C
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_APB_BASE_H(0x34C)

   +--------------------+----+----+-----+------------+--------------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value| Field Description                                                  |
   +====================+====+====+=====+============+====================================================================+
   | reserved           | 31 | 16 | RO  | 0          | Reserved                                                           |
   +--------------------+----+----+-----+------------+--------------------------------------------------------------------+
   | TOP_RP_CPU_APB_BASE| 15 | 0  | RW  | 0          | RP_CPU_APB_BASE_H                                                  |
   +--------------------+----+----+-----+------------+--------------------------------------------------------------------+

RP_CPU_RVBA_L: offset 0x350
^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_RVBA_L(0x350)

   +--------------------+----+----+-----+--------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value  | Field Description                                               |
   +====================+====+====+=====+==============+=================================================================+
   | TOP_RP_CPU_RVBA    | 31 | 0  | RW  | 32'h0018_0000| top_rp_cpu_rvba[31:0]                                           |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | RISC-V boot start address.                                      |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | top_rp_cpu_rvba:                                                |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | default value is decided by boot_sel[1]:                        |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | 1'b0: 48'h0000_0010_0000 (ROM0)                                 |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | 1'b1: 48'h0000_0018_0000 (Serial Flash0)                        |
   +--------------------+----+----+-----+--------------+-----------------------------------------------------------------+

RP_CPU_RVBA_H: offset 0x354
^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_RVBA_H(0x354)

   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value | Field Description                                               |
   +====================+====+====+=====+=============+=================================================================+
   | reserved           | 31 | 16 | RO  | 0           | Reserved                                                        |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | TOP_RP_CPU_RVBA    | 15 | 0  | RW  | 0           | top_rp_cpu_rvba[47:32]                                          |
   |                    |    |    |     |             |                                                                 |
   |                    |    |    |     |             | RISC-V boot start address.                                      |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+

RP_CFGM_PERIPHBASE_L: offset 0x358
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CFGM_PERIPHBASE_L(0x358)

   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value | Field Description                                               |
   +====================+====+====+=====+=============+=================================================================+
   | TOP_RP_CFGM        | 31 | 0  | RW  | 32'h70000000| RP_CFGM_PERIPHBASE_L                                            |
   |                    |    |    |     |             +                                                                 +
   | _PERIPHBASE        |    |    |     |             | Start address for CMN register configuration.                   |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+

RP_CFGM_PERIPHBASE_H: offset 0x35C
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CFGM_PERIPHBASE_H(0x35C)

   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value | Field Description                                               |
   +====================+====+====+=====+=============+=================================================================+
   | reserved           | 31 | 12 | RO  | 0           | Reserved                                                        |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | TOP_RP_CFGM        | 11 | 0  | RW  | 0           | RP_CFGM_PERIPHBASE_H                                            |
   |                    |    |    |     |             +                                                                 +
   | _PERIPHBASE        |    |    |     |             |                                                                 |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+

RP_CPU_SEC_ACC: offset 0x360
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_SEC_ACC(0x360)

   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value | Field Description                                               |
   +====================+====+====+=====+=============+=================================================================+
   | reserved           | 31 | 1  | RO  | 0           | Reserved                                                        |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | TOP_RP_CPU_SEC_ACC | 0  | 0  | RW  | 0           | TOP_RP_CPU_SEC_ACC                                              |
   |                    |    |    |     |             +                                                                 +
   |                    |    |    |     |             | Control the Security Bit of prot signal.                        |
   +--------------------+----+----+-----+-------------+-----------------------------------------------------------------+

RP_CPU_MEMMAP_EXPA: offset 0x364
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_CPU_MEMMAP_EXPA(0x364)

   +-----------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | Field Name            | MSB| LSB| Type| Reset value | Field Description                                               |
   +=======================+====+====+=====+=============+=================================================================+
   | reserved              | 31 | 9  | RO  | 0           | Reserved                                                        |
   +-----------------------+----+----+-----+-------------+-----------------------------------------------------------------+
   | TOP_RP_CPU_MEMMAP_EXPA| 8  | 0  | RW  | 0           | TOP_RP_CPU_MEMMAP_EXPA                                          |
   +-----------------------+----+----+-----+-------------+-----------------------------------------------------------------+

RP_RXU_CLK_ENABLE: offset 0x368
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. table:: RP_RXU_CLK_ENABLE(0x368)

   +--------------------+----+----+-----+--------------+-----------------------------------------------------------------+
   | Field Name         | MSB| LSB| Type| Reset value  | Field Description                                               |
   +====================+====+====+=====+==============+=================================================================+
   | TOP_RP_RXU         | 31 | 0  | RW  | 32'hFFFF_FFFF| Clock Enable for RXU                                            |
   |                    |    |    |     |              +                                                                 +
   | _CLK_ENABLE        |    |    |     |              | bit[31]: clock enable for rxu31                                 |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | ...                                                             |
   |                    |    |    |     |              +                                                                 +
   |                    |    |    |     |              | bit[0]: clock enable for rxu0                                   |
   +--------------------+----+----+-----+--------------+-----------------------------------------------------------------+

MP_REG
^^^^^^^

.. table:: MP_REG

   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | Offset| Reg Name           | Field Name                 | MSB| LSB| Type| Reset| Field Description                    |
   |       |                    |                            |    |    |     +      +                                      |
   |       |                    |                            |    |    |     | value|                                      |
   +=======+====================+============================+====+====+=====+======+======================================+
   | 0x380 | MP0_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 0    | MP0_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP0                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x384 | MP0_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP0 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP0                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x388 | MP1_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 1    | MP1_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP1                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x38C | MP1_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP1 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP1                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x390 | MP2_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 2    | MP2_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP2                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x394 | MP2_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP2 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP2                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x398 | MP3_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 3    | MP3_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP3                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x39C | MP3_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP3 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP3                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3A0 | MP4_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 4    | MP4_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP4                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3A4 | MP4_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP4 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP4                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3A8 | MP5_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 5    | MP5_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP5                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3AC | MP5_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP5 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP5                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3B0 | MP6_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 6    | MP6_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP6                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3B4 | MP6_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP6 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP6                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+

.. table::

   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | Offset| Reg Name           | Field Name                 | MSB| LSB| Type| Reset| Field Description                    |
   |       |                    |                            |    |    |     +      +                                      |
   |       |                    |                            |    |    |     | value|                                      |
   +=======+====================+============================+====+====+=====+======+======================================+
   | 0x3B8 | MP7_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 7    | MP7_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP7                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3BC | MP7_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP7 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP7                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3C0 | MP8_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 8    | MP8_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP8                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3C4 | MP8_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP8 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP8                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3C8 | MP9_STATUS         | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 9    | MP9_CLUSTER_ID                       |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP9                    |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3CC | MP9_CONTROL        | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP9 C910            |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP9                |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3D0 | MP10_STATUS        | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 10'ha| MP10_CLUSTER_ID                      |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP10                   |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3D4 | MP10_CONTROL       | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP10 C910           |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP10               |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3D8 | MP11_STATUS        | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 10'hb| MP11_CLUSTER_ID                      |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP11                   |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3DC | MP11_CONTROL       | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP11 C910           |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP11               |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3E0 | MP12_STATUS        | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 10'hc| MP12_CLUSTER_ID                      |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP12                   |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3E4 | MP12_CONTROL       | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP12 C910           |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP12               |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3E8 | MP13_STATUS        | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 10'hd| MP13_CLUSTER_ID                      |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP13                   |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3EC | MP13_CONTROL       | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP13 C910           |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP13               |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+

.. table::

   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | Offset| Reg Name           | Field Name                 | MSB| LSB| Type| Reset| Field Description                    |
   |       |                    |                            |    |    |     +      +                                      |
   |       |                    |                            |    |    |     | value|                                      |
   +=======+====================+============================+====+====+=====+======+======================================+
   | 0x3F0 | MP14_STATUS        | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 10'he| MP14_CLUSTER_ID                      |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP14                   |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3F4 | MP14_CONTROL       | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP14 C910           |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP14               |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3F8 | MP15_STATUS        | reserved                   | 31 | 10 | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CLUSTER             | 9  | 0  | RW  | 10'hf| MP15_CLUSTER_ID                      |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _ID_MP15                   |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+
   | 0x3FC | MP15_CONTROL       | reserved                   | 31 | 1  | RO  | 0    | Reserved                             |
   |       |                    +----------------------------+----+----+-----+------+--------------------------------------+
   |       | _REG               | TOP_RP_CPU                 | 0  | 0  | RW  | 1    | Clock Enable for MP15 C910           |
   |       |                    |                            |    |    |     |      |                                      |
   |       |                    | _CLK_EN_MP15               |    |    |     |      |                                      |
   +-------+--------------------+----------------------------+----+----+-----+------+--------------------------------------+



