var group__HAL__Private__Constants =
[
    [ "__STM32F4xx_HAL_VERSION", "group__HAL__Private__Constants.html#ga2e012cfb937fbdfa71a0c0c83f2db5b3", null ],
    [ "__STM32F4xx_HAL_VERSION_MAIN", "group__HAL__Private__Constants.html#gadaedd4f6c52f98c7a4ba371ec551b6ce", null ],
    [ "__STM32F4xx_HAL_VERSION_RC", "group__HAL__Private__Constants.html#ga61fad66d665ed89f1227e459e480e28b", null ],
    [ "__STM32F4xx_HAL_VERSION_SUB1", "group__HAL__Private__Constants.html#ga9d5e3917a3f5a417be6c8423faf78f0e", null ],
    [ "__STM32F4xx_HAL_VERSION_SUB2", "group__HAL__Private__Constants.html#ga87b379595edcc7d72d78b2263ae08dee", null ],
    [ "BSCKSEL_BIT_NUMBER", "group__HAL__Private__Constants.html#gaf2471142b1e018bc470cf8d8c39ade4b", null ],
    [ "CMP_PD_BIT_NUMBER", "group__HAL__Private__Constants.html#ga9e34adb28e3eed088c55766f72d53183", null ],
    [ "CMPCR_CMP_PD_BB", "group__HAL__Private__Constants.html#gae4516ed27e02d84d9d20c7d711b87437", null ],
    [ "CMPCR_OFFSET", "group__HAL__Private__Constants.html#ga8e5fbe846e7478d522df749672b90084", null ],
    [ "IDCODE_DEVID_MASK", "group__HAL__Private__Constants.html#gaeeece10cca80f3c632d3d77c3f2917b6", null ],
    [ "MCHDLYCR_BSCKSEL_BB", "group__HAL__Private__Constants.html#gaf57f0bab14ecc4fa67651617a3bed337", null ],
    [ "MCHDLYCR_OFFSET", "group__HAL__Private__Constants.html#ga41f6d93357082d3177da0e85b872b6cf", null ],
    [ "MEMRMP_OFFSET", "group__HAL__Private__Constants.html#ga7f801653c361f31380f21357f92dc9af", null ],
    [ "SYSCFG_OFFSET", "group__HAL__Private__Constants.html#ga13f7abe3641989d4d063ad21962da8b0", null ],
    [ "UFB_MODE_BB", "group__HAL__Private__Constants.html#ga96bde9109ea6ea0a7887658669ff9221", null ],
    [ "UFB_MODE_BIT_NUMBER", "group__HAL__Private__Constants.html#gac8a0079a8d30ec8633adaed9e2cfa49d", null ]
];