```verilog
module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );//

    // Concatenate the inputs and add two 1 bits at the end
    wire [31:0] concatenated_inputs = {a, b, c, d, e, f, 2'b11};

    // Assign the 8-bit outputs
    assign w = concatenated_inputs[31:24];
    assign x = concatenated_inputs[23:16];
    assign y = concatenated_inputs[15:8];
    assign z = concatenated_inputs[7:0];

endmodule
```