// Seed: 1847929008
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_15 = 1;
  wire id_16, id_17;
  wire id_18, id_19;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    input tri1 id_0,
    output wire id_1,
    output tri id_2,
    input supply1 _id_3,
    output supply0 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output logic id_7
    , id_18 = 1,
    output supply1 void id_8,
    input tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output wire id_12,
    input wire id_13,
    input uwire id_14,
    input tri1 id_15,
    inout supply1 id_16
);
  always do id_7 = -1; while (id_13);
  wire id_19, id_20;
  logic [7:0][id_3] id_21;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_18,
      id_18,
      id_19,
      id_21,
      id_19
  );
endmodule
