import random
import json
import os
import sys
import multiprocessing
from contextlib import redirect_stdout, redirect_stderr
from jinja2 import Template
from tqdm import tqdm

# ==========================================
# 0. ç¯å¢ƒé…ç½®ä¸å¯¼å…¥
# ==========================================

current_dir = os.path.dirname(os.path.abspath(__file__))
parent_dir = os.path.dirname(current_dir)
src_dir = os.path.join(parent_dir, 'src')
sys.path.insert(0, src_dir)

try:
    from reflect_env import reflect
    print(f"âœ… æˆåŠŸå¯¼å…¥ reflect_env (è·¯å¾„: {src_dir})")
except ImportError:
    print(f"âŒ é”™è¯¯: æ— æ³•å¯¼å…¥ reflect_envã€‚è¯·ç¡®ä¿ src/reflect_env.py å­˜åœ¨ã€‚")
    sys.exit(1)

# ==========================================
# 1. å®šä¹‰ Jinja2 æ¨¡æ¿ (Templates)
# ==========================================

# --- Level 1: åŸºç¡€ç±»å‹å®šä¹‰ (60%) ---

TEMPLATE_BASIC_TYPE = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val out = Output({{ type_class }}({{ width }}.W))
  })
  // Task: Define a {{ type_class }} {{ kind }} named '{{ var_name }}'
  val {{ var_name }} = {{ kind }}({{ type_class }}({{ width }}.W))
  
  {% if kind == "Reg" %}
  {{ var_name }} := 0.U.asTypeOf({{ var_name }})
  {% elif kind == "Wire" %}
  {{ var_name }} := 0.U.asTypeOf({{ var_name }})
  {% endif %}

  io.out := {{ var_name }}
}
"""

TEMPLATE_VEC = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val out = Output(Vec({{ size }}, {{ type_class }}({{ width }}.W)))
  })
  // Task: Define a Vec of {{ size }} {{ type_class }}s
  val {{ var_name }} = Wire(Vec({{ size }}, {{ type_class }}({{ width }}.W)))
  
  for (i <- 0 until {{ size }}) {
    {{ var_name }}(i) := 0.U.asTypeOf({{ type_class }}({{ width }}.W))
  }

  io.out := {{ var_name }}
}
"""

TEMPLATE_BUNDLE = """
import chisel3._

class MyBundle_{{ index }} extends Bundle {
  val field1 = UInt({{ width }}.W)
  val field2 = Bool()
}

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val out = Output(new MyBundle_{{ index }})
  })
  
  val {{ var_name }} = Wire(new MyBundle_{{ index }})
  {{ var_name }}.field1 := 123.U
  {{ var_name }}.field2 := true.B
  
  io.out := {{ var_name }}
}
"""

# --- Level 2: åŸºç¡€ç»„åˆé€»è¾‘ (30%) ---

TEMPLATE_ARITHMETIC = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val a = Input(UInt({{ width }}.W))
    val b = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ width }}.W))
  })
  
  // Logic: {{ op_name }}
  io.out := io.a {{ op_symbol }} io.b
}
"""

TEMPLATE_MUX = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val sel = Input(Bool())
    val a = Input(UInt({{ width }}.W))
    val b = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ width }}.W))
  })
  
  // Logic: 2-to-1 Mux
  io.out := Mux(io.sel, io.a, io.b)
}
"""

TEMPLATE_WHEN = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val cond = Input(Bool())
    val a = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ width }}.W))
  })
  
  io.out := 0.U
  
  when (io.cond) {
    io.out := io.a
  } .otherwise {
    io.out := 0.U
  }
}
"""

# --- Level 3: ç®€å•æ—¶åºé€»è¾‘ (10%) ---

TEMPLATE_COUNTER = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val en = Input(Bool())
    val out = Output(UInt({{ width }}.W))
  })
  
  val cnt = RegInit(0.U({{ width }}.W))
  
  when (io.en) {
    cnt := cnt + 1.U
  }
  
  io.out := cnt
}
"""

TEMPLATE_SHIFT_REG = """
import chisel3._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ width }}.W))
  })
  
  val r1 = RegNext(io.in)
  val r2 = RegNext(r1)
  
  io.out := r2
}
"""

# ==========================================
# 2. ç”Ÿæˆå‡½æ•°
# ==========================================

def generate_level1(index):
    """Level 1: è¯­æ³•è‚Œè‚‰è®°å¿† (Wire, Reg, Vec, Bundle)"""
    subtype = random.choice(["basic", "vec", "bundle"])
    width = random.randint(2, 32)
    
    # è¯­ä¹‰åŒ–å‘½åè¯åº“
    prefixes = ["Simple", "Basic", "My", "Test", "Local", "Global"]
    
    if subtype == "basic":
        kind = random.choice(["Wire", "Reg"])
        type_class = random.choice(["UInt", "SInt", "Bool"])
        if type_class == "Bool": width = 1
        
        # å‘½åç­–ç•¥: [Prefix][Type][Kind] e.g. SimpleUIntReg
        base_name = f"{type_class}{kind}" if random.random() > 0.5 else kind
        module_name = f"{random.choice(prefixes)}{base_name}_{index}"
        
        var_name = f"v_{random.randint(100, 999)}"
        
        t = Template(TEMPLATE_BASIC_TYPE)
        code = t.render(module_name=module_name, type_class=type_class, width=width, kind=kind, var_name=var_name)
        instruction = f"Define a {width}-bit {type_class} {kind} named '{var_name}'."
        
    elif subtype == "vec":
        size = random.randint(2, 8)
        
        # å‘½åç­–ç•¥: [Prefix][Noun] e.g. BasicDataBus
        nouns = ["Vec", "Array", "Bus", "Buffer"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        
        var_name = f"vec_{random.randint(100, 999)}"
        
        t = Template(TEMPLATE_VEC)
        code = t.render(module_name=module_name, size=size, type_class="UInt", width=width, var_name=var_name)
        instruction = f"Define a Wire Vec of {size} UInts, each {width}-bit wide."
        
    else: # bundle
        # å‘½åç­–ç•¥: [Prefix][Noun] e.g. CustomPacket
        nouns = ["Bundle", "Packet", "Struct", "Interface"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        
        var_name = f"blob_{random.randint(100, 999)}"
        
        t = Template(TEMPLATE_BUNDLE)
        code = t.render(module_name=module_name, index=index, width=width, var_name=var_name)
        instruction = f"Define a Bundle with a {width}-bit UInt and a Bool, then instantiate it."

    return {"module_name": module_name, "entry": {"instruction": instruction, "input": "", "output": code}}

def generate_level2(index):
    """Level 2: åŸºç¡€ç»„åˆé€»è¾‘ (Arithmetic, Mux, When)"""
    subtype = random.choice(["arith", "mux", "when"])
    width = random.randint(4, 32)
    
    prefixes = ["Fast", "Simple", "Bitwise", "Math", "Logic"]
    
    if subtype == "arith":
        ops = [("+", "addition"), ("-", "subtraction"), ("&", "bitwise AND"), ("|", "bitwise OR"), ("^", "bitwise XOR")]
        op_symbol, op_name = random.choice(ops)
        
        # å‘½åç­–ç•¥: æ ¹æ®æ“ä½œç¬¦å†³å®šæ ¸å¿ƒåè¯
        op_map = {
            "+": ["Adder", "Sum", "Plus"],
            "-": ["Subtractor", "Diff", "Minus"],
            "&": ["AndGate", "Mask"],
            "|": ["OrGate", "Merge"],
            "^": ["XorGate", "Parity"]
        }
        base = random.choice(op_map.get(op_symbol, ["ALU"]))
        module_name = f"{random.choice(prefixes)}{base}_{index}"
        
        t = Template(TEMPLATE_ARITHMETIC)
        code = t.render(module_name=module_name, width=width, op_symbol=op_symbol, op_name=op_name)
        instruction = f"Implement a module performing {op_name} on two {width}-bit inputs."
        
    elif subtype == "mux":
        # å‘½åç­–ç•¥: Mux ç›¸å…³
        nouns = ["Mux", "Selector", "Switch", "Chooser"]
        module_name = f"{random.choice(['Data', 'Signal', 'Path'])}{random.choice(nouns)}_{index}"
        
        t = Template(TEMPLATE_MUX)
        code = t.render(module_name=module_name, width=width)
        instruction = f"Implement a 2-to-1 Multiplexer for {width}-bit signals."
        
    else: # when
        # å‘½åç­–ç•¥: é€»è¾‘æ§åˆ¶ç›¸å…³
        nouns = ["Controller", "Logic", "Flow", "Decider"]
        module_name = f"{random.choice(['Status', 'Cond', 'Branch'])}{random.choice(nouns)}_{index}"
        
        t = Template(TEMPLATE_WHEN)
        code = t.render(module_name=module_name, width=width)
        instruction = f"Use 'when' to assign output based on a condition."

    return {"module_name": module_name, "entry": {"instruction": instruction, "input": "", "output": code}}

def generate_level3(index):
    """Level 3: ç®€å•æ—¶åºé€»è¾‘ (Counter, ShiftReg)"""
    subtype = random.choice(["counter", "shift"])
    width = random.randint(4, 16)
    
    prefixes = ["Cycle", "Event", "Pulse", "Data", "Sync"]
    
    if subtype == "counter":
        # å‘½åç­–ç•¥: è®¡æ•°å™¨ç›¸å…³
        nouns = ["Counter", "Timer", "Ticker", "Watchdog"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        
        t = Template(TEMPLATE_COUNTER)
        code = t.render(module_name=module_name, width=width)
        instruction = f"Implement a {width}-bit counter with enable signal."
        
    else: # shift
        # å‘½åç­–ç•¥: ç§»ä½å¯„å­˜å™¨ç›¸å…³
        nouns = ["ShiftReg", "DelayLine", "Pipeline", "Buffer"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        
        t = Template(TEMPLATE_SHIFT_REG)
        code = t.render(module_name=module_name, width=width)
        instruction = f"Implement a 2-stage shift register."

    return {"module_name": module_name, "entry": {"instruction": instruction, "input": "", "output": code}}

# ==========================================
# 3. éªŒè¯ä¸ä¸»å¾ªç¯
# ==========================================

def validate_code(code, module_name):
    try:
        result = reflect(
            chisel_code_string=code,
            module_name=module_name,
            testbench_path=None,
            output_dir=None,
            verilog_file=None,
            result_file=None,
            silent=True  # å¼€å¯é™é»˜æ¨¡å¼ï¼Œé¿å…å¹²æ‰° tqdm è¿›åº¦æ¡
        )
        return result['compiled'] and result['elaborated']
    except Exception as e:
        return False

def worker_task(args):
    """å¤šè¿›ç¨‹å·¥ä½œå‡½æ•°"""
    index, seed = args
    # æ¯ä¸ªè¿›ç¨‹éœ€è¦ç‹¬ç«‹çš„éšæœºç§å­
    random.seed(seed)
    
    try:
        r = random.random()
        if r < 0.6:
            sample = generate_level1(index)
        elif r < 0.9:
            sample = generate_level2(index)
        else:
            sample = generate_level3(index)
            
        if validate_code(sample["entry"]["output"], sample["module_name"]):
            return sample["entry"]
        return None
    except Exception as e:
        # å¦‚æœéœ€è¦è°ƒè¯•ï¼Œå¯ä»¥å–æ¶ˆæ³¨é‡Šä¸‹é¢è¿™è¡Œ
        # print(f"Worker {index} failed: {e}")
        return None

def main():
    try:
        if hasattr(sys.stdout, 'reconfigure'):
            sys.stdout.reconfigure(line_buffering=True)  # type: ignore
            sys.stderr.reconfigure(line_buffering=True)  # type: ignore
    except (AttributeError, TypeError):
        # å¦‚æœ reconfigure ä¸å¯ç”¨ï¼Œå¿½ç•¥é”™è¯¯
        pass
    
    # é»˜è®¤ç”Ÿæˆ 100 æ¡ç”¨äºæµ‹è¯•ï¼Œå®é™…ä½¿ç”¨æ—¶å¯æ”¹ä¸º 10000
    TARGET_COUNT = 100
    if len(sys.argv) > 1:
        try:
            TARGET_COUNT = int(sys.argv[1])
        except:
            pass
            
    # è‡ªåŠ¨æ£€æµ‹ CPU æ ¸å¿ƒæ•°
    # ä¼˜åŒ–ç­–ç•¥: 
    # 1. sbt/JVM éå¸¸åƒå†…å­˜ï¼Œå¹¶è¡Œåº¦è¿‡é«˜ä¼šå¯¼è‡´å†…å­˜æº¢å‡ºæˆ– Swapï¼Œåè€Œå˜æ…¢
    # 2. ç¼–è¯‘æ˜¯ CPU å¯†é›†å‹ï¼Œä¿ç•™ä¸€åŠæ ¸å¿ƒç»™ç³»ç»Ÿå’Œå…¶ä»–è¿›ç¨‹å“åº”
    cpu_count = os.cpu_count() or 4
    # é»˜è®¤ä½¿ç”¨ä¸€åŠçš„æ ¸å¿ƒï¼Œä¸”è‡³å°‘ä¸º 1
    default_workers = max(1, cpu_count // 2)
    
    # å…è®¸é€šè¿‡å‘½ä»¤è¡Œå‚æ•°æŒ‡å®š worker æ•°é‡: python generator.py [count] [workers]
    num_processes = default_workers
    if len(sys.argv) > 2:
        try:
            num_processes = int(sys.argv[2])
        except:
            pass
    
    print(f"ğŸš€ å¯åŠ¨ Chisel åˆæˆæ•°æ®å¼•æ“ (Target: {TARGET_COUNT})", flush=True)
    print(f"âš¡ å¯ç”¨å¤šè¿›ç¨‹åŠ é€Ÿ: {num_processes} workers", flush=True)
    print("ğŸ“Š è¯¾ç¨‹åˆ†å¸ƒ: Level 1 (60%) | Level 2 (30%) | Level 3 (10%)", flush=True)
    print("â³ æ­£åœ¨åˆå§‹åŒ–å¹¶è¡Œå·¥ä½œè¿›ç¨‹ (JVM é¢„çƒ­å¯èƒ½éœ€è¦å‡ åç§’ï¼ŒæœŸé—´è¿›åº¦æ¡å¯èƒ½ä¸ä¼šæ›´æ–°ï¼Œè¯·è€å¿ƒç­‰å¾…)...", flush=True)
    
    valid_dataset = []
    
    # å…³é”®ä¿®å¤: ä½¿ç”¨ dynamic_ncols=True é€‚é…ç»ˆç«¯, mininterval=0.5 æé«˜åˆ·æ–°ç‡
    pbar = tqdm(total=TARGET_COUNT, miniters=1, dynamic_ncols=True, mininterval=0.5)
    
    # åˆ›å»ºè¿›ç¨‹æ± 
    print(f"ğŸ”§ åˆ›å»ºè¿›ç¨‹æ±  (workers={num_processes})...", flush=True)
    pool = multiprocessing.Pool(processes=num_processes)
    print(f"âœ… è¿›ç¨‹æ± å·²åˆ›å»º", flush=True)
    
    # æäº¤ä»»åŠ¡ï¼šæ ¹æ®ç»éªŒï¼Œæ¨¡æ¿ç”Ÿæˆçš„ä»£ç é€šè¿‡ç‡å¾ˆé«˜ (>90%)
    # è®¾ç½® 1.5 å€å†—ä½™å³å¯ï¼Œé¿å…ç”Ÿæˆè¿‡å¤šçš„ä»»åŠ¡åˆ—è¡¨
    redundancy_factor = 1.5
    total_tasks = int(TARGET_COUNT * redundancy_factor)
    tasks = [(i, random.randint(0, 1000000000)) for i in range(total_tasks)]
    
    attempts = 0
    try:
        # chunksize=1 ç¡®ä¿ç»“æœä¸€å‡ºæ¥å°±æ›´æ–°ï¼Œè€Œä¸æ˜¯æ”’ä¸€æ‰¹
        for result in pool.imap_unordered(worker_task, tasks, chunksize=1):
            attempts += 1
            if result:
                valid_dataset.append(result)
                pbar.update(1)
            
            # å®æ—¶æ›´æ–°çŠ¶æ€ï¼šæ˜¾ç¤ºå°è¯•æ¬¡æ•°å’Œå½“å‰é€šè¿‡ç‡
            pbar.set_postfix({
                "attempts": attempts, 
                "rate": f"{len(valid_dataset)/attempts:.1%}"
            })
                
            if len(valid_dataset) >= TARGET_COUNT:
                # è¾¾åˆ°ç›®æ ‡åç«‹å³ç»ˆæ­¢è¿›ç¨‹æ± ï¼Œé¿å…ç­‰å¾…å‰©ä½™ä»»åŠ¡
                pool.terminate()
                break
    except KeyboardInterrupt:
        print("\nâš ï¸ ç”¨æˆ·ä¸­æ–­ï¼Œæ­£åœ¨ä¿å­˜å·²ç”Ÿæˆçš„æ•°æ®...")
        pool.terminate()
    finally:
        pool.join()  # ç­‰å¾…æ‰€æœ‰å­è¿›ç¨‹çœŸæ­£é€€å‡ºï¼ˆé‡Šæ”¾èµ„æºï¼‰
        pbar.close()
    
    output_dir = os.path.join(parent_dir, "dataset")
    os.makedirs(output_dir, exist_ok=True)
    output_file = os.path.join(output_dir, "chisel_sft_dataset.jsonl")
    
    with open(output_file, "w", encoding="utf-8") as f:
        for entry in valid_dataset:
            f.write(json.dumps(entry) + "\n")
            
    print(f"âœ… æ•°æ®é›†ç”Ÿæˆå®Œæ¯•: {output_file}")
    print(f"ğŸ“¦ æ€»æœ‰æ•ˆæ ·æœ¬æ•°: {len(valid_dataset)}")

if __name__ == "__main__":
    main()
